
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   359934500                       # Number of ticks simulated
final_tick                               2267538146000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              249492708                       # Simulator instruction rate (inst/s)
host_op_rate                                249484580                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              482329159                       # Simulator tick rate (ticks/s)
host_mem_usage                                 812040                       # Number of bytes of host memory used
host_seconds                                     0.75                       # Real time elapsed on the host
sim_insts                                   186170269                       # Number of instructions simulated
sim_ops                                     186170269                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus04.inst       123584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data       210240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst        35200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data        82368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst       108416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data       593856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1153728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       123584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst        35200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst       108416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        267200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       572672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          572672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         1931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data         3285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst          550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data         1287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst         1694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data         9279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8948                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8948                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus04.inst    343351360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data    584106275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst     97795571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data    228841636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst    301210359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data   1649900190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data       177810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3205383202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst    343351360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst     97795571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst    301210359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        742357290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1591045037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1591045037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1591045037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst    343351360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data    584106275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst     97795571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data    228841636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst    301210359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data   1649900190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data       177810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4796428239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                    1                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               2                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.855763                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   436.280590                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data     0.575173                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.852111                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.001123                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.853234                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data           75                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data           54                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data            3                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data            2                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data          129                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data          129                       # number of overall hits
system.cpu00.dcache.overall_hits::total           129                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data            3                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            1                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.cpu00.dcache.overall_misses::total            3                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data          132                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data          132                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements               0                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst          370                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst          370                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst          370                       # number of overall hits
system.cpu00.icache.overall_hits::total           370                       # number of overall hits
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst          370                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst          370                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                    1                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 1                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               1                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.428100                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   311.853282                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data     0.574818                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.609088                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.001123                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610211                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data           75                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data           54                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            2                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          129                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          129                       # number of overall hits
system.cpu01.dcache.overall_hits::total           129                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            3                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.cpu01.dcache.overall_misses::total            3                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          132                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          132                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          497                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst          370                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst          370                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst          370                       # number of overall hits
system.cpu01.icache.overall_hits::total           370                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst          370                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst          370                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                    1                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               1                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         233.457113                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   232.882649                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data     0.574464                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.454849                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.001122                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.455971                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data           75                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data           54                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            2                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data          129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data          129                       # number of overall hits
system.cpu02.dcache.overall_hits::total           129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data            3                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            1                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.cpu02.dcache.overall_misses::total            3                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data          132                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data          132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst          370                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst          370                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst          370                       # number of overall hits
system.cpu02.icache.overall_hits::total           370                       # number of overall hits
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst          370                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst          370                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              362773500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          362938000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                    1                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         451.730908                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs                14                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   451.156798                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data     0.574110                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.881166                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.001121                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.882287                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data           75                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data           54                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data          129                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data          129                       # number of overall hits
system.cpu03.dcache.overall_hits::total           129                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data            3                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            1                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.cpu03.dcache.overall_misses::total            3                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data          132                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data          132                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu03.dcache.writebacks::total               1                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst          370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.cpu03.icache.overall_hits::total           370                       # number of overall hits
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst          370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst          370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    162     47.65%     47.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.29%     47.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   177     52.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 324                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              141318500     91.48%     91.48% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.11%     91.59% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              12994000      8.41%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          154477000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.28%      0.28% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.31%      3.58% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.28%      3.86% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 321     88.43%     92.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.28%     92.56% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      4.96%     97.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      2.48%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  363                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                18                      
system.cpu04.kern.mode_good::user                  17                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel         62978000     75.80%     75.80% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           20102000     24.20%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            4890                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         466.730344                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             67527                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4890                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.809202                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    24.146954                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.583389                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.047162                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.864421                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.911583                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          131526                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         131526                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        31325                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31325                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        25786                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25786                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          506                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          506                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          587                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          587                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        57111                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          57111                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        57111                       # number of overall hits
system.cpu04.dcache.overall_hits::total         57111                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2857                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2857                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2125                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2125                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          101                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           19                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         4982                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4982                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         4982                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4982                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        34182                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34182                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        27911                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27911                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        62093                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        62093                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        62093                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        62093                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.083582                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083582                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.076135                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.076135                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.031353                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.031353                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.080234                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.080234                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.080234                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.080234                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2982                       # number of writebacks
system.cpu04.dcache.writebacks::total            2982                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2441                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999373                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            270076                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2441                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          110.641540                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    26.401986                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   485.597388                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.051566                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.948432                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          343968                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         343968                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       168321                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        168321                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       168321                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         168321                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       168321                       # number of overall hits
system.cpu04.icache.overall_hits::total        168321                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2442                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2442                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2442                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2442                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2442                       # number of overall misses
system.cpu04.icache.overall_misses::total         2442                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       170763                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       170763                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       170763                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       170763                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       170763                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       170763                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.014301                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014301                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.014301                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014301                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.014301                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014301                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2441                       # number of writebacks
system.cpu04.icache.writebacks::total            2441                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      790                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     98     47.57%     47.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.97%     48.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   106     51.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      98     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      1.02%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     96     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              356033500     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                330500      0.09%     98.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               6724500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          363088500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.905660                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.951456                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     20.86%     21.22% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      1.44%     22.66% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 135     48.56%     71.22% # number of callpals executed
system.cpu05.kern.callpal::rdps                     1      0.36%     71.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     69     24.82%     96.40% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      3.24%     99.64% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.36%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  278                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1922203000     99.58%     99.58% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8186500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1870                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.530815                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39793                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1870                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.279679                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    64.933559                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   359.597256                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.126823                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.702338                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829162                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           81941                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          81941                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        23768                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         23768                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        12960                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12960                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          443                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          455                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        36728                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          36728                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        36728                       # number of overall hits
system.cpu05.dcache.overall_hits::total         36728                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1549                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1549                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          644                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          644                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           33                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2193                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2193                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2193                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2193                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.061184                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.061184                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          817                       # number of writebacks
system.cpu05.dcache.writebacks::total             817                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1283                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            109532                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1283                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           85.371785                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   196.176083                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   315.823917                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.383156                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.616844                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          286325                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         286325                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       141238                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141238                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       141238                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141238                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       141238                       # number of overall hits
system.cpu05.icache.overall_hits::total        141238                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1283                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1283                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1283                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1283                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1283                       # number of overall misses
system.cpu05.icache.overall_misses::total         1283                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       142521                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       142521                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       142521                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       142521                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009002                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009002                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1283                       # number of writebacks
system.cpu05.icache.writebacks::total            1283                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1220                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    250     50.20%     50.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.20%     50.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   247     49.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 496                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              558731500     98.28%     98.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                112000      0.02%     98.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               9664000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          568507500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.57%      2.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      9.08%     11.64% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 397     67.98%     79.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                     1      0.17%     79.79% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.17%     79.97% # number of callpals executed
system.cpu06.kern.callpal::rti                    100     17.12%     97.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.57%     99.66% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  584                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1709994000     95.77%     95.77% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75503500      4.23%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12294                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.826809                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            155492                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12294                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           12.647796                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.599802                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   318.227007                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.210156                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.621537                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831693                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          357106                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         357106                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        77162                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         77162                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        80074                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80074                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1250                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       157236                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         157236                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       157236                       # number of overall hits
system.cpu06.dcache.overall_hits::total        157236                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5614                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5614                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6858                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6858                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          127                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12472                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12472                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12472                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12472                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.067822                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.067822                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.073491                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.073491                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.073491                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.073491                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8101                       # number of writebacks
system.cpu06.dcache.writebacks::total            8101                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4455                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.875826                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            347891                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4455                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           78.090011                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   206.368125                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   305.507701                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.403063                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.596695                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          917209                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         917209                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       451919                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        451919                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       451919                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         451919                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       451919                       # number of overall hits
system.cpu06.icache.overall_hits::total        451919                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4457                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4457                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4457                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4457                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4457                       # number of overall misses
system.cpu06.icache.overall_misses::total         4457                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       456376                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       456376                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       456376                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       456376                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009766                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009766                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4455                       # number of writebacks
system.cpu06.icache.writebacks::total            4455                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                    1                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         352.189311                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   351.044519                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data     1.144792                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.685634                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.002236                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.687870                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data           75                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data           52                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          127                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          127                       # number of overall hits
system.cpu07.dcache.overall_hits::total           127                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data            3                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            2                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data            5                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data            5                       # number of overall misses
system.cpu07.dcache.overall_misses::total            5                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          132                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          132                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          506                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst          370                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst          370                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst          370                       # number of overall hits
system.cpu07.icache.overall_hits::total           370                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst          370                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst          370                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                    1                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements               2                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         363.457150                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   362.312626                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data     1.144524                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.707642                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.002235                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.709877                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data           75                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data           54                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            2                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          129                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          129                       # number of overall hits
system.cpu08.dcache.overall_hits::total           129                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data            3                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data            3                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data            3                       # number of overall misses
system.cpu08.dcache.overall_misses::total            3                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          132                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          132                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          511                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst          370                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst          370                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst          370                       # number of overall hits
system.cpu08.icache.overall_hits::total           370                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                    1                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               1                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         406.267208                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   405.123039                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data     1.144169                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.791256                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.002235                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.793491                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data           75                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data           54                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            3                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            2                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          129                       # number of overall hits
system.cpu09.dcache.overall_hits::total           129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data            3                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.cpu09.dcache.overall_misses::total            3                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst          370                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst          370                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst          370                       # number of overall hits
system.cpu09.icache.overall_hits::total           370                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst          370                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst          370                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                    1                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               1                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.092064                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   396.948249                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data     1.143815                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.775290                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.002234                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777524                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data           75                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data           54                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            3                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            2                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          129                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          129                       # number of overall hits
system.cpu10.dcache.overall_hits::total           129                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data            3                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.cpu10.dcache.overall_misses::total            3                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          132                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          132                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          425                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst          370                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst          370                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst          370                       # number of overall hits
system.cpu10.icache.overall_hits::total           370                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst          370                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst          370                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                    1                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               1                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.998789                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   391.855328                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data     1.143461                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.765342                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.002233                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767576                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data           75                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data           54                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            2                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          129                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          129                       # number of overall hits
system.cpu11.dcache.overall_hits::total           129                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data            3                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.cpu11.dcache.overall_misses::total            3                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          132                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          132                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst          370                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst          370                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst          370                       # number of overall hits
system.cpu11.icache.overall_hits::total           370                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst          370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst          370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                    1                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               1                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         398.998658                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   397.855551                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data     1.143107                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.777062                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.002233                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.779294                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data           75                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data           54                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            2                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          129                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          129                       # number of overall hits
system.cpu12.dcache.overall_hits::total           129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data            3                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.cpu12.dcache.overall_misses::total            3                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          132                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          132                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          425                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst          370                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst          370                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst          370                       # number of overall hits
system.cpu12.icache.overall_hits::total           370                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst          370                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst          370                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                    1                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               1                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         408.998528                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   407.855775                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data     1.142752                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.796593                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.002232                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.798825                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data           75                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data           52                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          127                       # number of overall hits
system.cpu13.dcache.overall_hits::total           127                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data            3                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            2                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data            5                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data            5                       # number of overall misses
system.cpu13.dcache.overall_misses::total            5                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          132                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          132                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          425                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst          370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst          370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst          370                       # number of overall hits
system.cpu13.icache.overall_hits::total           370                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst          370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst          370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              362827500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                    1                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               1                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         403.998397                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   402.855999                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data     1.142398                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.786828                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.002231                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.789059                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data           75                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data           53                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total           53                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          128                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            128                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          128                       # number of overall hits
system.cpu14.dcache.overall_hits::total           128                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data            3                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            1                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.cpu14.dcache.overall_misses::total            4                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          132                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          132                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          425                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst          370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst          370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst          370                       # number of overall hits
system.cpu14.icache.overall_hits::total           370                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst          370                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst          370                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                        4                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      1     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     50.00%     75.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                     1     25.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                  4                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       1     25.00%     25.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     50.00%     75.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      1     25.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                   4                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              362782500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                 14500      0.00%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          362992000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                   2     66.67%     66.67% # number of callpals executed
system.cpu15.kern.callpal::rti                      1     33.33%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                    3                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               1                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.132050                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   456.707101                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data     3.424950                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.892006                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.006689                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898695                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses             342                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses            342                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data           89                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total            89                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data           59                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total           59                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          148                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            148                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          148                       # number of overall hits
system.cpu15.dcache.overall_hits::total           148                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            3                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            7                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           10                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           10                       # number of overall misses
system.cpu15.dcache.overall_misses::total           10                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          158                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          158                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          431                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses             920                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses            920                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst          460                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           460                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst          460                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            460                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst          460                       # number of overall hits
system.cpu15.icache.overall_hits::total           460                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst          460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst          460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          460                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18760                       # number of replacements
system.l2.tags.tagsinuse                  4008.872839                       # Cycle average of tags in use
system.l2.tags.total_refs                       21446                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18760                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.143177                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1729.438083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        1.318844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        1.604621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.887000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       17.557963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       38.601419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        2.497300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.010370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        1.571014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        1.003189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst   401.808643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data   330.270794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst   133.358154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data   146.466679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst   439.499254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data   761.979513                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.422226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.004287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.009424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.098098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.080633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.032558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.035758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.107300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.186030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978729                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2941                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    420866                       # Number of tag accesses
system.l2.tags.data_accesses                   420866                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11903                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11903                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         4950                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4950                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus04.data          104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  110                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus04.data          221                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data           70                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data          504                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   795                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst          511                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst          733                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst         2763                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4007                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data         1034                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data          701                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data         2437                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4174                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst          511                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data         1255                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst          733                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data          771                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst         2763                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data         2941                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8976                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst          511                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data         1255                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst          733                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data          771                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst         2763                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data         2941                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.l2.overall_hits::total                    8976                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus04.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 21                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus04.data         1712                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data          542                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data         6105                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8360                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         1931                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst          550                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst         1694                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4175                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data         1573                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data          745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data         3179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5497                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus04.inst         1931                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data         3285                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst          550                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data         1287                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst         1694                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data         9284                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18032                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus04.inst         1931                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data         3285                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst          550                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data         1287                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst         1694                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data         9284                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data            1                       # number of overall misses
system.l2.overall_misses::total                 18032                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        11903                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11903                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         4950                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4950                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              131                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data         1933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data          612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data         6609                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst         2442                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst         4457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data         2607                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data         1446                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data         5616                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9671                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst         2442                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data         4540                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst         1283                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data         2058                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst         4457                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data        12225                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27008                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst         2442                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data         4540                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst         1283                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data         2058                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst         4457                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data        12225                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27008                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.037037                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.160305                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.885670                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.885621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.923740                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.913162                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.790745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.428683                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.380076                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.510266                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.603376                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.515214                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.566061                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.568400                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.790745                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.723568                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.428683                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.625364                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.380076                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.759427                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.667654                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.790745                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.723568                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.428683                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.625364                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.380076                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.759427                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.667654                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8948                       # number of writebacks
system.l2.writebacks::total                      8948                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9672                       # Transaction distribution
system.membus.trans_dist::WriteReq                 34                       # Transaction distribution
system.membus.trans_dist::WriteResp                34                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8948                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7062                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              141                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             98                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              32                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8593                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8355                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9672                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1726400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1726672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1726672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34548                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34548    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34548                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits                59                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits                141                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits                79                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             4534664343                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts               370                       # Number of instructions committed
system.switch_cpus00.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts                351                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs                 142                       # number of memory refs
system.switch_cpus00.num_load_insts                82                       # Number of load instructions
system.switch_cpus00.num_store_insts               60                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4532339904.612019                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2324438.387982                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus00.Branches                      48                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total              370                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits                59                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                141                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits                79                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             4534664428                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts               370                       # Number of instructions committed
system.switch_cpus01.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts                351                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 142                       # number of memory refs
system.switch_cpus01.num_load_insts                82                       # Number of load instructions
system.switch_cpus01.num_store_insts               60                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     4532339989.568448                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2324438.431552                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus01.Branches                      48                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total              370                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits                59                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits                141                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits                79                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             4534664513                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts               370                       # Number of instructions committed
system.switch_cpus02.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts                351                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                 142                       # number of memory refs
system.switch_cpus02.num_load_insts                82                       # Number of load instructions
system.switch_cpus02.num_store_insts               60                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4532340074.524878                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2324438.475123                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus02.Branches                      48                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total              370                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits                59                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits                141                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits                79                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             4534664598                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts               370                       # Number of instructions committed
system.switch_cpus03.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts                351                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                 142                       # number of memory refs
system.switch_cpus03.num_load_insts                82                       # Number of load instructions
system.switch_cpus03.num_store_insts               60                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4532340159.481307                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2324438.518693                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus03.Branches                      48                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total              370                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              34675                       # DTB read hits
system.switch_cpus04.dtb.read_misses               90                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8138                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             28499                       # DTB write hits
system.switch_cpus04.dtb.write_misses              15                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          4590                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              63174                       # DTB hits
system.switch_cpus04.dtb.data_misses              105                       # DTB misses
system.switch_cpus04.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          12728                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             43548                       # ITB hits
system.switch_cpus04.itb.fetch_misses              94                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         43642                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                 308260                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            170651                       # Number of instructions committed
system.switch_cpus04.committedOps              170651                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       164833                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          245                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              4341                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        17810                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             164833                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 245                       # number of float instructions
system.switch_cpus04.num_int_register_reads       227387                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       116806                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               63438                       # number of memory refs
system.switch_cpus04.num_load_insts             34879                       # Number of load instructions
system.switch_cpus04.num_store_insts            28559                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     235096.590527                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     73163.409473                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.237343                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.762657                       # Percentage of idle cycles
system.switch_cpus04.Branches                   23490                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         2828      1.66%      1.66% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           99849     58.47%     60.13% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            169      0.10%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            30      0.02%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          35832     20.98%     81.23% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         28839     16.89%     98.12% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3216      1.88%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           170763                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25247                       # DTB read hits
system.switch_cpus05.dtb.read_misses              326                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             13974                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              39221                       # DTB hits
system.switch_cpus05.dtb.data_misses              364                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             23169                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         23294                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             4534664877                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            142136                       # Number of instructions committed
system.switch_cpus05.committedOps              142136                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       136789                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2883                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        17898                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             136789                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 297                       # number of float instructions
system.switch_cpus05.num_int_register_reads       181272                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       103637                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40329                       # number of memory refs
system.switch_cpus05.num_load_insts             26131                       # Number of load instructions
system.switch_cpus05.num_store_insts            14198                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3636108702.310333                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     898556174.689667                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.198153                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.801847                       # Percentage of idle cycles
system.switch_cpus05.Branches                   21878                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2791      1.96%      1.96% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           91808     64.42%     66.38% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            111      0.08%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          27178     19.07%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14207      9.97%     95.51% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6398      4.49%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           142521                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              83593                       # DTB read hits
system.switch_cpus06.dtb.read_misses              372                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34074                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             88152                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             171745                       # DTB hits
system.switch_cpus06.dtb.data_misses              478                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49590                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            162061                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        162213                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             4535076293                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            455893                       # Number of instructions committed
system.switch_cpus06.committedOps              455893                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       438900                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8667                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        48447                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             438900                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3618                       # number of float instructions
system.switch_cpus06.num_int_register_reads       630648                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       298010                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              172871                       # number of memory refs
system.switch_cpus06.num_load_insts             84433                       # Number of load instructions
system.switch_cpus06.num_store_insts            88438                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1659018596.207322                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2876057696.792678                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.634181                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.365819                       # Percentage of idle cycles
system.switch_cpus06.Branches                   60008                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9717      2.13%      2.13% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          260547     57.09%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            513      0.11%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1172      0.26%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.05%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          86680     18.99%     78.63% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88517     19.40%     98.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         9003      1.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           456376                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits                59                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                141                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits                79                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             4534664853                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts               370                       # Number of instructions committed
system.switch_cpus07.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts                351                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 142                       # number of memory refs
system.switch_cpus07.num_load_insts                82                       # Number of load instructions
system.switch_cpus07.num_store_insts               60                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     4532340414.350595                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2324438.649404                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus07.Branches                      48                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total              370                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits                59                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                141                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits                79                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             4534664938                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts               370                       # Number of instructions committed
system.switch_cpus08.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts                351                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 142                       # number of memory refs
system.switch_cpus08.num_load_insts                82                       # Number of load instructions
system.switch_cpus08.num_store_insts               60                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     4532340499.307025                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2324438.692975                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus08.Branches                      48                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total              370                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits                59                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits                79                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             4534665023                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts               370                       # Number of instructions committed
system.switch_cpus09.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts                351                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 142                       # number of memory refs
system.switch_cpus09.num_load_insts                82                       # Number of load instructions
system.switch_cpus09.num_store_insts               60                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     4532340584.263454                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2324438.736545                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus09.Branches                      48                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total              370                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits                59                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits                79                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             4534665108                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts               370                       # Number of instructions committed
system.switch_cpus10.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts                351                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 142                       # number of memory refs
system.switch_cpus10.num_load_insts                82                       # Number of load instructions
system.switch_cpus10.num_store_insts               60                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     4532340669.219884                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2324438.780116                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus10.Branches                      48                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total              370                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits                59                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                141                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits                79                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             4534665193                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts               370                       # Number of instructions committed
system.switch_cpus11.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts                351                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 142                       # number of memory refs
system.switch_cpus11.num_load_insts                82                       # Number of load instructions
system.switch_cpus11.num_store_insts               60                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     4532340754.176313                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2324438.823686                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus11.Branches                      48                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total              370                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits                59                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                141                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits                79                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             4534665278                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts               370                       # Number of instructions committed
system.switch_cpus12.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts                351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 142                       # number of memory refs
system.switch_cpus12.num_load_insts                82                       # Number of load instructions
system.switch_cpus12.num_store_insts               60                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     4532340839.132744                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2324438.867257                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus12.Branches                      48                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total              370                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits                59                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                141                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits                79                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             4534665363                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts               370                       # Number of instructions committed
system.switch_cpus13.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts                351                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 142                       # number of memory refs
system.switch_cpus13.num_load_insts                82                       # Number of load instructions
system.switch_cpus13.num_store_insts               60                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4532340924.089173                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2324438.910827                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus13.Branches                      48                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total              370                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits                59                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                141                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits                79                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             4534665448                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts               370                       # Number of instructions committed
system.switch_cpus14.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts                351                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 142                       # number of memory refs
system.switch_cpus14.num_load_insts                82                       # Number of load instructions
system.switch_cpus14.num_store_insts               60                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     4532341009.045603                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2324438.954397                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus14.Branches                      48                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total              370                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                 97                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits                72                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                169                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits                97                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses            97                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             4534665623                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts               460                       # Number of instructions committed
system.switch_cpus15.committedOps                 460                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses          433                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                16                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts           36                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts                433                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads          580                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes          323                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 170                       # number of memory refs
system.switch_cpus15.num_load_insts                97                       # Number of load instructions
system.switch_cpus15.num_store_insts               73                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     4531774247.603679                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2891375.396321                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000638                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999362                       # Percentage of idle cycles
system.switch_cpus15.Branches                      60                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            2      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu             251     54.57%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            108     23.48%     78.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite            74     16.09%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           25      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total              460                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        55502                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24324                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         9363                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2850                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1223                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1627                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18516                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                34                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               34                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11903                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4950                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5098                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             246                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            99                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            345                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9393                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9393                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8182                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10334                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         6469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side        14444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         3091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         5815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        11754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side        36730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 78527                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       257728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side       505360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       115712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side       192920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       467008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      1322560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2865040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18760                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            74296                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.864542                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.709535                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  59720     80.38%     80.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5458      7.35%     87.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2269      3.05%     90.78% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1413      1.90%     92.68% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1166      1.57%     94.25% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    847      1.14%     95.39% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    435      0.59%     95.98% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    216      0.29%     96.27% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    123      0.17%     96.43% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    133      0.18%     96.61% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   235      0.32%     96.93% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   210      0.28%     97.21% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   110      0.15%     97.36% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   167      0.22%     97.59% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   313      0.42%     98.01% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  1434      1.93%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    47      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              74296                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.027030                       # Number of seconds simulated
sim_ticks                                 27030259500                       # Number of ticks simulated
final_tick                               2294929987000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6480071                       # Simulator instruction rate (inst/s)
host_op_rate                                  6480067                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              723905916                       # Simulator tick rate (ticks/s)
host_mem_usage                                 834856                       # Number of bytes of host memory used
host_seconds                                    37.34                       # Real time elapsed on the host
sim_insts                                   241962076                       # Number of instructions simulated
sim_ops                                     241962076                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data         2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst       406848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data      1023296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst        20224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data        19456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data         9344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data         1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data         6144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data         2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst       133632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data       229760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst        55936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data       104768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2026112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst       406848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst        20224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst       133632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst        55936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        624064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1863040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1863040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data           33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data           15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst         6357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data        15989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst          316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data          304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data          146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data           96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data           41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst         2088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data         3590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst          874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data         1637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               31658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         29110                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29110                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst       142063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data        78135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst         4735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data        35516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst     15051576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data     37857424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst       748199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data       719786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst        23677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data       345687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst        11839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data        56825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst        30780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data       227301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst        54457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data        97076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst      4943793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data      8500103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst      2069384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data      3875952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data        18942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data         7103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data         9471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data         9471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst         2368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data        11839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst         4735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data        18942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              74957179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst       142063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst         4735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst     15051576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst       748199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst        23677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst        11839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst        30780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst        54457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst      4943793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst      2069384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst         2368                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst         4735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23087607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        68924237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             68924237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        68924237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst       142063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data        78135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst         4735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data        35516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst     15051576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data     37857424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst       748199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data       719786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst        23677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data       345687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst        11839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data        56825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst        30780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data       227301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst        54457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data        97076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst      4943793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data      8500103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst      2069384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data      3875952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data        18942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data         7103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data         9471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data         9471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst         2368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data        11839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst         4735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data        18942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            143881416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                     31                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                     1381                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    462     34.92%     34.92% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                   115      8.69%     43.61% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    28      2.12%     45.73% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.08%     45.80% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   717     54.20%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               1323                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     462     43.26%     43.26% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                    115     10.77%     54.03% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     28      2.62%     56.65% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.09%     56.74% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    462     43.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                1068                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            27156124500     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               8625000      0.03%     99.73% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               1372000      0.01%     99.73% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.00%     99.74% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              72075500      0.26%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        27238361500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.644351                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.807256                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                1037     83.83%     83.83% # number of callpals executed
system.cpu00.kern.callpal::rdps                    58      4.69%     88.52% # number of callpals executed
system.cpu00.kern.callpal::rti                    142     11.48%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 1237                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             144                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements             384                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         437.738236                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             11418                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             384                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           29.734375                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   407.829326                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data    29.908909                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.796542                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.058416                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.854957                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          141464                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         141464                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        44108                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         44108                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        23916                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        23916                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          974                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          974                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          822                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          822                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        68024                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          68024                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        68024                       # number of overall hits
system.cpu00.dcache.overall_hits::total         68024                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data          436                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          436                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data          161                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          161                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           17                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           55                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data          597                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          597                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data          597                       # number of overall misses
system.cpu00.dcache.overall_misses::total          597                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        44544                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        44544                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        24077                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        24077                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          877                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          877                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        68621                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        68621                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        68621                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        68621                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.009788                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.009788                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.006687                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.006687                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.017154                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.017154                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.062714                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.062714                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.008700                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.008700                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.008700                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.008700                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           71                       # number of writebacks
system.cpu00.dcache.writebacks::total              71                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             364                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             57034                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             364                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          156.686813                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   457.657321                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst    54.342679                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.893862                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.106138                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          452438                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         452438                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       225673                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        225673                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       225673                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         225673                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       225673                       # number of overall hits
system.cpu00.icache.overall_hits::total        225673                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst          364                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          364                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst          364                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          364                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst          364                       # number of overall misses
system.cpu00.icache.overall_misses::total          364                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       226037                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       226037                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       226037                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       226037                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       226037                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       226037                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.001610                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.001610                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.001610                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.001610                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.001610                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.001610                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks          364                       # number of writebacks
system.cpu00.icache.writebacks::total             364                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                      498                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                    113     25.57%     25.57% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    28      6.33%     31.90% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      0.23%     32.13% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   300     67.87%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                442                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     113     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     28     11.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      0.39%     55.91% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    112     44.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 254                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            27214639500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               1372000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              14701000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        27230877000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.373333                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.574661                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                 384     81.88%     81.88% # number of callpals executed
system.cpu01.kern.callpal::rdps                    56     11.94%     93.82% # number of callpals executed
system.cpu01.kern.callpal::rti                     29      6.18%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  469                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                29                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements             351                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         310.646723                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs              2810                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             351                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs            8.005698                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   291.875735                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data    18.770988                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.570070                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.036662                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.606732                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          297                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           37572                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          37572                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data        11983                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         11983                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data         5897                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         5897                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data           88                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           88                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data           78                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           78                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data        17880                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          17880                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data        17880                       # number of overall hits
system.cpu01.dcache.overall_hits::total         17880                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data          444                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          444                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data           36                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           36                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            9                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data           16                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data          480                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          480                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data          480                       # number of overall misses
system.cpu01.dcache.overall_misses::total          480                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data        12427                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        12427                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data         5933                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         5933                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data        18360                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        18360                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data        18360                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        18360                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.035729                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.035729                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.006068                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.006068                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.092784                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.092784                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.170213                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.170213                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.026144                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.026144                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.026144                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.026144                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks           26                       # number of writebacks
system.cpu01.dcache.writebacks::total              26                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             171                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs              7637                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             171                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           44.660819                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   478.603578                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst    18.396422                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.934773                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.035931                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses          117599                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses         117599                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst        58543                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         58543                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst        58543                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          58543                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst        58543                       # number of overall hits
system.cpu01.icache.overall_hits::total         58543                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst          171                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          171                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst          171                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          171                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst          171                       # number of overall misses
system.cpu01.icache.overall_misses::total          171                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst        58714                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        58714                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst        58714                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        58714                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst        58714                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        58714                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.002912                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.002912                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.002912                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.002912                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.002912                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.002912                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          171                       # number of writebacks
system.cpu01.icache.writebacks::total             171                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                     75                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    49343                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   1152     35.34%     35.34% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    25      0.77%     36.10% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    28      0.86%     36.96% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  2055     63.04%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               3260                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    1150     48.87%     48.87% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     25      1.06%     49.94% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     28      1.19%     51.13% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   1150     48.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                2353                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            26996929500     99.11%     99.11% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21               1787500      0.01%     99.12% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               1372000      0.01%     99.13% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             238206000      0.87%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        27238295000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.998264                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.559611                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.721779                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                       64     76.19%     76.19% # number of syscalls executed
system.cpu02.kern.syscall::4                        6      7.14%     83.33% # number of syscalls executed
system.cpu02.kern.syscall::6                        1      1.19%     84.52% # number of syscalls executed
system.cpu02.kern.syscall::17                       4      4.76%     89.29% # number of syscalls executed
system.cpu02.kern.syscall::45                       1      1.19%     90.48% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      1.19%     91.67% # number of syscalls executed
system.cpu02.kern.syscall::71                       3      3.57%     95.24% # number of syscalls executed
system.cpu02.kern.syscall::73                       1      1.19%     96.43% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      1.19%     97.62% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      1.19%     98.81% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      1.19%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   84                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                  16      0.03%      0.03% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  73      0.15%      0.18% # number of callpals executed
system.cpu02.kern.callpal::tbi                      1      0.00%      0.18% # number of callpals executed
system.cpu02.kern.callpal::swpipl                2978      6.12%      6.30% # number of callpals executed
system.cpu02.kern.callpal::rdps                   172      0.35%      6.66% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.00%      6.66% # number of callpals executed
system.cpu02.kern.callpal::rti                    229      0.47%      7.13% # number of callpals executed
system.cpu02.kern.callpal::callsys                 93      0.19%      7.32% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.00%      7.32% # number of callpals executed
system.cpu02.kern.callpal::rdunique             45101     92.67%    100.00% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                48666                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             301                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               204                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               203                      
system.cpu02.kern.mode_good::user                 204                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.674419                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.805941                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       1897258000      6.77%      6.77% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        26132310500     93.23%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     73                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements           54949                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         508.372164                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs          15056364                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           54949                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          274.006151                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     1.007037                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   507.365127                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.001967                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.990948                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.992914                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          352                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        30281103                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       30281103                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data     10492940                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total      10492940                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data      4540147                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      4540147                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data        11714                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        11714                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        12196                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        12196                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data     15033087                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total       15033087                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data     15033087                       # number of overall hits
system.cpu02.dcache.overall_hits::total      15033087                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data        31110                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        31110                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data        23991                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        23991                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data          595                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          595                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data           82                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           82                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data        55101                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        55101                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data        55101                       # number of overall misses
system.cpu02.dcache.overall_misses::total        55101                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data     10524050                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total     10524050                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data      4564138                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      4564138                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data        12309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        12309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data        12278                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        12278                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data     15088188                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total     15088188                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data     15088188                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total     15088188                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.002956                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.002956                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.005256                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.005256                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.048339                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.048339                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.006679                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.006679                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.003652                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.003652                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.003652                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.003652                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        34153                       # number of writebacks
system.cpu02.dcache.writebacks::total           34153                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements          194050                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs          53353787                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs          194050                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          274.948658                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     2.897566                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   509.102434                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.005659                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.994341                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          229                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses       107278606                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses      107278606                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst     53348228                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total      53348228                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst     53348228                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total       53348228                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst     53348228                       # number of overall hits
system.cpu02.icache.overall_hits::total      53348228                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst       194050                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       194050                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst       194050                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       194050                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst       194050                       # number of overall misses
system.cpu02.icache.overall_misses::total       194050                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst     53542278                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total     53542278                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst     53542278                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total     53542278                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst     53542278                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total     53542278                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.003624                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.003624                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.003624                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.003624                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.003624                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.003624                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks       194050                       # number of writebacks
system.cpu02.icache.writebacks::total          194050                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     33                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                      552                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                    137     28.07%     28.07% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    28      5.74%     33.81% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      0.41%     34.22% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   321     65.78%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                488                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     137     45.36%     45.36% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     28      9.27%     54.64% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      0.66%     55.30% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    135     44.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 302                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            27209117000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               1372000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              19972500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        27230792000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.420561                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.618852                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::swpctx                   3      0.58%      0.58% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 428     82.31%     82.88% # number of callpals executed
system.cpu03.kern.callpal::rdps                    59     11.35%     94.23% # number of callpals executed
system.cpu03.kern.callpal::rti                     30      5.77%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  520                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel              33                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      3                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements             653                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         409.854164                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             10417                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             653                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           15.952527                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    94.171984                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   315.682180                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.183930                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.616567                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.800496                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           42551                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          42551                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data        11976                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         11976                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data         7725                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         7725                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data          153                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          153                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data          146                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          146                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data        19701                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          19701                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data        19701                       # number of overall hits
system.cpu03.dcache.overall_hits::total         19701                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data          554                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          554                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          275                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          275                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           25                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           23                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data          829                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          829                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data          829                       # number of overall misses
system.cpu03.dcache.overall_misses::total          829                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data        12530                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        12530                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data         8000                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         8000                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data          169                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          169                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data        20530                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        20530                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data        20530                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        20530                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.044214                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.044214                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.034375                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.034375                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.140449                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.140449                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.136095                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.136095                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.040380                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.040380                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.040380                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.040380                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          263                       # number of writebacks
system.cpu03.dcache.writebacks::total             263                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1088                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             63064                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1088                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           57.963235                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    45.000143                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   466.999857                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.087891                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.912109                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses          123016                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses         123016                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst        59876                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         59876                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst        59876                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          59876                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst        59876                       # number of overall hits
system.cpu03.icache.overall_hits::total         59876                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1088                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1088                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1088                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1088                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1088                       # number of overall misses
system.cpu03.icache.overall_misses::total         1088                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst        60964                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        60964                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst        60964                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        60964                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst        60964                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        60964                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.017847                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.017847                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.017847                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.017847                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.017847                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.017847                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1088                       # number of writebacks
system.cpu03.icache.writebacks::total            1088                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      658                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    192     31.89%     31.89% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    28      4.65%     36.54% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.17%     36.71% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   381     63.29%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                602                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     192     46.60%     46.60% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     28      6.80%     53.40% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.24%     53.64% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    191     46.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 412                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            27213218500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               1372000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              15994500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        27230749500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.501312                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.684385                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::swpipl                 544     86.49%     86.49% # number of callpals executed
system.cpu04.kern.callpal::rdps                    56      8.90%     95.39% # number of callpals executed
system.cpu04.kern.callpal::rti                     29      4.61%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  629                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements             499                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         403.496000                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              3010                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             499                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            6.032064                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   403.496000                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.788078                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.788078                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           43035                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          43035                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        13510                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         13510                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data         6764                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         6764                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data           94                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           94                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data           84                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        20274                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          20274                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        20274                       # number of overall hits
system.cpu04.dcache.overall_hits::total         20274                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data          606                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          606                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data           76                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           76                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data           22                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           22                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           23                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data          682                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          682                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data          682                       # number of overall misses
system.cpu04.dcache.overall_misses::total          682                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        14116                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        14116                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data         6840                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         6840                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        20956                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        20956                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        20956                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        20956                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.042930                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.042930                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.011111                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.011111                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.189655                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.189655                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.214953                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.214953                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.032544                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.032544                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.032544                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.032544                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          110                       # number of writebacks
system.cpu04.dcache.writebacks::total             110                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             260                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             25386                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             260                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           97.638462                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     1.060494                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   510.939506                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.002071                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.997929                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          134016                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         134016                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst        66618                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         66618                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst        66618                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          66618                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst        66618                       # number of overall hits
system.cpu04.icache.overall_hits::total         66618                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst          260                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          260                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst          260                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          260                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst          260                       # number of overall misses
system.cpu04.icache.overall_misses::total          260                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst        66878                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        66878                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst        66878                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        66878                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst        66878                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        66878                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.003888                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.003888                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.003888                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.003888                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.003888                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.003888                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          260                       # number of writebacks
system.cpu04.icache.writebacks::total             260                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      498                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                    113     25.57%     25.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    28      6.33%     31.90% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      0.23%     32.13% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   300     67.87%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                442                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     113     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     28     11.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      0.39%     55.91% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    112     44.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 254                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            27214469500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               1372000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              14701000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        27230707000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.373333                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.574661                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                 384     81.88%     81.88% # number of callpals executed
system.cpu05.kern.callpal::rdps                    56     11.94%     93.82% # number of callpals executed
system.cpu05.kern.callpal::rti                     29      6.18%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  469                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements             384                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         439.213809                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              1758                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             384                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            4.578125                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   439.213809                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.857839                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.857839                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          421                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           37850                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          37850                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        12054                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         12054                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data         5890                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         5890                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data           97                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           97                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data           78                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           78                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        17944                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          17944                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        17944                       # number of overall hits
system.cpu05.dcache.overall_hits::total         17944                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data          481                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          481                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data           43                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           43                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data            9                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           16                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data          524                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          524                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data          524                       # number of overall misses
system.cpu05.dcache.overall_misses::total          524                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        12535                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        12535                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data         5933                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         5933                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        18468                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        18468                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        18468                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        18468                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.038373                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.038373                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.007248                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.007248                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.084906                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.084906                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.170213                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.170213                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.028373                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.028373                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.028373                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.028373                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks           31                       # number of writebacks
system.cpu05.dcache.writebacks::total              31                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             193                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              9459                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             193                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           49.010363                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst           88                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          424                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.171875                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.828125                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          118161                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         118161                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst        58791                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         58791                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst        58791                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          58791                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst        58791                       # number of overall hits
system.cpu05.icache.overall_hits::total         58791                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst          193                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          193                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst          193                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          193                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst          193                       # number of overall misses
system.cpu05.icache.overall_misses::total          193                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst        58984                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        58984                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst        58984                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        58984                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst        58984                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        58984                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.003272                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003272                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.003272                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003272                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.003272                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003272                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          193                       # number of writebacks
system.cpu05.icache.writebacks::total             193                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                      582                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    159     30.23%     30.23% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    28      5.32%     35.55% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.19%     35.74% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   338     64.26%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                526                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     159     45.95%     45.95% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     28      8.09%     54.05% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.29%     54.34% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    158     45.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 346                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            27213654500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               1372000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              15473500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        27230664500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.467456                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.657795                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                 468     84.63%     84.63% # number of callpals executed
system.cpu06.kern.callpal::rdps                    56     10.13%     94.76% # number of callpals executed
system.cpu06.kern.callpal::rti                     29      5.24%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  553                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements             183                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         441.945990                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs               894                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             183                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            4.885246                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   441.945990                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.863176                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.863176                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           30300                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          30300                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data         9312                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          9312                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data         5129                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         5129                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data          110                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          110                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data           85                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           85                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data        14441                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          14441                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data        14441                       # number of overall hits
system.cpu06.dcache.overall_hits::total         14441                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data          275                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          275                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data           47                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data           14                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           22                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data          322                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          322                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data          322                       # number of overall misses
system.cpu06.dcache.overall_misses::total          322                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data         9587                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         9587                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data         5176                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         5176                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          107                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data        14763                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        14763                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data        14763                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        14763                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.028685                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.028685                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.009080                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.009080                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.112903                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.112903                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.205607                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.205607                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.021811                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.021811                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.021811                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.021811                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks           63                       # number of writebacks
system.cpu06.dcache.writebacks::total              63                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             230                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             26998                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             230                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          117.382609                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           86820                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          86820                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst        43065                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         43065                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst        43065                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          43065                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst        43065                       # number of overall hits
system.cpu06.icache.overall_hits::total         43065                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst          230                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          230                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst          230                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          230                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst          230                       # number of overall misses
system.cpu06.icache.overall_misses::total          230                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst        43295                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        43295                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst        43295                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        43295                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst        43295                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        43295                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.005312                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.005312                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.005312                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.005312                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.005312                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.005312                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          230                       # number of writebacks
system.cpu06.icache.writebacks::total             230                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                      498                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                    113     25.57%     25.57% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    28      6.33%     31.90% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      0.23%     32.13% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   300     67.87%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                442                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     113     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     28     11.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      0.39%     55.91% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    112     44.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 254                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            27214330500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               1372000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              14701000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        27230568000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.373333                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.574661                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                 384     81.88%     81.88% # number of callpals executed
system.cpu07.kern.callpal::rdps                    56     11.94%     93.82% # number of callpals executed
system.cpu07.kern.callpal::rti                     29      6.18%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  469                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements             410                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         447.205404                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              2138                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             410                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            5.214634                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   447.205404                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.873448                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.873448                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           38084                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          38084                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data        12085                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         12085                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data         5888                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         5888                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data          104                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          104                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data           78                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           78                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data        17973                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          17973                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data        17973                       # number of overall hits
system.cpu07.dcache.overall_hits::total         17973                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data          533                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          533                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data           45                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            9                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data           16                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data          578                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          578                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data          578                       # number of overall misses
system.cpu07.dcache.overall_misses::total          578                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data        12618                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        12618                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data         5933                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         5933                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data          113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data        18551                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        18551                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data        18551                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        18551                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.042241                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.042241                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.007585                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.007585                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.079646                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.079646                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.170213                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.170213                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.031157                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.031157                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.031157                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.031157                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks           44                       # number of writebacks
system.cpu07.dcache.writebacks::total              44                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             282                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             27024                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             282                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           95.829787                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    99.204883                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   406.795117                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.193760                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.794522                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses          118666                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses         118666                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst        58910                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         58910                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst        58910                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          58910                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst        58910                       # number of overall hits
system.cpu07.icache.overall_hits::total         58910                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst          282                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          282                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst          282                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          282                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst          282                       # number of overall misses
system.cpu07.icache.overall_misses::total          282                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst        59192                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        59192                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst        59192                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        59192                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst        59192                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        59192                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.004764                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.004764                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.004764                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.004764                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.004764                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.004764                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          282                       # number of writebacks
system.cpu07.icache.writebacks::total             282                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                     30                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                     1213                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    308     36.24%     36.24% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    28      3.29%     39.53% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.12%     39.65% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   513     60.35%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                850                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     308     47.83%     47.83% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     28      4.35%     52.17% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.16%     52.33% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    307     47.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 644                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            26992347500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               1372000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              29133500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        27023017500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.598441                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.757647                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.11%      0.11% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  14      1.55%      1.66% # number of callpals executed
system.cpu08.kern.callpal::tbi                      2      0.22%      1.88% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 772     85.30%     87.18% # number of callpals executed
system.cpu08.kern.callpal::rdps                    56      6.19%     93.37% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.11%     93.48% # number of callpals executed
system.cpu08.kern.callpal::rti                     49      5.41%     98.90% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      0.99%     99.89% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.11%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  905                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel              64                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                21                      
system.cpu08.kern.mode_good::user                  20                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.328125                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.488095                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel         65998000     50.82%     50.82% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           63858000     49.18%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     14                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            5855                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         488.407798                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            103789                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            5855                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           17.726558                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   488.407798                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.953921                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.953921                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          240536                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         240536                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data        65415                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         65415                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data        44334                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        44334                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data          632                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          632                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          695                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          695                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data       109749                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         109749                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data       109749                       # number of overall hits
system.cpu08.dcache.overall_hits::total        109749                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data         3757                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         3757                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         2246                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2246                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          126                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          126                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data           36                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           36                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data         6003                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         6003                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data         6003                       # number of overall misses
system.cpu08.dcache.overall_misses::total         6003                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data        69172                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        69172                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data        46580                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        46580                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data          758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data          731                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          731                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data       115752                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       115752                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data       115752                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       115752                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.054314                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.054314                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.048218                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.048218                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.166227                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.166227                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.049248                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.049248                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.051861                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.051861                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.051861                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.051861                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         3356                       # number of writebacks
system.cpu08.dcache.writebacks::total            3356                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            3044                       # number of replacements
system.cpu08.icache.tags.tagsinuse         511.999442                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            393499                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            3044                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          129.270368                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     0.000971                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst   511.998471                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.000002                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst     0.999997                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          657105                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         657105                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       323985                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        323985                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       323985                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         323985                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       323985                       # number of overall hits
system.cpu08.icache.overall_hits::total        323985                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         3045                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         3045                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         3045                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         3045                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         3045                       # number of overall misses
system.cpu08.icache.overall_misses::total         3045                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst       327030                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       327030                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst       327030                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       327030                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst       327030                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       327030                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.009311                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.009311                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.009311                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.009311                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.009311                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.009311                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         3044                       # number of writebacks
system.cpu08.icache.writebacks::total            3044                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                     33                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                     1335                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    239     34.44%     34.44% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    28      4.03%     38.47% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     2      0.29%     38.76% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   425     61.24%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                694                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     239     47.23%     47.23% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     28      5.53%     52.77% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      2      0.40%     53.16% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    237     46.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 506                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            27205298500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               1372000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                330500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              23578500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        27230579500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.557647                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.729107                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::swpctx                  57      7.18%      7.18% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      0.50%      7.68% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 567     71.41%     79.09% # number of callpals executed
system.cpu09.kern.callpal::rdps                    59      7.43%     86.52% # number of callpals executed
system.cpu09.kern.callpal::rti                     97     12.22%     98.74% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      1.13%     99.87% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.13%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  794                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             154                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                67                      
system.cpu09.kern.mode_good::user                  67                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.435065                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.606335                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1291907000     99.36%     99.36% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user            8354000      0.64%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            2556                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         435.949378                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             48960                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            2556                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           19.154930                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     1.774091                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   434.175288                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.003465                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.847999                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.851464                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          115566                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         115566                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        33374                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         33374                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        19071                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        19071                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          536                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          536                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          533                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          533                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data        52445                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          52445                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data        52445                       # number of overall hits
system.cpu09.dcache.overall_hits::total         52445                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         2000                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2000                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          792                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          792                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           51                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           27                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         2792                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2792                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         2792                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2792                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        35374                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        35374                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        19863                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        19863                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data          587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data          560                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          560                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data        55237                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        55237                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data        55237                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        55237                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.056539                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.056539                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.039873                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.039873                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.086882                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.086882                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.048214                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.048214                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.050546                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.050546                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.050546                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.050546                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1273                       # number of writebacks
system.cpu09.dcache.writebacks::total            1273                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1847                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            149116                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1847                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           80.734164                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    37.250571                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   474.749429                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.072755                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.927245                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          380479                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         380479                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       187469                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        187469                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       187469                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         187469                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       187469                       # number of overall hits
system.cpu09.icache.overall_hits::total        187469                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         1847                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1847                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         1847                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1847                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         1847                       # number of overall misses
system.cpu09.icache.overall_misses::total         1847                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       189316                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       189316                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       189316                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       189316                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       189316                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       189316                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.009756                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.009756                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.009756                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.009756                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.009756                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.009756                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         1847                       # number of writebacks
system.cpu09.icache.writebacks::total            1847                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                      498                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                    113     25.57%     25.57% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    28      6.33%     31.90% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      0.23%     32.13% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   300     67.87%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                442                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     113     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     28     11.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      0.39%     55.91% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    112     44.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 254                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            27214299500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               1372000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              14701000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        27230537000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.373333                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.574661                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                 384     81.88%     81.88% # number of callpals executed
system.cpu10.kern.callpal::rdps                    56     11.94%     93.82% # number of callpals executed
system.cpu10.kern.callpal::rti                     29      6.18%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  469                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements             411                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         397.962039                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              1662                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             411                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            4.043796                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   381.886676                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data    16.075363                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.745872                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.031397                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777270                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           38341                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          38341                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data        12155                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         12155                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data         5901                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         5901                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data          113                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          113                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data           77                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data        18056                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          18056                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data        18056                       # number of overall hits
system.cpu10.dcache.overall_hits::total         18056                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data          571                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          571                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data           32                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            9                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data           17                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data          603                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          603                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data          603                       # number of overall misses
system.cpu10.dcache.overall_misses::total          603                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data        12726                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        12726                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data         5933                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         5933                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data        18659                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        18659                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data        18659                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        18659                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.044869                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.044869                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.005394                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.005394                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.073770                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.073770                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.180851                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.180851                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.032317                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.032317                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.032317                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.032317                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks           27                       # number of writebacks
system.cpu10.dcache.writebacks::total              27                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             172                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              7527                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             172                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           43.761628                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   405.736279                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst    19.263721                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.792454                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.037624                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses          119096                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses         119096                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst        59290                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         59290                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst        59290                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          59290                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst        59290                       # number of overall hits
system.cpu10.icache.overall_hits::total         59290                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst          172                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          172                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst          172                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          172                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst          172                       # number of overall misses
system.cpu10.icache.overall_misses::total          172                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst        59462                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        59462                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst        59462                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        59462                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst        59462                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        59462                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.002893                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.002893                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.002893                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.002893                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.002893                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.002893                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          172                       # number of writebacks
system.cpu10.icache.writebacks::total             172                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                      498                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                    113     25.57%     25.57% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    28      6.33%     31.90% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      0.23%     32.13% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   300     67.87%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                442                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     113     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     28     11.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      0.39%     55.91% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    112     44.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 254                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            27214257000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               1372000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              14701000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        27230494500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.373333                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.574661                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                 384     81.88%     81.88% # number of callpals executed
system.cpu11.kern.callpal::rdps                    56     11.94%     93.82% # number of callpals executed
system.cpu11.kern.callpal::rti                     29      6.18%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  469                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements             365                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.781495                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              1555                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             365                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            4.260274                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   375.019345                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data    17.762150                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.732460                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.034692                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767151                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           38382                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          38382                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data        12228                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         12228                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data         5903                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         5903                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data          116                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          116                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data           78                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           78                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data        18131                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          18131                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data        18131                       # number of overall hits
system.cpu11.dcache.overall_hits::total         18131                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data          534                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          534                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data           30                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            9                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data           16                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data          564                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          564                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data          564                       # number of overall misses
system.cpu11.dcache.overall_misses::total          564                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data        12762                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        12762                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data         5933                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         5933                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data        18695                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        18695                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data        18695                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        18695                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.041843                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.041843                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.005056                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.005056                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.072000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.072000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.170213                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.170213                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.030168                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.030168                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.030168                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.030168                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks           25                       # number of writebacks
system.cpu11.dcache.writebacks::total              25                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             171                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              7429                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             171                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           43.444444                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   406.603627                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst    18.396373                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.794148                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.035930                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses          119275                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses         119275                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst        59381                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         59381                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst        59381                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          59381                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst        59381                       # number of overall hits
system.cpu11.icache.overall_hits::total         59381                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst          171                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          171                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst          171                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          171                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst          171                       # number of overall misses
system.cpu11.icache.overall_misses::total          171                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst        59552                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        59552                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst        59552                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        59552                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst        59552                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        59552                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.002871                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.002871                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.002871                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.002871                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.002871                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.002871                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          171                       # number of writebacks
system.cpu11.icache.writebacks::total             171                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                      498                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                    113     25.57%     25.57% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    28      6.33%     31.90% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      0.23%     32.13% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   300     67.87%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                442                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     113     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     28     11.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      0.39%     55.91% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    112     44.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 254                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            27214214500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               1372000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              14701000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        27230452000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.373333                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.574661                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                 384     81.88%     81.88% # number of callpals executed
system.cpu12.kern.callpal::rdps                    56     11.94%     93.82% # number of callpals executed
system.cpu12.kern.callpal::rti                     29      6.18%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  469                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements             358                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         396.094672                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              1682                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             358                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs            4.698324                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   380.513234                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data    15.581437                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.743190                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.030432                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.773622                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           38461                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          38461                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data        12265                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         12265                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data         5901                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         5901                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data          119                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          119                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data           78                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           78                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data        18166                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          18166                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data        18166                       # number of overall hits
system.cpu12.dcache.overall_hits::total         18166                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data          533                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          533                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data           32                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            9                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data           16                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data          565                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          565                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data          565                       # number of overall misses
system.cpu12.dcache.overall_misses::total          565                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data        12798                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        12798                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data         5933                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         5933                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data          128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data        18731                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        18731                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data        18731                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        18731                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.041647                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.041647                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.005394                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.005394                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.070312                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.070312                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.170213                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.170213                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.030164                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.030164                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.030164                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.030164                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks           31                       # number of writebacks
system.cpu12.dcache.writebacks::total              31                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             171                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              7429                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             171                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           43.444444                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   406.603619                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst    18.396381                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.794148                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.035930                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses          119455                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses         119455                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst        59471                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         59471                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst        59471                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          59471                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst        59471                       # number of overall hits
system.cpu12.icache.overall_hits::total         59471                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst          171                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          171                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst          171                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          171                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst          171                       # number of overall misses
system.cpu12.icache.overall_misses::total          171                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst        59642                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        59642                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst        59642                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        59642                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst        59642                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        59642                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.002867                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.002867                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.002867                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.002867                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.002867                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.002867                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          171                       # number of writebacks
system.cpu12.icache.writebacks::total             171                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                      498                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                    113     25.57%     25.57% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    28      6.33%     31.90% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      0.23%     32.13% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   300     67.87%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                442                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     113     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     28     11.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      0.39%     55.91% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    112     44.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 254                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            27214172000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               1372000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              14701000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        27230409500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.373333                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.574661                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                 384     81.88%     81.88% # number of callpals executed
system.cpu13.kern.callpal::rdps                    56     11.94%     93.82% # number of callpals executed
system.cpu13.kern.callpal::rti                     29      6.18%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  469                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements             362                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         404.922822                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              1774                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             362                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            4.900552                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   388.027715                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data    16.895108                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.757867                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.032998                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.790865                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           38556                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          38556                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data        12282                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         12282                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data         5901                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         5901                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data          122                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          122                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data           77                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data        18183                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          18183                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data        18183                       # number of overall hits
system.cpu13.dcache.overall_hits::total         18183                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data          552                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          552                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data           32                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            9                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data           17                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data          584                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          584                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data          584                       # number of overall misses
system.cpu13.dcache.overall_misses::total          584                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data        12834                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        12834                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data         5933                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         5933                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data        18767                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        18767                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data        18767                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        18767                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.043011                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.043011                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.005394                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.005394                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.068702                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.068702                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.180851                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.180851                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.031118                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.031118                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.031118                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.031118                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks           25                       # number of writebacks
system.cpu13.dcache.writebacks::total              25                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             171                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              7429                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             171                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           43.444444                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   406.603611                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst    18.396389                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.794148                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.035930                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses          119635                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses         119635                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst        59561                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         59561                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst        59561                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          59561                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst        59561                       # number of overall hits
system.cpu13.icache.overall_hits::total         59561                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst          171                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          171                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst          171                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          171                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst          171                       # number of overall misses
system.cpu13.icache.overall_misses::total          171                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst        59732                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        59732                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst        59732                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        59732                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst        59732                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        59732                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.002863                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.002863                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.002863                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.002863                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.002863                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.002863                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          171                       # number of writebacks
system.cpu13.icache.writebacks::total             171                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                      498                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                    113     25.57%     25.57% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    28      6.33%     31.90% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      0.23%     32.13% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   300     67.87%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                442                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     113     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     28     11.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      0.39%     55.91% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    112     44.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 254                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            27214129500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               1372000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              14701000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        27230367000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.373333                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.574661                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                 384     81.88%     81.88% # number of callpals executed
system.cpu14.kern.callpal::rdps                    56     11.94%     93.82% # number of callpals executed
system.cpu14.kern.callpal::rti                     29      6.18%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  469                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements             354                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         397.103328                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              1814                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             354                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            5.124294                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   382.895047                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data    14.208281                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.747842                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.027751                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.775592                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           38635                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          38635                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data        12317                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         12317                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data         5902                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         5902                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data          125                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          125                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data           77                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data        18219                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          18219                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data        18219                       # number of overall hits
system.cpu14.dcache.overall_hits::total         18219                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data          553                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          553                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data           31                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            9                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data           17                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data          584                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          584                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data          584                       # number of overall misses
system.cpu14.dcache.overall_misses::total          584                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data        12870                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        12870                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data         5933                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         5933                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data        18803                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        18803                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data        18803                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        18803                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.042968                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.042968                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.005225                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.005225                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.067164                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.067164                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.180851                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.180851                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.031059                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.031059                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.031059                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.031059                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks           29                       # number of writebacks
system.cpu14.dcache.writebacks::total              29                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             171                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              7429                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             171                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           43.444444                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   406.603603                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst    18.396397                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.794148                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.035930                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses          119815                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses         119815                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst        59651                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         59651                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst        59651                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          59651                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst        59651                       # number of overall hits
system.cpu14.icache.overall_hits::total         59651                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst          171                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          171                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst          171                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          171                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst          171                       # number of overall misses
system.cpu14.icache.overall_misses::total          171                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst        59822                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        59822                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst        59822                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        59822                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst        59822                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        59822                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.002858                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.002858                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.002858                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.002858                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.002858                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.002858                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          171                       # number of writebacks
system.cpu14.icache.writebacks::total             171                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                      524                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                    124     26.50%     26.50% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    28      5.98%     32.48% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      0.43%     32.91% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   314     67.09%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                468                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     124     44.60%     44.60% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     28     10.07%     54.68% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      0.72%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    124     44.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 278                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            27213757500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               1372000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              14955000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        27230279500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.394904                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.594017                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                 410     82.83%     82.83% # number of callpals executed
system.cpu15.kern.callpal::rdps                    56     11.31%     94.14% # number of callpals executed
system.cpu15.kern.callpal::rti                     29      5.86%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  495                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel              29                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements             367                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.527945                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              2256                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             367                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs            6.147139                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   431.168732                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data    29.359213                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.842126                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.057342                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.899469                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           39633                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          39633                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data        12615                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         12615                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data         6044                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         6044                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data          131                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data           78                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           78                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data        18659                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          18659                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data        18659                       # number of overall hits
system.cpu15.dcache.overall_hits::total         18659                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data          579                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          579                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           39                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data           11                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data           18                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data          618                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          618                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data          618                       # number of overall misses
system.cpu15.dcache.overall_misses::total          618                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data        13194                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        13194                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data         6083                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         6083                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data           96                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           96                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data        19277                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        19277                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data        19277                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        19277                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.043884                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.043884                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.006411                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.006411                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.077465                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.077465                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.032059                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.032059                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.032059                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.032059                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks           28                       # number of writebacks
system.cpu15.dcache.writebacks::total              28                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             168                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              7325                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             168                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           43.601190                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   412.675852                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst    18.324148                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.806008                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.035789                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses          122688                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses         122688                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst        61092                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         61092                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst        61092                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          61092                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst        61092                       # number of overall hits
system.cpu15.icache.overall_hits::total         61092                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst          168                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          168                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst          168                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          168                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst          168                       # number of overall misses
system.cpu15.icache.overall_misses::total          168                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst        61260                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        61260                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst        61260                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        61260                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst        61260                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        61260                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.002742                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.002742                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.002742                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.002742                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.002742                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.002742                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          168                       # number of writebacks
system.cpu15.icache.writebacks::total             168                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  992                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 992                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16935                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16935                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4666                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   35854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8099                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1003763                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                15594                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           42                       # number of demand (read+write) misses
system.iocache.demand_misses::total                42                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           42                       # number of overall misses
system.iocache.overall_misses::total               42                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           42                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              42                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           42                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             42                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     33476                       # number of replacements
system.l2.tags.tagsinuse                  3954.233572                       # Cycle average of tags in use
system.l2.tags.total_refs                      433448                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33476                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.948022                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1068.802290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        0.007579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.999727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst    10.584890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data     1.470177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     0.685884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data     2.664665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst   918.818408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data  1496.382321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst    64.168451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data     5.312644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     2.832353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data    21.210500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst     0.376452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data     3.094638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     7.753495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data    19.599309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst    11.060875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data     5.185144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst    55.631832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data    29.449458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst   168.547146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data    52.992104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data     1.946742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data     0.844251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data     0.000074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data     0.719287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     0.090922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data     0.000221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst     1.511210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data     1.490525                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.260938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.002584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.000359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.000167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.000651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.224321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.365328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.015666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.001297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.000691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.005178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.000756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.001893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.004785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.002700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.001266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.013582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.007190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.041149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.012938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.000475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.000206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.000176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.000369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.000364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.965389                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4065                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          899                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3099                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.992432                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4123192                       # Number of tag accesses
system.l2.tags.data_accesses                  4123192                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        39555                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            39555                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       181516                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           181516                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus02.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus08.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus09.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   23                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus03.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus09.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 11                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data           11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data        16988                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data          236                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data           69                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus15.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17346                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst          304                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst          169                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst       187693                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst          772                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst          250                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst          188                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst          217                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst          259                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst          957                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst          973                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst          172                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst          171                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst          171                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst          171                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst          170                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst          166                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             192803                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data          305                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data          315                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data        21188                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data          282                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data          322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data          302                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data          116                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data          308                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data         1544                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data          851                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data          310                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data          264                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data          273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data          277                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data          281                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data          309                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             27247                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst          304                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data          316                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst          169                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data          315                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst       187693                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data        38176                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst          772                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data          295                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst          250                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data          335                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst          188                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data          302                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst          217                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data          116                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst          259                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data          308                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst          957                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data         1780                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst          973                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data          920                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst          172                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data          315                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst          171                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data          264                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst          171                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data          278                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst          171                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data          277                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst          170                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data          286                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst          166                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data          310                       # number of demand (read+write) hits
system.l2.demand_hits::total                   237396                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst          304                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data          316                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst          169                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data          315                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst       187693                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data        38176                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst          772                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data          295                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst          250                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data          335                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst          188                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data          302                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst          217                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data          116                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst          259                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data          308                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst          957                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data         1780                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst          973                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data          920                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst          172                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data          315                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst          171                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data          264                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst          171                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data          278                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst          171                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data          277                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst          170                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data          286                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst          166                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data          310                       # number of overall hits
system.l2.overall_hits::total                  237396                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data          118                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data           20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data           22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data           23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data           25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data           21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data           21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data           20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data           23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                421                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data           40                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              207                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data           17                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data           12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data         6809                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data          181                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data           29                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data           21                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data         1902                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data          678                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9712                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst           60                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst         6357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst          316                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst           10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst           13                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst           23                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst         2088                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst          874                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9751                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data           16                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data            8                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data         9198                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data          123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data          117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data           10                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data           76                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data           25                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data         1689                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data          960                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data            7                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data            6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12245                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst           60                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst         6357                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data        16007                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst          316                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data          304                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data          146                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst            5                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data           96                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst           23                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data           46                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst         2088                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data         3591                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst          874                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data         1638                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data            8                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data            8                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data            4                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data            5                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data           13                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31708                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst           60                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data           33                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data           20                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst         6357                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data        16007                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst          316                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data          304                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data          146                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst            5                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data           29                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data           96                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst           23                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data           46                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst         2088                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data         3591                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst          874                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data         1638                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data            8                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data            8                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data            4                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data            9                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data            5                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data           13                       # number of overall misses
system.l2.overall_misses::total                 31708                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        39555                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        39555                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       181516                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       181516                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data          118                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              444                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            218                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data           28                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data        23797                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data          194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data           42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data           21                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data         2138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data          747                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             27058                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst          364                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst          171                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst       194050                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst         1088                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst          260                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst          193                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst          230                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst          282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst         3045                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst         1847                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst          172                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst          171                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst          171                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst          171                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst          171                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst          168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         202554                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data          321                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data          323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data        30386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data          405                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data          439                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data          312                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data          192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data          333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data         3233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data         1811                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data          317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data          266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data          274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data          280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data          285                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data          315                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         39492                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst          364                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data          349                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst          171                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data          335                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst       194050                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data        54183                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst         1088                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data          599                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst          260                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data          481                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst          193                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data          331                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst          230                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data          212                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst          282                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data          354                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst         3045                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data         5371                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst         1847                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data         2558                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst          172                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data          323                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst          171                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data          272                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst          171                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data          282                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst          171                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data          286                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst          171                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data          291                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst          168                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data          323                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               269104                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst          364                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data          349                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst          171                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data          335                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst       194050                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data        54183                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst         1088                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data          599                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst          260                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data          481                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst          193                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data          331                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst          230                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data          212                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst          282                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data          354                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst         3045                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data         5371                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst         1847                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data         2558                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst          172                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data          323                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst          171                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data          272                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst          171                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data          282                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst          171                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data          286                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst          171                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data          291                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst          168                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data          323                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              269104                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.645161                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.916667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.920000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data     0.862069                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.948198                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.975610                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.611111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.949541                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.607143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.286129                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.932990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.690476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.889616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.907631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.375000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data     0.875000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.358933                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.164835                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.011696                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.032760                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.290441                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.038462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.025907                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.056522                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.081560                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.685714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.473200                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.005848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.011905                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.048140                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.049844                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.024768                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.302705                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.303704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.266515                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.032051                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.395833                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.075075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.522425                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.530094                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.022082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.007519                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.003650                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.010714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.014035                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.019048                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.310063                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.164835                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.094556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.011696                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.059701                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.032760                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.295425                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.290441                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.507513                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.038462                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.303534                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.025907                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.087613                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.056522                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.452830                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.081560                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.129944                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.685714                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.668591                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.473200                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.640344                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.024768                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.029412                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.014184                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.031469                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.005848                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.017182                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.011905                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.040248                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.117828                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.164835                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.094556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.011696                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.059701                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.032760                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.295425                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.290441                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.507513                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.038462                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.303534                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.025907                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.087613                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.056522                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.452830                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.081560                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.129944                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.685714                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.668591                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.473200                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.640344                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.024768                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.029412                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.014184                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.031469                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.005848                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.017182                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.011905                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.040248                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.117828                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13558                       # number of writebacks
system.l2.writebacks::total                     13558                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 950                       # Transaction distribution
system.membus.trans_dist::ReadResp              22988                       # Transaction distribution
system.membus.trans_dist::WriteReq               1383                       # Transaction distribution
system.membus.trans_dist::WriteResp              1383                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29110                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13705                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              709                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            406                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             678                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9830                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9662                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22038                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        15552                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        46740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        46740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        92540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        97206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 143946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       998016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       998016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         8099                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2893824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2901923                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3899939                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             93725                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   93725    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               93725                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              45992                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             25556                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              71548                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             23195                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         23195                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles               54476802                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            226037                       # Number of instructions committed
system.switch_cpus00.committedOps              226037                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       217413                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             17373                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts        15721                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             217413                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       283293                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes       169679                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               71807                       # number of memory refs
system.switch_cpus00.num_load_insts             46222                       # Number of load instructions
system.switch_cpus00.num_store_insts            25585                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     54249056.688407                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     227745.311593                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.004181                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.995819                       # Percentage of idle cycles
system.switch_cpus00.Branches                   36386                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          965      0.43%      0.43% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu          143323     63.41%     63.83% # Class of executed instruction
system.switch_cpus00.op_class::IntMult            401      0.18%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     64.01% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          49121     21.73%     85.74% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         25641     11.34%     97.09% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         6586      2.91%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           226037                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits              12524                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits              6059                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits              18583                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits              5971                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses          5971                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles               54461783                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts             58714                       # Number of instructions committed
system.switch_cpus01.committedOps               58714                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses        56612                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls              2346                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts         4703                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts              56612                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads        78035                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes        45241                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs               18612                       # number of memory refs
system.switch_cpus01.num_load_insts             12524                       # Number of load instructions
system.switch_cpus01.num_store_insts             6088                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     54402662.410809                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     59120.589191                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001086                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998914                       # Percentage of idle cycles
system.switch_cpus01.Branches                    8157                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass          269      0.46%      0.46% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu           37376     63.66%     64.12% # Class of executed instruction
system.switch_cpus01.op_class::IntMult            230      0.39%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     64.51% # Class of executed instruction
system.switch_cpus01.op_class::MemRead          12722     21.67%     86.18% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite          6088     10.37%     96.54% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess         2029      3.46%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total            58714                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits           10490928                       # DTB read hits
system.switch_cpus02.dtb.read_misses              281                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses       10256920                       # DTB read accesses
system.switch_cpus02.dtb.write_hits           4576853                       # DTB write hits
system.switch_cpus02.dtb.write_misses             124                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses       4423137                       # DTB write accesses
system.switch_cpus02.dtb.data_hits           15067781                       # DTB hits
system.switch_cpus02.dtb.data_misses              405                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses       14680057                       # DTB accesses
system.switch_cpus02.itb.fetch_hits          52305768                       # ITB hits
system.switch_cpus02.itb.fetch_misses             219                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses      52305987                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles               54476676                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts          53541873                       # Number of instructions committed
system.switch_cpus02.committedOps            53541873                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses     51245865                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses       280850                       # Number of float alu accesses
system.switch_cpus02.num_func_calls            751013                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts      6840030                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts           51245865                       # number of integer instructions
system.switch_cpus02.num_fp_insts              280850                       # number of float instructions
system.switch_cpus02.num_int_register_reads     71900173                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes     39325963                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads       267303                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes       177083                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs            15114136                       # number of memory refs
system.switch_cpus02.num_load_insts          10536895                       # Number of load instructions
system.switch_cpus02.num_store_insts          4577241                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     522081.575831                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     53954594.424169                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.990416                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.009584                       # Percentage of idle cycles
system.switch_cpus02.Branches                 8941048                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass       888580      1.66%      1.66% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu        37305675     69.68%     71.33% # Class of executed instruction
system.switch_cpus02.op_class::IntMult          27781      0.05%     71.39% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     71.39% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd         65934      0.12%     71.51% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     71.51% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt         57311      0.11%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            1      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             3      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     71.62% # Class of executed instruction
system.switch_cpus02.op_class::MemRead       10552986     19.71%     91.33% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite       4577632      8.55%     99.88% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess        66375      0.12%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total         53542278                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits              12695                       # DTB read hits
system.switch_cpus03.dtb.read_misses                2                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses             18                       # DTB read accesses
system.switch_cpus03.dtb.write_hits              8209                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits              20904                       # DTB hits
system.switch_cpus03.dtb.data_misses                2                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses             18                       # DTB accesses
system.switch_cpus03.itb.fetch_hits              6622                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses          6622                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles               54461617                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts             60962                       # Number of instructions committed
system.switch_cpus03.committedOps               60962                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses        58505                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          141                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              2602                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts         4795                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts              58505                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 141                       # number of float instructions
system.switch_cpus03.num_int_register_reads        79929                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes        44771                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs               20962                       # number of memory refs
system.switch_cpus03.num_load_insts             12714                       # Number of load instructions
system.switch_cpus03.num_store_insts             8248                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     54400233.926979                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     61383.073021                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.001127                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.998873                       # Percentage of idle cycles
system.switch_cpus03.Branches                    8490                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass          461      0.76%      0.76% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu           36754     60.29%     61.04% # Class of executed instruction
system.switch_cpus03.op_class::IntMult            191      0.31%     61.36% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     61.36% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            11      0.02%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus03.op_class::MemRead          13023     21.36%     82.74% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite          8252     13.54%     96.27% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess         2272      3.73%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total            60964                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              14232                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.write_hits              6982                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              21214                       # DTB hits
system.switch_cpus04.dtb.data_misses                0                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus04.itb.fetch_hits              7411                       # ITB hits
system.switch_cpus04.itb.fetch_misses               0                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses          7411                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles               54461528                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts             66878                       # Number of instructions committed
system.switch_cpus04.committedOps               66878                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses        64396                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              2646                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts         5247                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts              64396                       # number of integer instructions
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_int_register_reads        88690                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes        51528                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               21243                       # number of memory refs
system.switch_cpus04.num_load_insts             14232                       # Number of load instructions
system.switch_cpus04.num_store_insts             7011                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     54394183.128873                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     67344.871127                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.001237                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.998763                       # Percentage of idle cycles
system.switch_cpus04.Branches                    9194                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass          269      0.40%      0.40% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           42238     63.16%     63.56% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            234      0.35%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     63.91% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          14457     21.62%     85.53% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite          7011     10.48%     96.01% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         2669      3.99%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total            66878                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              12641                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits              6068                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              18709                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits              5971                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses          5971                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles               54461443                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts             58984                       # Number of instructions committed
system.switch_cpus05.committedOps               58984                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses        56873                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2346                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts         4829                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts              56873                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads        78305                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes        45376                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               18738                       # number of memory refs
system.switch_cpus05.num_load_insts             12641                       # Number of load instructions
system.switch_cpus05.num_store_insts             6097                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     54402050.777518                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     59392.222482                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.001091                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.998909                       # Percentage of idle cycles
system.switch_cpus05.Branches                    8292                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass          269      0.46%      0.46% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           37520     63.61%     64.07% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            230      0.39%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          12839     21.77%     86.22% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite          6097     10.34%     96.56% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         2029      3.44%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total            58984                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits               9711                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits              5326                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits              15037                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits              6727                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses          6727                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles               54461358                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts             43295                       # Number of instructions committed
system.switch_cpus06.committedOps               43295                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses        41242                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              1816                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts         2980                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts              41242                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads        55799                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes        32671                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs               15066                       # number of memory refs
system.switch_cpus06.num_load_insts              9711                       # Number of load instructions
system.switch_cpus06.num_store_insts             5355                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     54417771.198417                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     43586.801583                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000800                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999200                       # Percentage of idle cycles
system.switch_cpus06.Branches                    5768                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass          252      0.58%      0.58% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu           25250     58.32%     58.90% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            144      0.33%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus06.op_class::MemRead           9929     22.93%     82.17% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite          5355     12.37%     94.54% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         2365      5.46%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total            43295                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits              12731                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits              6075                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits              18806                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits              5971                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses          5971                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles               54461165                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts             59192                       # Number of instructions committed
system.switch_cpus07.committedOps               59192                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses        57074                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls              2346                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts         4926                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts              57074                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads        78513                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes        45480                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs               18835                       # number of memory refs
system.switch_cpus07.num_load_insts             12731                       # Number of load instructions
system.switch_cpus07.num_store_insts             6104                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     54401563.539186                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     59601.460814                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.001094                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.998906                       # Percentage of idle cycles
system.switch_cpus07.Branches                    8396                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass          269      0.45%      0.45% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu           37631     63.57%     64.03% # Class of executed instruction
system.switch_cpus07.op_class::IntMult            230      0.39%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus07.op_class::MemRead          12929     21.84%     86.26% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite          6104     10.31%     96.57% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess         2029      3.43%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total            59192                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits              69800                       # DTB read hits
system.switch_cpus08.dtb.read_misses              130                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses          28768                       # DTB read accesses
system.switch_cpus08.dtb.write_hits             47340                       # DTB write hits
system.switch_cpus08.dtb.write_misses              18                       # DTB write misses
system.switch_cpus08.dtb.write_acv                 10                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses         16581                       # DTB write accesses
system.switch_cpus08.dtb.data_hits             117140                       # DTB hits
system.switch_cpus08.dtb.data_misses              148                       # DTB misses
system.switch_cpus08.dtb.data_acv                  10                       # DTB access violations
system.switch_cpus08.dtb.data_accesses          45349                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            138000                       # ITB hits
system.switch_cpus08.itb.fetch_misses             121                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        138121                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles               54045617                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts            326872                       # Number of instructions committed
system.switch_cpus08.committedOps              326872                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       316248                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          349                       # Number of float alu accesses
system.switch_cpus08.num_func_calls              9289                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts        34150                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             316248                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 349                       # number of float instructions
system.switch_cpus08.num_int_register_reads       433393                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       231086                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          184                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs              117500                       # number of memory refs
system.switch_cpus08.num_load_insts             70060                       # Number of load instructions
system.switch_cpus08.num_store_insts            47440                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     53718585.172510                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     327031.827490                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.006051                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.993949                       # Percentage of idle cycles
system.switch_cpus08.Branches                   46650                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         4886      1.49%      1.49% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          196550     60.10%     61.60% # Class of executed instruction
system.switch_cpus08.op_class::IntMult            416      0.13%     61.72% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     61.72% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            46      0.01%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             3      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus08.op_class::MemRead          71273     21.79%     83.53% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite         47721     14.59%     98.12% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess         6135      1.88%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total           327030                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              35424                       # DTB read hits
system.switch_cpus09.dtb.read_misses              326                       # DTB read misses
system.switch_cpus09.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           1883                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             20386                       # DTB write hits
system.switch_cpus09.dtb.write_misses              39                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses           922                       # DTB write accesses
system.switch_cpus09.dtb.data_hits              55810                       # DTB hits
system.switch_cpus09.dtb.data_misses              365                       # DTB misses
system.switch_cpus09.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           2805                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             29780                       # ITB hits
system.switch_cpus09.itb.fetch_misses             125                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         29905                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles               54461192                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            188930                       # Number of instructions committed
system.switch_cpus09.committedOps              188930                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       181602                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          239                       # Number of float alu accesses
system.switch_cpus09.num_func_calls              4772                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        21814                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             181602                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 239                       # number of float instructions
system.switch_cpus09.num_int_register_reads       241085                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       137754                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs               56938                       # number of memory refs
system.switch_cpus09.num_load_insts             36303                       # Number of load instructions
system.switch_cpus09.num_store_insts            20635                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     54270380.190480                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     190811.809520                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.003504                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.996496                       # Percentage of idle cycles
system.switch_cpus09.Branches                   28608                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         3042      1.61%      1.61% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu          119125     62.92%     64.53% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            289      0.15%     64.68% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     64.68% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            32      0.02%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             3      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          37566     19.84%     84.54% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         20657     10.91%     95.46% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess         8602      4.54%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           189316                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits              12848                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits              6084                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits              18932                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits              5971                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses          5971                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles               54461103                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts             59462                       # Number of instructions committed
system.switch_cpus10.committedOps               59462                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses        57335                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls              2346                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts         5052                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts              57335                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads        78783                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes        45615                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs               18961                       # number of memory refs
system.switch_cpus10.num_load_insts             12848                       # Number of load instructions
system.switch_cpus10.num_store_insts             6113                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     54401229.606360                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     59873.393640                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001099                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998901                       # Percentage of idle cycles
system.switch_cpus10.Branches                    8531                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass          269      0.45%      0.45% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu           37775     63.53%     63.98% # Class of executed instruction
system.switch_cpus10.op_class::IntMult            230      0.39%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     64.37% # Class of executed instruction
system.switch_cpus10.op_class::MemRead          13046     21.94%     86.31% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite          6113     10.28%     96.59% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess         2029      3.41%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total            59462                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits              12887                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits              6087                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits              18974                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits              5971                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses          5971                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles               54461018                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts             59552                       # Number of instructions committed
system.switch_cpus11.committedOps               59552                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses        57422                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls              2346                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts         5094                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts              57422                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads        78873                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes        45660                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs               19003                       # number of memory refs
system.switch_cpus11.num_load_insts             12887                       # Number of load instructions
system.switch_cpus11.num_store_insts             6116                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     54401054.033056                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     59963.966944                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001101                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998899                       # Percentage of idle cycles
system.switch_cpus11.Branches                    8576                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass          269      0.45%      0.45% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu           37823     63.51%     63.96% # Class of executed instruction
system.switch_cpus11.op_class::IntMult            230      0.39%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     64.35% # Class of executed instruction
system.switch_cpus11.op_class::MemRead          13085     21.97%     86.32% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite          6116     10.27%     96.59% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess         2029      3.41%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total            59552                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits              12926                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits              6090                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits              19016                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits              5971                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses          5971                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles               54460933                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts             59642                       # Number of instructions committed
system.switch_cpus12.committedOps               59642                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses        57509                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls              2346                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts         5136                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts              57509                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads        78963                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes        45705                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs               19045                       # number of memory refs
system.switch_cpus12.num_load_insts             12926                       # Number of load instructions
system.switch_cpus12.num_store_insts             6119                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     54400878.460035                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     60054.539965                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001103                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998897                       # Percentage of idle cycles
system.switch_cpus12.Branches                    8621                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass          269      0.45%      0.45% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu           37871     63.50%     63.95% # Class of executed instruction
system.switch_cpus12.op_class::IntMult            230      0.39%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus12.op_class::MemRead          13124     22.00%     86.34% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite          6119     10.26%     96.60% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess         2029      3.40%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total            59642                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits              12965                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits              6093                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits              19058                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits              5971                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses          5971                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles               54460848                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts             59732                       # Number of instructions committed
system.switch_cpus13.committedOps               59732                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses        57596                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls              2346                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts         5178                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts              57596                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads        79053                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes        45750                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs               19087                       # number of memory refs
system.switch_cpus13.num_load_insts             12965                       # Number of load instructions
system.switch_cpus13.num_store_insts             6122                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     54400702.887297                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     60145.112703                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001104                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998896                       # Percentage of idle cycles
system.switch_cpus13.Branches                    8666                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass          269      0.45%      0.45% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu           37919     63.48%     63.93% # Class of executed instruction
system.switch_cpus13.op_class::IntMult            230      0.39%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus13.op_class::MemRead          13163     22.04%     86.35% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite          6122     10.25%     96.60% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess         2029      3.40%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total            59732                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits              13004                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits              6096                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits              19100                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits              5971                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses          5971                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles               54460763                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts             59822                       # Number of instructions committed
system.switch_cpus14.committedOps               59822                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses        57683                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls              2346                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts         5220                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts              57683                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads        79143                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes        45795                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs               19129                       # number of memory refs
system.switch_cpus14.num_load_insts             13004                       # Number of load instructions
system.switch_cpus14.num_store_insts             6125                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     54400527.314842                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     60235.685158                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001106                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998894                       # Percentage of idle cycles
system.switch_cpus14.Branches                    8711                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass          269      0.45%      0.45% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu           37967     63.47%     63.92% # Class of executed instruction
system.switch_cpus14.op_class::IntMult            230      0.38%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus14.op_class::MemRead          13202     22.07%     86.37% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite          6125     10.24%     96.61% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess         2029      3.39%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total            59822                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits              13336                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits              6251                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits              19587                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits              6205                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses          6205                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles               54460588                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts             61260                       # Number of instructions committed
system.switch_cpus15.committedOps               61260                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses        59061                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls              2394                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts         5370                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts              59061                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads        80961                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes        46867                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs               19616                       # number of memory refs
system.switch_cpus15.num_load_insts             13336                       # Number of load instructions
system.switch_cpus15.num_store_insts             6280                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     54398903.866636                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     61684.133364                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001133                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998867                       # Percentage of idle cycles
system.switch_cpus15.Branches                    8947                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass          257      0.42%      0.42% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu           38818     63.37%     63.79% # Class of executed instruction
system.switch_cpus15.op_class::IntMult            230      0.38%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     64.16% # Class of executed instruction
system.switch_cpus15.op_class::MemRead          13541     22.10%     86.27% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite          6281     10.25%     96.52% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess         2133      3.48%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total            61260                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       546324                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       245009                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        63568                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6587                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2700                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3887                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                950                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            247955                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1383                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1383                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        39555                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       181516                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16946                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             682                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           417                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1099                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            27226                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           27226                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        202554                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        44451                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         3780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         1099                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side       566302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       161830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         2173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side          856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         7901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side        17097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         4597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         7755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                793343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        30528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side        38637                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        10944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        31976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side     23824128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      5742982                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        92032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        68100                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        17024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        50600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        12352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        35112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        18880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        24232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        21440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        39400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       310784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side       602480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       176000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side       260804                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        11072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        39784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        10944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        37288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        10944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        37736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        10944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        38440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        11008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        38760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        11456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        40616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31707427                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           64664                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           613321                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.703398                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.568381                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 535964     87.39%     87.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16517      2.69%     90.08% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  12340      2.01%     92.09% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  14109      2.30%     94.39% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   4838      0.79%     95.18% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   3265      0.53%     95.71% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   2141      0.35%     96.06% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   2281      0.37%     96.43% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1644      0.27%     96.70% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   1361      0.22%     96.92% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  2280      0.37%     97.30% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  1248      0.20%     97.50% # Request fanout histogram
system.tol2bus.snoop_fanout::12                  1425      0.23%     97.73% # Request fanout histogram
system.tol2bus.snoop_fanout::13                  1351      0.22%     97.95% # Request fanout histogram
system.tol2bus.snoop_fanout::14                  1668      0.27%     98.22% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 10773      1.76%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   116      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             613321                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.027066                       # Number of seconds simulated
sim_ticks                                 27065505000                       # Number of ticks simulated
final_tick                               2321995492000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1801247                       # Simulator instruction rate (inst/s)
host_op_rate                                  1801247                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44455490                       # Simulator tick rate (ticks/s)
host_mem_usage                                 834856                       # Number of bytes of host memory used
host_seconds                                   608.82                       # Real time elapsed on the host
sim_insts                                  1096639826                       # Number of instructions simulated
sim_ops                                    1096639826                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data        15808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data        15168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst        78848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data       479168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst        19392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data        22016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data        17024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst         1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data        18368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst        27264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data        29888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data        16256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data        12544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data        16704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data        13056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data        12480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.inst          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data        14016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.inst          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data        15104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data        13952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst         1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data        17088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             869056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst        78848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst        19392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst        27264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus10.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus11.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus12.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus13.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        140416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       499264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          499264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data          247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data          237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst         1232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data         7487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst          303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data          344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data          266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data          287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst          426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data          467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data          254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data          196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data          261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data          204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data          195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data          219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data          236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data          218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data          267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          7801                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7801                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst        80398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data       584064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst        40199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data       560418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst      2913228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data     17704011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst       716484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data       813434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst       122961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data       628993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst        63845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data       678650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst      1007334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data      1104284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst        16552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data       600617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst        28376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data       463468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst        35470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data       617169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.inst        14188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data       482385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.inst         9459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data       461104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.inst        26011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data       517855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.inst        30740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data       558054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst        33105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data       515490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst        49657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data       631357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              32109358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst        80398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst        40199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst      2913228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst       716484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst       122961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst        63845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst      1007334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst        16552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst        28376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst        35470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus10.inst        14188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus11.inst         9459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus12.inst        26011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus13.inst        30740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst        33105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst        49657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5188006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        18446506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18446506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        18446506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst        80398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data       584064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst        40199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data       560418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst      2913228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data     17704011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst       716484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data       813434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst       122961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data       628993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst        63845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data       678650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst      1007334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data      1104284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst        16552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data       600617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst        28376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data       463468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst        35470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data       617169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.inst        14188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data       482385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.inst         9459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data       461104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.inst        26011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data       517855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.inst        30740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data       558054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst        33105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data       515490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst        49657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data       631357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             50555864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                   461756                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                 153872     49.95%     49.95% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    39      0.01%     49.96% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    30      0.01%     49.98% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                154099     50.02%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total             308067                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                  153872     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     39      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     27      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     30      0.01%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                 153849     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total              307817                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            23068779000     85.31%     85.31% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2925000      0.01%     85.32% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               1323000      0.00%     85.33% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               4756000      0.02%     85.35% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31            3962186000     14.65%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        27039969000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.998378                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.999188                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu00.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu00.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total               153601                       # number of syscalls executed
system.cpu00.kern.callpal::swpctx                   5      0.00%      0.00% # number of callpals executed
system.cpu00.kern.callpal::swpipl              154271     33.42%     33.42% # number of callpals executed
system.cpu00.kern.callpal::rdps                    55      0.01%     33.43% # number of callpals executed
system.cpu00.kern.callpal::rti                 153700     33.29%     66.73% # number of callpals executed
system.cpu00.kern.callpal::callsys             153602     33.27%    100.00% # number of callpals executed
system.cpu00.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total               461636                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel          153703                       # number of protection mode switches
system.cpu00.kern.mode_switch::user            153625                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel            153625                      
system.cpu00.kern.mode_good::user              153625                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.999493                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.999746                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel      49623885500     78.95%     78.95% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user        13232325000     21.05%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      5                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements           94978                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         460.419967                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           2459775                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           94978                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           25.898366                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   250.071872                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   210.348095                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.488422                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.410836                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.899258                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses        34426125                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses       34426125                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data     10142959                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      10142959                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data      6925746                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      6925746                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          566                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          566                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          456                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data     17068705                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       17068705                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data     17068705                       # number of overall hits
system.cpu00.dcache.overall_hits::total      17068705                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data        93962                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        93962                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data         1509                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         1509                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           54                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           54                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data          114                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data        95471                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        95471                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data        95471                       # number of overall misses
system.cpu00.dcache.overall_misses::total        95471                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data     10236921                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     10236921                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data      6927255                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      6927255                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          570                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          570                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data     17164176                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     17164176                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data     17164176                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     17164176                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.009179                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.009179                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.000218                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.000218                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.087097                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.087097                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.200000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.200000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.005562                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.005562                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.005562                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.005562                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         1302                       # number of writebacks
system.cpu00.dcache.writebacks::total            1302                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            1297                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs          20647912                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            1297                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs        15919.747109                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   324.221534                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   187.778466                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.633245                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.366755                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          228                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses       107667027                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses      107667027                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst     53831568                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total      53831568                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst     53831568                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total       53831568                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst     53831568                       # number of overall hits
system.cpu00.icache.overall_hits::total      53831568                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst         1297                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         1297                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst         1297                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         1297                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst         1297                       # number of overall misses
system.cpu00.icache.overall_misses::total         1297                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst     53832865                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total     53832865                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst     53832865                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total     53832865                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst     53832865                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total     53832865                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000024                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000024                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000024                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         1297                       # number of writebacks
system.cpu00.icache.writebacks::total            1297                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                   461418                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                 153747     49.96%     49.96% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                153929     50.02%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total             307732                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                  153747     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                 153725     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total              307528                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            23120786500     85.43%     85.43% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               1323000      0.00%     85.44% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               4629500      0.02%     85.46% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31            3936042500     14.54%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        27062781500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.998675                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.999337                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu01.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu01.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total               153601                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu01.kern.callpal::swpctx                   2      0.00%      0.00% # number of callpals executed
system.cpu01.kern.callpal::swpipl              154018     33.39%     33.39% # number of callpals executed
system.cpu01.kern.callpal::rdps                    54      0.01%     33.40% # number of callpals executed
system.cpu01.kern.callpal::rti                 153658     33.31%     66.70% # number of callpals executed
system.cpu01.kern.callpal::callsys             153602     33.29%    100.00% # number of callpals executed
system.cpu01.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total               461338                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel          153640                       # number of protection mode switches
system.cpu01.kern.mode_switch::user            153627                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                20                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel            153628                      
system.cpu01.kern.mode_good::user              153627                      
system.cpu01.kern.mode_good::idle                   1                      
system.cpu01.kern.mode_switch_good::kernel     0.999922                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.050000                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.999899                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel      13645077000     20.62%     20.62% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user        13242735000     20.02%     40.64% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle        39271626000     59.36%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements           88741                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         390.033910                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           2598100                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           88741                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           29.277335                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   212.177312                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   177.856598                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.414409                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.347376                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.761785                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses        34377906                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses       34377906                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data     10136530                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total      10136530                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data      6918065                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      6918065                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data          201                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          201                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data          157                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          157                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data     17054595                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total       17054595                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data     17054595                       # number of overall hits
system.cpu01.dcache.overall_hits::total      17054595                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data        87818                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        87818                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data         1420                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1420                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data           53                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           53                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data           85                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           85                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data        89238                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        89238                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data        89238                       # number of overall misses
system.cpu01.dcache.overall_misses::total        89238                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data     10224348                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total     10224348                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data      6919485                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      6919485                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data          254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data          242                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          242                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data     17143833                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total     17143833                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data     17143833                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total     17143833                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.008589                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.008589                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.000205                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.000205                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.208661                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.208661                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.351240                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.351240                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.005205                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.005205                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.005205                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.005205                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks         1407                       # number of writebacks
system.cpu01.dcache.writebacks::total            1407                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             982                       # number of replacements
system.cpu01.icache.tags.tagsinuse         504.813991                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs          19623484                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             982                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs        19983.181263                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   361.051463                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   143.762528                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.705179                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.280786                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.985965                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1          248                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          252                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses       107567281                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses      107567281                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst     53782151                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total      53782151                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst     53782151                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total       53782151                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst     53782151                       # number of overall hits
system.cpu01.icache.overall_hits::total      53782151                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst          993                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          993                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst          993                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          993                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst          993                       # number of overall misses
system.cpu01.icache.overall_misses::total          993                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst     53783144                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total     53783144                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst     53783144                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total     53783144                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst     53783144                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total     53783144                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.000018                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.000018                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          982                       # number of writebacks
system.cpu01.icache.writebacks::total             982                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                   444458                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                 146969     49.96%     49.96% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    15      0.01%     49.97% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                147163     50.03%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total             294174                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                  146969     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     15      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                 146957     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total              293968                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            23248868000     85.90%     85.90% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               1323000      0.00%     85.90% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               1984500      0.01%     85.91% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            3813236000     14.09%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        27065411500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.998600                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.999300                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu02.kern.syscall::71                      16      0.01%      0.01% # number of syscalls executed
system.cpu02.kern.syscall::73                      11      0.01%      0.02% # number of syscalls executed
system.cpu02.kern.syscall::74                      16      0.01%      0.03% # number of syscalls executed
system.cpu02.kern.syscall::256                  48800     33.32%     33.35% # number of syscalls executed
system.cpu02.kern.syscall::257                  97600     66.65%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total               146444                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                 378      0.09%      0.09% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  53      0.01%      0.10% # number of callpals executed
system.cpu02.kern.callpal::swpipl              147606     33.27%     33.36% # number of callpals executed
system.cpu02.kern.callpal::rdps                    78      0.02%     33.38% # number of callpals executed
system.cpu02.kern.callpal::rti                 146527     33.02%     66.41% # number of callpals executed
system.cpu02.kern.callpal::callsys             146469     33.01%     99.42% # number of callpals executed
system.cpu02.kern.callpal::rdunique              2579      0.58%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               443690                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel          146580                       # number of protection mode switches
system.cpu02.kern.mode_switch::user            146506                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel            146506                      
system.cpu02.kern.mode_good::user              146506                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.999495                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.999748                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      13966861000     51.60%     51.60% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        13098550500     48.40%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements          101364                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         491.443256                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs          16322626                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          101364                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          161.029813                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   491.443256                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.959850                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.959850                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          251                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        33550515                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       33550515                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data      9889469                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       9889469                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data      6727956                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      6727956                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data         1047                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         1047                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data         1281                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         1281                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data     16617425                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total       16617425                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data     16617425                       # number of overall hits
system.cpu02.dcache.overall_hits::total      16617425                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data        95196                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        95196                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data         7411                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         7411                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data          802                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          802                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          557                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          557                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data       102607                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       102607                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data       102607                       # number of overall misses
system.cpu02.dcache.overall_misses::total       102607                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data      9984665                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      9984665                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data      6735367                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      6735367                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data         1849                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         1849                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data         1838                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         1838                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data     16720032                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total     16720032                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data     16720032                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total     16720032                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.009534                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.009534                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.001100                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.001100                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.433748                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.433748                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.303047                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.303047                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.006137                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.006137                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.006137                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.006137                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks         9317                       # number of writebacks
system.cpu02.dcache.writebacks::total            9317                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           10117                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs          40385956                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           10117                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         3991.890481                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          109                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses       105512209                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses      105512209                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst     52740929                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total      52740929                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst     52740929                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total       52740929                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst     52740929                       # number of overall hits
system.cpu02.icache.overall_hits::total      52740929                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        10117                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        10117                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        10117                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        10117                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        10117                       # number of overall misses
system.cpu02.icache.overall_misses::total        10117                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst     52751046                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total     52751046                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst     52751046                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total     52751046                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst     52751046                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total     52751046                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000192                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000192                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000192                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000192                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000192                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000192                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        10117                       # number of writebacks
system.cpu02.icache.writebacks::total           10117                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                   461835                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                 153761     49.96%     49.96% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    28      0.01%     49.98% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                153949     50.02%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total             307765                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                  153761     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     28      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                 153741     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total              307557                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            23096916500     85.39%     85.39% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               1323000      0.00%     85.40% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               5364500      0.02%     85.42% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31            3943892000     14.58%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        27047496000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.998649                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.999324                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu03.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu03.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total               153601                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                  47      0.01%      0.01% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  32      0.01%      0.02% # number of callpals executed
system.cpu03.kern.callpal::swpipl              154052     33.38%     33.40% # number of callpals executed
system.cpu03.kern.callpal::rdps                    57      0.01%     33.41% # number of callpals executed
system.cpu03.kern.callpal::rti                 153659     33.30%     66.71% # number of callpals executed
system.cpu03.kern.callpal::callsys             153602     33.29%    100.00% # number of callpals executed
system.cpu03.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total               461452                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel          153691                       # number of protection mode switches
system.cpu03.kern.mode_switch::user            153629                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel            153629                      
system.cpu03.kern.mode_good::user              153629                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.999597                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.999798                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      41653780500     75.89%     75.89% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user        13233915500     24.11%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     32                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements           83240                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         446.707603                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           2868750                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           83240                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           34.463599                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    45.434432                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   401.273172                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.088739                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.783737                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.872476                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          279                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses        34384079                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses       34384079                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data     10145896                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total      10145896                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data      6919497                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total      6919497                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data          195                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          195                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data          183                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          183                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data     17065393                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total       17065393                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data     17065393                       # number of overall hits
system.cpu03.dcache.overall_hits::total      17065393                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data        82245                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        82245                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data         1727                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         1727                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data          141                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          141                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data          148                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data        83972                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        83972                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data        83972                       # number of overall misses
system.cpu03.dcache.overall_misses::total        83972                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data     10228141                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total     10228141                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data      6921224                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      6921224                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data          336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data          331                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          331                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data     17149365                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total     17149365                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data     17149365                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total     17149365                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.008041                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.008041                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.000250                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.000250                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.419643                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.419643                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.447130                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.447130                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.004897                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.004897                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.004897                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.004897                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         1391                       # number of writebacks
system.cpu03.dcache.writebacks::total            1391                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1496                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs          17214808                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1496                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs        11507.224599                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    18.043996                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   493.956004                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.035242                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.964758                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          273                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses       107590120                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses      107590120                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst     53792816                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total      53792816                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst     53792816                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total       53792816                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst     53792816                       # number of overall hits
system.cpu03.icache.overall_hits::total      53792816                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1496                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1496                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1496                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1496                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1496                       # number of overall misses
system.cpu03.icache.overall_misses::total         1496                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst     53794312                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total     53794312                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst     53794312                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total     53794312                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst     53794312                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total     53794312                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.000028                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.000028                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1496                       # number of writebacks
system.cpu03.icache.writebacks::total            1496                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                   461419                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                 153746     49.96%     49.96% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                153922     50.02%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total             307724                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                  153746     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                 153724     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total              307526                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            23104585500     85.42%     85.42% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               1323000      0.00%     85.43% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               5157000      0.02%     85.45% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31            3936473000     14.55%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        27047538500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.998714                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.999357                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu04.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total               153601                       # number of syscalls executed
system.cpu04.kern.callpal::swpctx                  11      0.00%      0.00% # number of callpals executed
system.cpu04.kern.callpal::swpipl              154010     33.38%     33.39% # number of callpals executed
system.cpu04.kern.callpal::rdps                    54      0.01%     33.40% # number of callpals executed
system.cpu04.kern.callpal::rti                 153658     33.31%     66.70% # number of callpals executed
system.cpu04.kern.callpal::callsys             153602     33.29%    100.00% # number of callpals executed
system.cpu04.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total               461338                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel          153669                       # number of protection mode switches
system.cpu04.kern.mode_switch::user            153625                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel            153625                      
system.cpu04.kern.mode_good::user              153625                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.999714                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.999857                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      41333340000     75.75%     75.75% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user        13233633000     24.25%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements          106289                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         433.783178                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs          10029300                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          106289                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           94.358777                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   433.783178                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.847233                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.847233                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          278                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses        34396285                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses       34396285                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data     10127383                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total      10127383                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data      6909713                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      6909713                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          194                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          194                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          159                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          159                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data     17037096                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total       17037096                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data     17037096                       # number of overall hits
system.cpu04.dcache.overall_hits::total      17037096                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data        97221                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        97221                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         9806                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         9806                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data           61                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           78                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           78                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data       107027                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       107027                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data       107027                       # number of overall misses
system.cpu04.dcache.overall_misses::total       107027                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data     10224604                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total     10224604                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data      6919519                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      6919519                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          237                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          237                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data     17144123                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total     17144123                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data     17144123                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total     17144123                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.009509                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.009509                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.001417                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.001417                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.239216                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.239216                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.329114                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.329114                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.006243                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.006243                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.006243                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.006243                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         9444                       # number of writebacks
system.cpu04.dcache.writebacks::total            9444                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             995                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs          16730432                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             995                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs        16814.504523                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst            1                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst          511                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.001953                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.998047                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          237                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses       107533969                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses      107533969                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst     53765492                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total      53765492                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst     53765492                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total       53765492                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst     53765492                       # number of overall hits
system.cpu04.icache.overall_hits::total      53765492                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst          995                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          995                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst          995                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          995                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst          995                       # number of overall misses
system.cpu04.icache.overall_misses::total          995                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst     53766487                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total     53766487                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst     53766487                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total     53766487                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst     53766487                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total     53766487                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.000019                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.000019                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          995                       # number of writebacks
system.cpu04.icache.writebacks::total             995                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     15                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                   461441                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                 153749     49.96%     49.96% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                153935     50.02%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total             307740                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                  153749     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                 153731     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total              307536                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            23104082500     85.42%     85.42% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               1323000      0.00%     85.43% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               4952000      0.02%     85.44% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31            3937223500     14.56%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        27047581000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.998675                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.999337                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu05.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total               153601                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  11      0.00%      0.00% # number of callpals executed
system.cpu05.kern.callpal::swpipl              154026     33.39%     33.39% # number of callpals executed
system.cpu05.kern.callpal::rdps                    54      0.01%     33.40% # number of callpals executed
system.cpu05.kern.callpal::rti                 153658     33.31%     66.71% # number of callpals executed
system.cpu05.kern.callpal::callsys             153602     33.29%    100.00% # number of callpals executed
system.cpu05.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total               461355                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel          153669                       # number of protection mode switches
system.cpu05.kern.mode_switch::user            153623                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel            153623                      
system.cpu05.kern.mode_good::user              153623                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.999701                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.999850                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel      41303115000     75.72%     75.72% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user        13241463000     24.28%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements           94932                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         467.282881                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           6180503                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           94932                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           65.104527                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   467.282881                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.912662                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.912662                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          298                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses        34385920                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses       34385920                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data     10132707                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total      10132707                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data      6916707                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total      6916707                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          191                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          191                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          158                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data     17049414                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total       17049414                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data     17049414                       # number of overall hits
system.cpu05.dcache.overall_hits::total      17049414                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data        92328                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        92328                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data         3033                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         3033                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           61                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           85                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           85                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data        95361                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        95361                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data        95361                       # number of overall misses
system.cpu05.dcache.overall_misses::total        95361                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data     10225035                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total     10225035                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data      6919740                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      6919740                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          243                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          243                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data     17144775                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total     17144775                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data     17144775                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total     17144775                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.009030                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.009030                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.000438                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.000438                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.242063                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.242063                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.349794                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.349794                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.005562                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.005562                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.005562                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.005562                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks         4616                       # number of writebacks
system.cpu05.dcache.writebacks::total            4616                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1088                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs          17218307                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1088                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs        15825.649816                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    69.344505                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   442.655495                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.135438                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.864562                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          270                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses       107569492                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses      107569492                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst     53783114                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total      53783114                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst     53783114                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total       53783114                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst     53783114                       # number of overall hits
system.cpu05.icache.overall_hits::total      53783114                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1088                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1088                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1088                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1088                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1088                       # number of overall misses
system.cpu05.icache.overall_misses::total         1088                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst     53784202                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total     53784202                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst     53784202                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total     53784202                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst     53784202                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total     53784202                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000020                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000020                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1088                       # number of writebacks
system.cpu05.icache.writebacks::total            1088                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                     17                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                   442274                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                 146552     49.96%     49.96% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    28      0.01%     49.98% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                146731     50.02%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total             293338                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                  146552     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     28      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                 146531     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total              293138                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            23287155000     86.10%     86.10% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               1323000      0.00%     86.10% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               4858000      0.02%     86.12% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31            3754287500     13.88%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        27047623500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.998637                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.999318                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu06.kern.syscall::256                  48800     33.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::257                  97600     66.67%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total               146401                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  16      0.00%      0.00% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  12      0.00%      0.01% # number of callpals executed
system.cpu06.kern.callpal::swpipl              146824     33.21%     33.21% # number of callpals executed
system.cpu06.kern.callpal::rdps                    56      0.01%     33.22% # number of callpals executed
system.cpu06.kern.callpal::rti                 146459     33.12%     66.35% # number of callpals executed
system.cpu06.kern.callpal::callsys             146402     33.11%     99.46% # number of callpals executed
system.cpu06.kern.callpal::rdunique              2403      0.54%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total               442172                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel          146471                       # number of protection mode switches
system.cpu06.kern.mode_switch::user            146427                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel            146427                      
system.cpu06.kern.mode_good::user              146427                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.999700                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.999850                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel      40361590000     75.53%     75.53% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user        13079583500     24.47%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements          100700                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         403.040723                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           5107386                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          100700                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           50.718828                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   403.040723                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.787189                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.787189                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          259                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses        33229251                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses       33229251                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data      9802803                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       9802803                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data      6659419                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total      6659419                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data          197                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          197                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data          171                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          171                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data     16462222                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total       16462222                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data     16462222                       # number of overall hits
system.cpu06.dcache.overall_hits::total      16462222                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data        96443                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        96443                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         4780                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         4780                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data           82                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           82                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data          102                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          102                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data       101223                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       101223                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data       101223                       # number of overall misses
system.cpu06.dcache.overall_misses::total       101223                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data      9899246                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      9899246                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data      6664199                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total      6664199                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data          279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data          273                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          273                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data     16563445                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total     16563445                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data     16563445                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total     16563445                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.009742                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.009742                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.000717                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.000717                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.293907                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.293907                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.373626                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.373626                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.006111                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.006111                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.006111                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.006111                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         4609                       # number of writebacks
system.cpu06.dcache.writebacks::total            4609                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            1362                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs          30200397                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            1362                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs        22173.566079                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          228                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses       104390492                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses      104390492                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst     52193203                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total      52193203                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst     52193203                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total       52193203                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst     52193203                       # number of overall hits
system.cpu06.icache.overall_hits::total      52193203                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         1362                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1362                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         1362                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1362                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         1362                       # number of overall misses
system.cpu06.icache.overall_misses::total         1362                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst     52194565                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total     52194565                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst     52194565                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total     52194565                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst     52194565                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total     52194565                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.000026                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.000026                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         1362                       # number of writebacks
system.cpu06.icache.writebacks::total            1362                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                     17                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                   461434                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                 153749     49.96%     49.96% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                153934     50.02%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total             307739                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                  153749     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                 153729     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total              307534                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            23104490500     85.42%     85.42% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               1323000      0.00%     85.43% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               4984000      0.02%     85.44% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31            3936868500     14.56%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        27047666000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.998668                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.999334                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu07.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu07.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total               153601                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  11      0.00%      0.00% # number of callpals executed
system.cpu07.kern.callpal::swpipl              154025     33.39%     33.39% # number of callpals executed
system.cpu07.kern.callpal::rdps                    54      0.01%     33.40% # number of callpals executed
system.cpu07.kern.callpal::rti                 153658     33.31%     66.71% # number of callpals executed
system.cpu07.kern.callpal::callsys             153602     33.29%    100.00% # number of callpals executed
system.cpu07.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total               461354                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel          153669                       # number of protection mode switches
system.cpu07.kern.mode_switch::user            153630                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel            153630                      
system.cpu07.kern.mode_good::user              153630                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.999746                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.999873                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      40960388500     75.58%     75.58% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user        13233950000     24.42%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements          106117                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         460.591868                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           3537587                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          106117                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           33.336666                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   460.591868                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.899593                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.899593                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          293                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses        34394947                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses       34394947                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data     10123691                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total      10123691                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data      6913427                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total      6913427                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data          193                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data          160                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data     17037118                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total       17037118                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data     17037118                       # number of overall hits
system.cpu07.dcache.overall_hits::total      17037118                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data       100343                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       100343                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data         6224                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         6224                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data           61                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data           83                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           83                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data       106567                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       106567                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data       106567                       # number of overall misses
system.cpu07.dcache.overall_misses::total       106567                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data     10224034                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total     10224034                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data      6919651                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total      6919651                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data          254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data          243                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          243                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data     17143685                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total     17143685                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data     17143685                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total     17143685                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.009814                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.009814                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.000899                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.000899                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.240157                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.240157                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.341564                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.341564                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.006216                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.006216                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.006216                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.006216                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks         6187                       # number of writebacks
system.cpu07.dcache.writebacks::total            6187                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            1070                       # number of replacements
system.cpu07.icache.tags.tagsinuse         506.019693                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs          17217133                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1070                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs        16090.778505                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    80.039213                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   425.980480                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.156327                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.831993                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988320                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          271                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses       107537192                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses      107537192                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst     53766985                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total      53766985                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst     53766985                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total       53766985                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst     53766985                       # number of overall hits
system.cpu07.icache.overall_hits::total      53766985                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst         1074                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1074                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst         1074                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1074                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst         1074                       # number of overall misses
system.cpu07.icache.overall_misses::total         1074                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst     53768059                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total     53768059                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst     53768059                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total     53768059                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst     53768059                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total     53768059                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.000020                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.000020                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         1070                       # number of writebacks
system.cpu07.icache.writebacks::total            1070                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                   461425                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                 153747     49.96%     49.96% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                153927     50.02%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total             307730                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                  153747     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                 153727     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total              307530                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            23104703000     85.42%     85.42% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               1323000      0.00%     85.43% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               4981000      0.02%     85.45% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31            3936701500     14.55%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        27047708500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.998701                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.999350                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu08.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total               153601                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  11      0.00%      0.00% # number of callpals executed
system.cpu08.kern.callpal::swpipl              154016     33.38%     33.39% # number of callpals executed
system.cpu08.kern.callpal::rdps                    54      0.01%     33.40% # number of callpals executed
system.cpu08.kern.callpal::rti                 153658     33.31%     66.70% # number of callpals executed
system.cpu08.kern.callpal::callsys             153602     33.29%    100.00% # number of callpals executed
system.cpu08.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total               461345                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel          153669                       # number of protection mode switches
system.cpu08.kern.mode_switch::user            153629                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel            153629                      
system.cpu08.kern.mode_good::user              153629                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.999740                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.999870                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel      40607223000     75.42%     75.42% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user        13232295000     24.58%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements           97325                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         480.814170                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           3258219                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           97325                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           33.477719                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   480.814170                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.939090                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.939090                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          316                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses        34385321                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses       34385321                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data     10127430                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total      10127430                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data      6918175                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total      6918175                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data          186                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          186                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          156                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          156                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data     17045605                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total       17045605                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data     17045605                       # number of overall hits
system.cpu08.dcache.overall_hits::total      17045605                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data        96294                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        96294                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         1412                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1412                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data           60                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data           86                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           86                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data        97706                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        97706                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data        97706                       # number of overall misses
system.cpu08.dcache.overall_misses::total        97706                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data     10223724                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total     10223724                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data      6919587                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total      6919587                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data          246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data          242                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          242                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data     17143311                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total     17143311                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data     17143311                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total     17143311                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.009419                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.009419                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.000204                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.000204                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.243902                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.243902                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.355372                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.355372                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.005699                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.005699                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.005699                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.005699                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         1333                       # number of writebacks
system.cpu08.dcache.writebacks::total            1333                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            1063                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs          17204091                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            1063                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs        16184.469426                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          219                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses       107528749                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses      107528749                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst     53762780                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total      53762780                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst     53762780                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total       53762780                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst     53762780                       # number of overall hits
system.cpu08.icache.overall_hits::total      53762780                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         1063                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1063                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         1063                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1063                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         1063                       # number of overall misses
system.cpu08.icache.overall_misses::total         1063                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst     53763843                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total     53763843                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst     53763843                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total     53763843                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst     53763843                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total     53763843                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.000020                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.000020                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         1063                       # number of writebacks
system.cpu08.icache.writebacks::total            1063                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                   461430                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                 153749     49.96%     49.96% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                153931     50.02%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total             307736                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                  153749     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                 153727     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total              307532                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            23104563000     85.42%     85.42% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               1323000      0.00%     85.43% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               4984500      0.02%     85.44% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31            3936880500     14.56%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        27047751000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.998675                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.999337                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu09.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total               153601                       # number of syscalls executed
system.cpu09.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  10      0.00%      0.00% # number of callpals executed
system.cpu09.kern.callpal::swpipl              154022     33.39%     33.39% # number of callpals executed
system.cpu09.kern.callpal::rdps                    54      0.01%     33.40% # number of callpals executed
system.cpu09.kern.callpal::rti                 153658     33.31%     66.71% # number of callpals executed
system.cpu09.kern.callpal::callsys             153602     33.29%    100.00% # number of callpals executed
system.cpu09.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total               461350                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel          153668                       # number of protection mode switches
system.cpu09.kern.mode_switch::user            153621                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel            153621                      
system.cpu09.kern.mode_good::user              153621                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.999694                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.999847                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel      40573919500     75.40%     75.40% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user        13235605000     24.60%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     10                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements          100381                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         457.231446                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           2519169                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs          100381                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           25.096074                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   457.231446                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.893030                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.893030                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          289                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses        34384178                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses       34384178                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data     10123641                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total      10123641                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data      6916758                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total      6916758                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          190                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          190                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          159                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          159                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data     17040399                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total       17040399                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data     17040399                       # number of overall hits
system.cpu09.dcache.overall_hits::total      17040399                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data        97865                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        97865                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data         2926                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         2926                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           60                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           84                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           84                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data       100791                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       100791                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data       100791                       # number of overall misses
system.cpu09.dcache.overall_misses::total       100791                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data     10221506                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total     10221506                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data      6919684                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total      6919684                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data          250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data          243                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          243                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data     17141190                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total     17141190                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data     17141190                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total     17141190                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.009574                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.009574                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.000423                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.000423                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.240000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.240000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.345679                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.345679                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.005880                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.005880                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.005880                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.005880                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         2886                       # number of writebacks
system.cpu09.dcache.writebacks::total            2886                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1108                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs          17192021                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1108                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs        15516.264440                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    23.211251                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   488.788749                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.045334                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.954666                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          291                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          221                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses       107544486                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses      107544486                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst     53770581                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total      53770581                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst     53770581                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total       53770581                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst     53770581                       # number of overall hits
system.cpu09.icache.overall_hits::total      53770581                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         1108                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1108                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         1108                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1108                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         1108                       # number of overall misses
system.cpu09.icache.overall_misses::total         1108                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst     53771689                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total     53771689                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst     53771689                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total     53771689                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst     53771689                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total     53771689                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.000021                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.000021                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         1108                       # number of writebacks
system.cpu09.icache.writebacks::total            1108                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                   442225                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                 146547     49.96%     49.96% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                146726     50.02%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total             293329                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                  146547     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                 146526     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total              293129                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            23288311500     86.10%     86.10% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               1323000      0.00%     86.11% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               4994000      0.02%     86.12% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31            3753165000     13.88%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        27047793500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.998637                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.999318                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu10.kern.syscall::256                  48800     33.33%     33.33% # number of syscalls executed
system.cpu10.kern.syscall::257                  97600     66.67%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total               146401                       # number of syscalls executed
system.cpu10.kern.callpal::swpctx                  11      0.00%      0.00% # number of callpals executed
system.cpu10.kern.callpal::swpipl              146815     33.21%     33.21% # number of callpals executed
system.cpu10.kern.callpal::rdps                    54      0.01%     33.22% # number of callpals executed
system.cpu10.kern.callpal::rti                 146458     33.12%     66.34% # number of callpals executed
system.cpu10.kern.callpal::callsys             146402     33.11%     99.46% # number of callpals executed
system.cpu10.kern.callpal::rdunique              2403      0.54%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total               442143                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel          146469                       # number of protection mode switches
system.cpu10.kern.mode_switch::user            146424                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel            146424                      
system.cpu10.kern.mode_good::user              146424                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.999693                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.999846                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     2308020409500     99.44%     99.44% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user        13083486000      0.56%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements           92675                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         421.059797                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           3215751                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           92675                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           34.699228                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   243.099340                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   177.960457                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.474803                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.347579                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.822382                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          260                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses        33219738                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses       33219738                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data      9808511                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       9808511                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data      6661228                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total      6661228                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data          189                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          189                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data          156                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          156                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data     16469739                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total       16469739                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data     16469739                       # number of overall hits
system.cpu10.dcache.overall_hits::total      16469739                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data        91566                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        91566                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data         1524                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         1524                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data           56                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data           83                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           83                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data        93090                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        93090                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data        93090                       # number of overall misses
system.cpu10.dcache.overall_misses::total        93090                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data      9900077                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      9900077                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data      6662752                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total      6662752                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data          239                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          239                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data     16562829                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total     16562829                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data     16562829                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total     16562829                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.009249                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.009249                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.000229                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.000229                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.228571                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.228571                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.347280                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.347280                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.005620                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.005620                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.005620                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.005620                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks         1565                       # number of writebacks
system.cpu10.dcache.writebacks::total            1565                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             960                       # number of replacements
system.cpu10.icache.tags.tagsinuse         479.100562                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs          25533354                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             960                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        26597.243750                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   317.788053                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   161.312509                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.620680                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.315063                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.935743                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          246                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses       104381078                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses      104381078                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst     52188994                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total      52188994                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst     52188994                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total       52188994                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst     52188994                       # number of overall hits
system.cpu10.icache.overall_hits::total      52188994                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst         1030                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1030                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst         1030                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1030                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst         1030                       # number of overall misses
system.cpu10.icache.overall_misses::total         1030                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst     52190024                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total     52190024                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst     52190024                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total     52190024                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst     52190024                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total     52190024                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.000020                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.000020                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          960                       # number of writebacks
system.cpu10.icache.writebacks::total             960                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                   461422                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                 153747     49.96%     49.96% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                153927     50.02%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total             307730                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                  153747     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                 153724     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total              307527                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            23105125000     85.42%     85.42% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               1323000      0.00%     85.43% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               4935000      0.02%     85.45% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31            3936453000     14.55%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        27047836000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.998681                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.999340                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu11.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu11.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total               153601                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu11.kern.callpal::swpctx                   8      0.00%      0.00% # number of callpals executed
system.cpu11.kern.callpal::swpipl              154016     33.38%     33.39% # number of callpals executed
system.cpu11.kern.callpal::rdps                    54      0.01%     33.40% # number of callpals executed
system.cpu11.kern.callpal::rti                 153658     33.31%     66.70% # number of callpals executed
system.cpu11.kern.callpal::callsys             153602     33.29%    100.00% # number of callpals executed
system.cpu11.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total               461342                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel          153666                       # number of protection mode switches
system.cpu11.kern.mode_switch::user            153623                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel            153623                      
system.cpu11.kern.mode_good::user              153623                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.999720                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.999860                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     2308671483500     99.43%     99.43% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user        13238765000      0.57%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      8                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements           83777                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         415.979993                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           3128822                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           83777                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           37.347028                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   241.550088                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   174.429905                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.471778                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.340683                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.812461                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          262                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses        34373062                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses       34373062                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data     10141477                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total      10141477                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data      6918137                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total      6918137                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data          178                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          178                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data          160                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data     17059614                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total       17059614                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data     17059614                       # number of overall hits
system.cpu11.dcache.overall_hits::total      17059614                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data        82801                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        82801                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data         1459                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         1459                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data           86                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           86                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data           82                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           82                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data        84260                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        84260                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data        84260                       # number of overall misses
system.cpu11.dcache.overall_misses::total        84260                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data     10224278                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total     10224278                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data      6919596                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total      6919596                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data          264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data          242                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          242                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data     17143874                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total     17143874                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data     17143874                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total     17143874                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.008098                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.008098                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.000211                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.000211                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.325758                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.325758                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.338843                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.338843                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.004915                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.004915                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.004915                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.004915                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks         1308                       # number of writebacks
system.cpu11.dcache.writebacks::total            1308                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             985                       # number of replacements
system.cpu11.icache.tags.tagsinuse         475.512681                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs          18012173                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             985                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        18286.470051                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   326.265710                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   149.246970                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.637238                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.291498                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.928736                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          219                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses       107555226                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses      107555226                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst     53776032                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total      53776032                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst     53776032                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total       53776032                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst     53776032                       # number of overall hits
system.cpu11.icache.overall_hits::total      53776032                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst         1054                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1054                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst         1054                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1054                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst         1054                       # number of overall misses
system.cpu11.icache.overall_misses::total         1054                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst     53777086                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total     53777086                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst     53777086                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total     53777086                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst     53777086                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total     53777086                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.000020                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.000020                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          985                       # number of writebacks
system.cpu11.icache.writebacks::total             985                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                   461419                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                 153746     49.96%     49.96% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                153925     50.02%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total             307727                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                  153746     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                 153723     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total              307525                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            23105851000     85.43%     85.43% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               1323000      0.00%     85.43% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               4901500      0.02%     85.45% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31            3935803000     14.55%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        27047878500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.998688                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.999344                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu12.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu12.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total               153601                       # number of syscalls executed
system.cpu12.kern.callpal::swpctx                   8      0.00%      0.00% # number of callpals executed
system.cpu12.kern.callpal::swpipl              154013     33.38%     33.39% # number of callpals executed
system.cpu12.kern.callpal::rdps                    54      0.01%     33.40% # number of callpals executed
system.cpu12.kern.callpal::rti                 153658     33.31%     66.70% # number of callpals executed
system.cpu12.kern.callpal::callsys             153602     33.29%    100.00% # number of callpals executed
system.cpu12.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total               461338                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel          153666                       # number of protection mode switches
system.cpu12.kern.mode_switch::user            153626                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel            153626                      
system.cpu12.kern.mode_good::user              153626                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.999740                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.999870                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     2308680993500     99.43%     99.43% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user        13226738000      0.57%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      8                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements          106590                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         426.250347                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs          11107680                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          106590                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs          104.209401                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   255.215723                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   171.034624                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.498468                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.334052                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.832520                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses        34392162                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses       34392162                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data     10125132                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total      10125132                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data      6909912                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total      6909912                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data          193                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data          151                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          151                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data     17035044                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total       17035044                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data     17035044                       # number of overall hits
system.cpu12.dcache.overall_hits::total      17035044                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data        97501                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        97501                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data         9528                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         9528                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data           54                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           54                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data           87                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           87                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data       107029                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       107029                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data       107029                       # number of overall misses
system.cpu12.dcache.overall_misses::total       107029                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data     10222633                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total     10222633                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data      6919440                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total      6919440                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data          247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data          238                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          238                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data     17142073                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total     17142073                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data     17142073                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total     17142073                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.009538                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.009538                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.001377                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.001377                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.218623                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.218623                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.365546                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.365546                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.006244                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.006244                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.006244                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.006244                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         9428                       # number of writebacks
system.cpu12.dcache.writebacks::total            9428                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             917                       # number of replacements
system.cpu12.icache.tags.tagsinuse         475.778781                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs          17424705                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             917                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        19001.859324                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   327.114361                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   148.664420                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.638895                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.290360                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.929255                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses       107503156                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses      107503156                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst     53750102                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total      53750102                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst     53750102                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total       53750102                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst     53750102                       # number of overall hits
system.cpu12.icache.overall_hits::total      53750102                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst          984                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          984                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst          984                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          984                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst          984                       # number of overall misses
system.cpu12.icache.overall_misses::total          984                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst     53751086                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total     53751086                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst     53751086                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total     53751086                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst     53751086                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total     53751086                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.000018                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.000018                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          917                       # number of writebacks
system.cpu12.icache.writebacks::total             917                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                   461421                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                 153747     49.96%     49.96% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                153922     50.02%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total             307725                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                  153747     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                 153723     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total              307526                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            23105569000     85.42%     85.42% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               1323000      0.00%     85.43% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               4844000      0.02%     85.45% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31            3936185000     14.55%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        27047921000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.998707                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.999353                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu13.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu13.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total               153601                       # number of syscalls executed
system.cpu13.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu13.kern.callpal::swpctx                   6      0.00%      0.00% # number of callpals executed
system.cpu13.kern.callpal::swpipl              154011     33.38%     33.39% # number of callpals executed
system.cpu13.kern.callpal::rdps                    54      0.01%     33.40% # number of callpals executed
system.cpu13.kern.callpal::rti                 153658     33.31%     66.70% # number of callpals executed
system.cpu13.kern.callpal::callsys             153602     33.30%    100.00% # number of callpals executed
system.cpu13.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total               461335                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel          153664                       # number of protection mode switches
system.cpu13.kern.mode_switch::user            153624                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel            153624                      
system.cpu13.kern.mode_good::user              153624                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.999740                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.999870                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     2308690997500     99.43%     99.43% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user        13244368000      0.57%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements          106606                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         424.012119                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           8473143                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          106606                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           79.480920                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   261.958163                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   162.053955                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.511637                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.316512                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.828149                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          423                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses        34392645                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses       34392645                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data     10119010                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total      10119010                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data      6916217                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total      6916217                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data          199                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          199                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data          131                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          131                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data     17035227                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total       17035227                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data     17035227                       # number of overall hits
system.cpu13.dcache.overall_hits::total      17035227                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data       103784                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       103784                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data         3291                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         3291                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data           57                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           57                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data          111                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data       107075                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       107075                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data       107075                       # number of overall misses
system.cpu13.dcache.overall_misses::total       107075                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data     10222794                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total     10222794                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data      6919508                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total      6919508                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data          256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data          242                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          242                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data     17142302                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total     17142302                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data     17142302                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total     17142302                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.010152                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.010152                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.000476                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.000476                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.222656                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.222656                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.458678                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.458678                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.006246                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.006246                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.006246                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.006246                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks         5090                       # number of writebacks
system.cpu13.dcache.writebacks::total            5090                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             968                       # number of replacements
system.cpu13.icache.tags.tagsinuse         475.676140                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs          18012453                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             968                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        18607.905992                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   327.191117                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   148.485023                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.639045                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.290010                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.929055                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          221                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses       107574957                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses      107574957                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst     53785923                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total      53785923                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst     53785923                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total       53785923                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst     53785923                       # number of overall hits
system.cpu13.icache.overall_hits::total      53785923                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst         1037                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1037                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst         1037                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1037                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst         1037                       # number of overall misses
system.cpu13.icache.overall_misses::total         1037                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst     53786960                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total     53786960                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst     53786960                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total     53786960                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst     53786960                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total     53786960                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.000019                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.000019                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          968                       # number of writebacks
system.cpu13.icache.writebacks::total             968                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                   442223                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                 146547     49.96%     49.96% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    27      0.01%     49.97% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    29      0.01%     49.98% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                146724     50.02%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total             293327                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                  146547     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     27      0.01%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     29      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                 146521     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total              293124                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            23288562000     86.10%     86.10% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               1323000      0.00%     86.11% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               5077000      0.02%     86.12% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31            3753001500     13.88%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        27047963500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.998616                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.999308                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu14.kern.syscall::256                  48800     33.33%     33.33% # number of syscalls executed
system.cpu14.kern.syscall::257                  97600     66.67%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total               146401                       # number of syscalls executed
system.cpu14.kern.callpal::swpctx                  11      0.00%      0.00% # number of callpals executed
system.cpu14.kern.callpal::swpipl              146813     33.21%     33.21% # number of callpals executed
system.cpu14.kern.callpal::rdps                    54      0.01%     33.22% # number of callpals executed
system.cpu14.kern.callpal::rti                 146458     33.12%     66.34% # number of callpals executed
system.cpu14.kern.callpal::callsys             146402     33.11%     99.46% # number of callpals executed
system.cpu14.kern.callpal::rdunique              2403      0.54%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total               442141                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel          146469                       # number of protection mode switches
system.cpu14.kern.mode_switch::user            146418                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel            146418                      
system.cpu14.kern.mode_good::user              146418                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.999652                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.999826                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     2308061200000     99.44%     99.44% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user        13079956000      0.56%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements          125313                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         430.636878                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           5025851                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          125313                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           40.106382                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   252.879062                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   177.757816                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.493904                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.347183                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.841088                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          417                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses        33252936                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses       33252936                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data      9783572                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       9783572                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data      6653771                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      6653771                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data          194                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          194                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data          130                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          130                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data     16437343                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total       16437343                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data     16437343                       # number of overall hits
system.cpu14.dcache.overall_hits::total      16437343                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data       116768                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       116768                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data         8999                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         8999                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data           51                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data          109                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data       125767                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       125767                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data       125767                       # number of overall misses
system.cpu14.dcache.overall_misses::total       125767                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data      9900340                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      9900340                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data      6662770                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      6662770                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data          239                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          239                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data     16563110                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total     16563110                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data     16563110                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total     16563110                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.011794                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.011794                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.001351                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.001351                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.208163                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.208163                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.456067                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.456067                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.007593                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.007593                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.007593                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.007593                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         8885                       # number of writebacks
system.cpu14.dcache.writebacks::total            8885                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             962                       # number of replacements
system.cpu14.icache.tags.tagsinuse         479.075791                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          25563813                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             962                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        26573.610187                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   317.454191                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   161.621599                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.620028                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.315667                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.935695                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses       104367310                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses      104367310                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst     52182107                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total      52182107                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst     52182107                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total       52182107                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst     52182107                       # number of overall hits
system.cpu14.icache.overall_hits::total      52182107                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst         1032                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1032                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst         1032                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1032                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst         1032                       # number of overall misses
system.cpu14.icache.overall_misses::total         1032                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst     52183139                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total     52183139                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst     52183139                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total     52183139                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst     52183139                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total     52183139                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.000020                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.000020                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          962                       # number of writebacks
system.cpu14.icache.writebacks::total             962                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                   461523                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                 153772     49.95%     49.95% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    27      0.01%     49.96% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    56      0.02%     49.98% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                153978     50.02%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total             307833                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                  153772     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     27      0.01%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     56      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                 153774     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total              307629                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            23101800500     85.41%     85.41% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               1323000      0.00%     85.42% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30               5728000      0.02%     85.44% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31            3939199500     14.56%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        27048051000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.998675                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.999337                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::1                        1      0.00%      0.00% # number of syscalls executed
system.cpu15.kern.syscall::256                  51200     33.33%     33.33% # number of syscalls executed
system.cpu15.kern.syscall::257                 102400     66.67%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total               153601                       # number of syscalls executed
system.cpu15.kern.callpal::swpctx                   7      0.00%      0.00% # number of callpals executed
system.cpu15.kern.callpal::swpipl              154117     33.40%     33.40% # number of callpals executed
system.cpu15.kern.callpal::rdps                    54      0.01%     33.41% # number of callpals executed
system.cpu15.kern.callpal::rti                 153659     33.30%     66.71% # number of callpals executed
system.cpu15.kern.callpal::callsys             153602     33.29%    100.00% # number of callpals executed
system.cpu15.kern.callpal::rdunique                 3      0.00%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total               461442                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel          153666                       # number of protection mode switches
system.cpu15.kern.mode_switch::user            153626                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel            153626                      
system.cpu15.kern.mode_good::user              153626                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.999740                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.999870                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     2308712576000     99.43%     99.43% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user        13236330000      0.57%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      7                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements          100922                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         469.112050                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           5068219                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          100922                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           50.219169                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   283.642987                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   185.469064                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.553990                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.362244                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.916234                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          295                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses        34394532                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses       34394532                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data     10130475                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total      10130475                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data      6914107                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      6914107                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data          201                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          201                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data          136                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          136                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data     17044582                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total       17044582                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data     17044582                       # number of overall hits
system.cpu15.dcache.overall_hits::total      17044582                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data        95050                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        95050                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data         6406                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         6406                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data           83                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           83                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data          139                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data       101456                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       101456                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data       101456                       # number of overall misses
system.cpu15.dcache.overall_misses::total       101456                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data     10225525                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total     10225525                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data      6920513                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      6920513                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data          284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data          275                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          275                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data     17146038                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total     17146038                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data     17146038                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total     17146038                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.009295                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.009295                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.000926                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.000926                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.292254                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.292254                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.505455                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.505455                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.005917                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.005917                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.005917                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.005917                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         6485                       # number of writebacks
system.cpu15.dcache.writebacks::total            6485                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             986                       # number of replacements
system.cpu15.icache.tags.tagsinuse         476.654087                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs          20807045                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             986                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        21102.479716                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   327.429651                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   149.224435                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.639511                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.291454                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.930965                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          260                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses       107561601                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses      107561601                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst     53779227                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total      53779227                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst     53779227                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total       53779227                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst     53779227                       # number of overall hits
system.cpu15.icache.overall_hits::total      53779227                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst         1049                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1049                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst         1049                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1049                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst         1049                       # number of overall misses
system.cpu15.icache.overall_misses::total         1049                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst     53780276                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total     53780276                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst     53780276                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total     53780276                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst     53780276                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total     53780276                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.000020                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.000020                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          986                       # number of writebacks
system.cpu15.icache.writebacks::total             986                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  237                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 237                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1487                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1487                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2734                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          314                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3448                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    3448                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        10936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          430                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11566                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    11566                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     15711                       # number of replacements
system.l2.tags.tagsinuse                  3940.467294                       # Cycle average of tags in use
system.l2.tags.total_refs                     1703137                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15711                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    108.404112                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1402.290296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst    16.432416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data   109.906978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     0.017784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data   101.663169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst   374.952844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data   292.937878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst   120.478196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data   119.761226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     9.246454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data   115.361328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst     0.094902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data   107.176947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst    80.108502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data   127.036328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     1.040616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data   104.520442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst     0.047600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data   105.617143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst     0.069205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data   105.985372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst     0.130900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data   113.496315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.inst     1.777508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data   102.726381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.inst     1.938394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data   105.341937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.inst     0.940791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data   104.785553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     0.235421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data   102.329834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst     2.021772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data   109.996862                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.342356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.004012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.026833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.024820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.091541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.071518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.029414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.029239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.002257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.028164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.026166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.019558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.031015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.000254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.025518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.025785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.025875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.027709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.inst     0.000434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.025080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.inst     0.000473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.025718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.inst     0.000230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.025582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.024983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.000494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.026855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.962028                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4073                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          243                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1633                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1282                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          905                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994385                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24984692                       # Number of tag accesses
system.l2.tags.data_accesses                 24984692                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        75253                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            75253                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         7934                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7934                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus00.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus01.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus02.data           31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus07.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus10.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus11.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus14.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus15.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   43                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus03.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus10.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus11.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus14.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 17                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data         1113                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus01.data         1106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data         1789                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data         1151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data         9232                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data         2726                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data         4338                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus07.data         5936                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data         1104                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data         2602                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data         1227                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus11.data         1155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data         9217                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus13.data         2932                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data         8669                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus15.data         5941                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 60238                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst         1263                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst          976                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst         8885                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst         1193                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst          943                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst         1061                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst          936                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst         1067                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst         1051                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst         1093                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst         1024                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst         1050                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst          973                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst         1024                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst         1018                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst         1028                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              24585                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data        93511                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data        87369                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data        91188                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data        81682                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data        96755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data        91817                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data        95905                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data        99889                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data        95917                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data        97413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data        91196                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data        82385                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data        97096                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data       103324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data       116394                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data        94591                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1516432                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst         1263                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data        94624                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst          976                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data        88475                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst         8885                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data        92977                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst         1193                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data        82833                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst          943                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data       105987                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst         1061                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data        94543                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst          936                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data       100243                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst         1067                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data       105825                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst         1051                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data        97021                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst         1093                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data       100015                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst         1024                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data        92423                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst         1050                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data        83540                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst          973                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data       106313                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst         1024                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data       106256                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst         1018                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data       125063                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst         1028                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data       100532                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1601255                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst         1263                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data        94624                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst          976                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data        88475                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst         8885                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data        92977                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst         1193                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data        82833                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst          943                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data       105987                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst         1061                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data        94543                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst          936                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data       100243                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst         1067                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data       105825                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst         1051                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data        97021                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst         1093                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data       100015                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst         1024                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data        92423                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst         1050                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data        83540                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst          973                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data       106313                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst         1024                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data       106256                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst         1018                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data       125063                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst         1028                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data       100532                       # number of overall hits
system.l2.overall_hits::total                 1601255                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data          100                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data           84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data           46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data           18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data           22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data           65                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data           51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data          146                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                645                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data           36                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data           37                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data           33                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data           35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              260                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data           53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data           42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data         5113                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data           69                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data           46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data           28                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data          165                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data           23                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data           24                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data           31                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data           27                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data           24                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data           26                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data           32                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data           43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data           66                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5812                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst         1232                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst          303                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst           52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst           27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst          426                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus10.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus11.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus12.inst           11                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus13.inst           13                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst           21                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2194                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data          194                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data          195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data         2394                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data          275                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data          220                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data          259                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data          302                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data          231                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data          172                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data          230                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data          178                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data          171                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data          193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data          204                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data          175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data          201                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5594                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data          247                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data          237                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst         1232                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data         7507                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst          303                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data          344                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst           52                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data          266                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data          287                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst          426                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data          467                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data          254                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data          196                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data          261                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data          205                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.inst            4                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data          195                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data          219                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data          236                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data          218                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data          267                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13600                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data          247                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data          237                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst         1232                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data         7507                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst          303                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data          344                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst           52                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data          266                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data          287                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst          426                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data          467                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst            7                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data          254                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data          196                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data          261                       # number of overall misses
system.l2.overall_misses::switch_cpus10.inst            6                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data          205                       # number of overall misses
system.l2.overall_misses::switch_cpus11.inst            4                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data          195                       # number of overall misses
system.l2.overall_misses::switch_cpus12.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data          219                       # number of overall misses
system.l2.overall_misses::switch_cpus13.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data          236                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data          218                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data          267                       # number of overall misses
system.l2.overall_misses::total                 13600                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        75253                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        75253                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         7934                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7934                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data          101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data          115                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data           65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data          147                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              688                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data           46                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            277                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data         1166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data         1148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data         6902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data         1220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data         9278                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data         2754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data         4503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data         5959                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data         1128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data         2633                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data         1254                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data         1179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data         9243                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data         2964                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data         8712                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data         6007                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst         1297                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst          993                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst        10117                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst         1496                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst          995                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst         1088                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst         1362                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst         1074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst         1063                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst         1108                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst         1030                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst         1054                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst          984                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst         1037                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst         1032                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst         1049                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26779                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data        93705                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data        87564                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data        93582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data        81957                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data        96975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data        92076                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data        96207                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data       100120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data        96089                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data        97643                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data        91374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data        82556                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data        97289                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data       103528                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data       116569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data        94792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1522026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst         1297                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data        94871                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst          993                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data        88712                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst        10117                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data       100484                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst         1496                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data        83177                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst          995                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data       106253                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst         1088                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data        94830                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst         1362                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data       100710                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst         1074                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data       106079                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst         1063                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data        97217                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst         1108                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data       100276                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst         1030                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data        92628                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst         1054                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data        83735                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst          984                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data       106532                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst         1037                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data       106492                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst         1032                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data       125281                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst         1049                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data       100799                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1614855                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst         1297                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data        94871                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst          993                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data        88712                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst        10117                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data       100484                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst         1496                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data        83177                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst          995                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data       106253                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst         1088                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data        94830                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst         1362                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data       100710                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst         1074                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data       106079                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst         1063                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data        97217                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst         1108                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data       100276                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst         1030                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data        92628                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst         1054                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data        83735                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst          984                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data       106532                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst         1037                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data       106492                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst         1032                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data       125281                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst         1049                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data       100799                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1614855                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data     0.990099                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data     0.933333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.730435                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.938776                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data     0.944444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data     0.933333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data     0.937500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data     0.980769                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data     0.993197                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.937500                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.804348                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data     0.904762                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.625000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data     0.969697                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.938628                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.045455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data     0.036585                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.740800                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.056557                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.004958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.010167                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.036642                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data     0.003860                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.021277                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.011774                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data     0.021531                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data     0.020356                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.002813                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data     0.010796                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.004936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data     0.010987                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.087994                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.026214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.017120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.121775                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.202540                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.052261                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.024816                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.312775                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.006518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.011289                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.013538                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus10.inst     0.005825                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus11.inst     0.003795                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus12.inst     0.011179                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus13.inst     0.012536                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.013566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.020019                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.081930                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.002070                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.002227                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.025582                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.003355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.002269                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.002813                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.003139                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.002307                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.001790                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.002356                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.001948                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.002071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.001984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.001970                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.001501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.002120                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003675                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.026214                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.002604                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.017120                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.002672                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.121775                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.074708                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.202540                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.004136                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.052261                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.002503                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.024816                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.003026                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.312775                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.004637                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.006518                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.002394                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.011289                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.002016                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.013538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.002603                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.inst     0.005825                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.002213                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.inst     0.003795                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.002329                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.inst     0.011179                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.002056                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.inst     0.012536                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.002216                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.013566                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.001740                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.020019                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.002649                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.008422                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.026214                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.002604                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.017120                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.002672                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.121775                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.074708                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.202540                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.004136                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.052261                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.002503                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.024816                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.003026                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.312775                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.004637                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.006518                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.002394                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.011289                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.002016                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.013538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.002603                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.inst     0.005825                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.002213                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.inst     0.003795                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.002329                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.inst     0.011179                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.002056                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.inst     0.012536                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.002216                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.013566                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.001740                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.020019                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.002649                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.008422                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7801                       # number of writebacks
system.l2.writebacks::total                      7801                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 237                       # Transaction distribution
system.membus.trans_dist::ReadResp               8025                       # Transaction distribution
system.membus.trans_dist::WriteReq               1487                       # Transaction distribution
system.membus.trans_dist::WriteResp              1487                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7801                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5837                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1306                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2016                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             926                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9868                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5791                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7788                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        49121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        11566                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1368320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1379886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1379886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             36340                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   36340    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               36340                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits           10237666                       # DTB read hits
system.switch_cpus00.dtb.read_misses               16                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses        3758494                       # DTB read accesses
system.switch_cpus00.dtb.write_hits           7081678                       # DTB write hits
system.switch_cpus00.dtb.write_misses               1                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus00.dtb.data_hits           17319344                       # DTB hits
system.switch_cpus00.dtb.data_misses               17                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses        5192255                       # DTB accesses
system.switch_cpus00.itb.fetch_hits          32162581                       # ITB hits
system.switch_cpus00.itb.fetch_misses               7                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses      32162588                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles               54079906                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts          53832848                       # Number of instructions committed
system.switch_cpus00.committedOps            53832848                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses     43184558                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses     11390200                       # Number of float alu accesses
system.switch_cpus00.num_func_calls           1646606                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts      3145673                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts           43184558                       # number of integer instructions
system.switch_cpus00.num_fp_insts            11390200                       # number of float instructions
system.switch_cpus00.num_int_register_reads     68993069                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes     30723440                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads     13181351                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes      9205646                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs            17319545                       # number of memory refs
system.switch_cpus00.num_load_insts          10237794                       # Number of load instructions
system.switch_cpus00.num_store_insts          7081751                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     297871.521724                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     53782034.478276                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.994492                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.005508                       # Percentage of idle cycles
system.switch_cpus00.Branches                 5569826                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass      2381565      4.42%      4.42% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu        23523685     43.70%     48.12% # Class of executed instruction
system.switch_cpus00.op_class::IntMult            337      0.00%     48.12% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     48.12% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd       4549813      8.45%     56.57% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp        571600      1.06%     57.64% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt        657203      1.22%     58.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult      1759200      3.27%     62.12% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv        119601      0.22%     62.35% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt        25600      0.05%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus00.op_class::MemRead       10239349     19.02%     81.41% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite       7081806     13.16%     94.57% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess      2923106      5.43%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total         53832865                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits           10224583                       # DTB read hits
system.switch_cpus01.dtb.read_misses               16                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses        3760094                       # DTB read accesses
system.switch_cpus01.dtb.write_hits           7073389                       # DTB write hits
system.switch_cpus01.dtb.write_misses               1                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus01.dtb.data_hits           17297972                       # DTB hits
system.switch_cpus01.dtb.data_misses               17                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses        5193855                       # DTB accesses
system.switch_cpus01.itb.fetch_hits          32177015                       # ITB hits
system.switch_cpus01.itb.fetch_misses               7                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses      32177022                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles               54125642                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts          53783127                       # Number of instructions committed
system.switch_cpus01.committedOps            53783127                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses     43120642                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses     11406666                       # Number of float alu accesses
system.switch_cpus01.num_func_calls           1640781                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts      3140888                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts           43120642                       # number of integer instructions
system.switch_cpus01.num_fp_insts            11406666                       # number of float instructions
system.switch_cpus01.num_int_register_reads     68923332                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes     30673521                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads     13211485                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes      9222078                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs            17298071                       # number of memory refs
system.switch_cpus01.num_load_insts          10224618                       # Number of load instructions
system.switch_cpus01.num_store_insts          7073453                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     347843.504033                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     53777798.495967                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.993573                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.006427                       # Percentage of idle cycles
system.switch_cpus01.Branches                 5559994                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass      2381316      4.43%      4.43% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu        23483622     43.66%     48.09% # Class of executed instruction
system.switch_cpus01.op_class::IntMult            225      0.00%     48.09% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     48.09% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd       4565909      8.49%     56.58% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp        571700      1.06%     57.64% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt        657103      1.22%     58.87% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult      1758200      3.27%     62.13% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv        119501      0.22%     62.36% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt        25600      0.05%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus01.op_class::MemRead       10225129     19.01%     81.42% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite       7073457     13.15%     94.57% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess      2921382      5.43%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total         53783144                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits            9983336                       # DTB read hits
system.switch_cpus02.dtb.read_misses              396                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses        3739800                       # DTB read accesses
system.switch_cpus02.dtb.write_hits           6883579                       # DTB write hits
system.switch_cpus02.dtb.write_misses             119                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses       1438011                       # DTB write accesses
system.switch_cpus02.dtb.data_hits           16866915                       # DTB hits
system.switch_cpus02.dtb.data_misses              515                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses        5177811                       # DTB accesses
system.switch_cpus02.itb.fetch_hits          31638219                       # ITB hits
system.switch_cpus02.itb.fetch_misses             212                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses      31638431                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles               54131021                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts          52750531                       # Number of instructions committed
system.switch_cpus02.committedOps            52750531                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses     42236598                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses     11287366                       # Number of float alu accesses
system.switch_cpus02.num_func_calls           1622129                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts      3140602                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts           42236598                       # number of integer instructions
system.switch_cpus02.num_fp_insts            11287366                       # number of float instructions
system.switch_cpus02.num_int_register_reads     67582125                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes     29975091                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads     13096073                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes      9127902                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs            16871186                       # number of memory refs
system.switch_cpus02.num_load_insts           9986910                       # Number of load instructions
system.switch_cpus02.num_store_insts          6884276                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     1379763.280332                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     52751257.719668                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.974511                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.025489                       # Percentage of idle cycles
system.switch_cpus02.Branches                 5520926                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass      2342184      4.44%      4.44% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu        23126355     43.84%     48.28% # Class of executed instruction
system.switch_cpus02.op_class::IntMult           1137      0.00%     48.28% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     48.28% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd       4501770      8.53%     56.82% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp        574100      1.09%     57.91% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt        640303      1.21%     59.12% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult      1746200      3.31%     62.43% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv        119501      0.23%     62.66% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt        25600      0.05%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     62.70% # Class of executed instruction
system.switch_cpus02.op_class::MemRead        9991340     18.94%     81.64% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite       6884780     13.05%     94.70% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess      2797776      5.30%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total         52751046                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits           10228236                       # DTB read hits
system.switch_cpus03.dtb.read_misses              231                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses        3758279                       # DTB read accesses
system.switch_cpus03.dtb.write_hits           7075121                       # DTB write hits
system.switch_cpus03.dtb.write_misses              20                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses       1433780                       # DTB write accesses
system.switch_cpus03.dtb.data_hits           17303357                       # DTB hits
system.switch_cpus03.dtb.data_misses              251                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses        5192059                       # DTB accesses
system.switch_cpus03.itb.fetch_hits          32161546                       # ITB hits
system.switch_cpus03.itb.fetch_misses              78                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses      32161624                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles               54095003                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts          53794061                       # Number of instructions committed
system.switch_cpus03.committedOps            53794061                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses     43145481                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses     11390248                       # Number of float alu accesses
system.switch_cpus03.num_func_calls           1641629                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts      3145415                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts           43145481                       # number of integer instructions
system.switch_cpus03.num_fp_insts            11390248                       # number of float instructions
system.switch_cpus03.num_int_register_reads     68939412                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes     30693946                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads     13182966                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes      9205346                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs            17304046                       # number of memory refs
system.switch_cpus03.num_load_insts          10228708                       # Number of load instructions
system.switch_cpus03.num_store_insts          7075338                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     336407.080940                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     53758595.919060                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.993781                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.006219                       # Percentage of idle cycles
system.switch_cpus03.Branches                 5564187                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass      2382362      4.43%      4.43% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu        23498520     43.68%     48.11% # Class of executed instruction
system.switch_cpus03.op_class::IntMult            383      0.00%     48.11% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     48.11% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd       4552616      8.46%     56.57% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp        571800      1.06%     57.64% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt        657003      1.22%     58.86% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult      1757200      3.27%     62.13% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv        119401      0.22%     62.35% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt        25600      0.05%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus03.op_class::MemRead       10229520     19.02%     81.41% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite       7075393     13.15%     94.56% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess      2924514      5.44%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total         53794312                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits           10224795                       # DTB read hits
system.switch_cpus04.dtb.read_misses               17                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses        3760296                       # DTB read accesses
system.switch_cpus04.dtb.write_hits           7073393                       # DTB write hits
system.switch_cpus04.dtb.write_misses               1                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus04.dtb.data_hits           17298188                       # DTB hits
system.switch_cpus04.dtb.data_misses               18                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses        5194057                       # DTB accesses
system.switch_cpus04.itb.fetch_hits          32159101                       # ITB hits
system.switch_cpus04.itb.fetch_misses               7                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses      32159108                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles               54095090                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts          53766469                       # Number of instructions committed
system.switch_cpus04.committedOps            53766469                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses     43119763                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses     11394866                       # Number of float alu accesses
system.switch_cpus04.num_func_calls           1640739                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts      3141195                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts           43119763                       # number of integer instructions
system.switch_cpus04.num_fp_insts            11394866                       # number of float instructions
system.switch_cpus04.num_int_register_reads     68914255                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes     30671922                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads     13187285                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes      9210378                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs            17298359                       # number of memory refs
system.switch_cpus04.num_load_insts          10224876                       # Number of load instructions
system.switch_cpus04.num_store_insts          7073483                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     364287.109553                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     53730802.890447                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.993266                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.006734                       # Percentage of idle cycles
system.switch_cpus04.Branches                 5556584                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass      2381335      4.43%      4.43% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu        23478607     43.67%     48.10% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            233      0.00%     48.10% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     48.10% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd       4552809      8.47%     56.56% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp        571600      1.06%     57.63% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt        657203      1.22%     58.85% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult      1759200      3.27%     62.12% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv        119601      0.22%     62.34% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt        25600      0.05%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::MemRead       10225373     19.02%     81.41% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite       7073484     13.16%     94.57% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess      2921442      5.43%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total         53766487                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits           10225223                       # DTB read hits
system.switch_cpus05.dtb.read_misses               21                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses        3760305                       # DTB read accesses
system.switch_cpus05.dtb.write_hits           7073616                       # DTB write hits
system.switch_cpus05.dtb.write_misses               2                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses       1433762                       # DTB write accesses
system.switch_cpus05.dtb.data_hits           17298839                       # DTB hits
system.switch_cpus05.dtb.data_misses               23                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses        5194067                       # DTB accesses
system.switch_cpus05.itb.fetch_hits          32174935                       # ITB hits
system.switch_cpus05.itb.fetch_misses               7                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses      32174942                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles               54095177                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts          53784179                       # Number of instructions committed
system.switch_cpus05.committedOps            53784179                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses     43123783                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses     11405472                       # Number of float alu accesses
system.switch_cpus05.num_func_calls           1640859                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts      3141283                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts           43123783                       # number of integer instructions
system.switch_cpus05.num_fp_insts            11405472                       # number of float instructions
system.switch_cpus05.num_int_register_reads     68927016                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes     30675784                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads     13208686                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes      9220878                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs            17299016                       # number of memory refs
system.switch_cpus05.num_load_insts          10225308                       # Number of load instructions
system.switch_cpus05.num_store_insts          7073708                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     346586.420869                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     53748590.579131                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.993593                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.006407                       # Percentage of idle cycles
system.switch_cpus05.Branches                 5559726                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass      2381345      4.43%      4.43% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu        23484921     43.67%     48.09% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            234      0.00%     48.09% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     48.09% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd       4564509      8.49%     56.58% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp        571700      1.06%     57.64% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt        657103      1.22%     58.86% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult      1758200      3.27%     62.13% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv        119501      0.22%     62.36% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt        25600      0.05%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus05.op_class::MemRead       10225829     19.01%     81.42% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite       7073712     13.15%     94.57% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess      2921548      5.43%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total         53784202                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits            9897052                       # DTB read hits
system.switch_cpus06.dtb.read_misses               28                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses        3732627                       # DTB read accesses
system.switch_cpus06.dtb.write_hits           6810901                       # DTB write hits
system.switch_cpus06.dtb.write_misses               4                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses       1433764                       # DTB write accesses
system.switch_cpus06.dtb.data_hits           16707953                       # DTB hits
system.switch_cpus06.dtb.data_misses               32                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses        5166391                       # DTB accesses
system.switch_cpus06.itb.fetch_hits          31584994                       # ITB hits
system.switch_cpus06.itb.fetch_misses              15                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses      31585009                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles               54095264                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts          52194533                       # Number of instructions committed
system.switch_cpus06.committedOps            52194533                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses     41697163                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses     11285477                       # Number of float alu accesses
system.switch_cpus06.num_func_calls           1607441                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts      3057075                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts           41697163                       # number of integer instructions
system.switch_cpus06.num_fp_insts            11285477                       # number of float instructions
system.switch_cpus06.num_int_register_reads     66843986                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes     29599718                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads     13098487                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes      9127278                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs            16710565                       # number of memory refs
system.switch_cpus06.num_load_insts           9899553                       # Number of load instructions
system.switch_cpus06.num_store_insts          6811012                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1935168.248132                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     52160095.751868                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.964227                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.035773                       # Percentage of idle cycles
system.switch_cpus06.Branches                 5419948                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass      2331164      4.47%      4.47% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu        22754078     43.59%     48.06% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            241      0.00%     48.06% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     48.06% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd       4503410      8.63%     56.69% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp        574100      1.10%     57.79% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt        640303      1.23%     59.02% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult      1746200      3.35%     62.36% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv        119501      0.23%     62.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt        25600      0.05%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus06.op_class::MemRead        9901638     18.97%     81.61% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite       6811033     13.05%     94.66% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess      2787297      5.34%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total         52194565                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits           10224224                       # DTB read hits
system.switch_cpus07.dtb.read_misses               16                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses        3759494                       # DTB read accesses
system.switch_cpus07.dtb.write_hits           7073529                       # DTB write hits
system.switch_cpus07.dtb.write_misses               1                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus07.dtb.data_hits           17297753                       # DTB hits
system.switch_cpus07.dtb.data_misses               17                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses        5193255                       # DTB accesses
system.switch_cpus07.itb.fetch_hits          32159844                       # ITB hits
system.switch_cpus07.itb.fetch_misses               7                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses      32159851                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles               54095349                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts          53768042                       # Number of instructions committed
system.switch_cpus07.committedOps            53768042                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses     43118069                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses     11396266                       # Number of float alu accesses
system.switch_cpus07.num_func_calls           1640817                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts      3141149                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts           43118069                       # number of integer instructions
system.switch_cpus07.num_fp_insts            11396266                       # number of float instructions
system.switch_cpus07.num_int_register_reads     68909330                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes     30671319                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads     13192085                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes      9211578                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs            17297924                       # number of memory refs
system.switch_cpus07.num_load_insts          10224304                       # Number of load instructions
system.switch_cpus07.num_store_insts          7073620                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     362721.886694                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     53732627.113306                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.993295                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.006705                       # Percentage of idle cycles
system.switch_cpus07.Branches                 5557447                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass      2381332      4.43%      4.43% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu        23478328     43.67%     48.09% # Class of executed instruction
system.switch_cpus07.op_class::IntMult            233      0.00%     48.10% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     48.10% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd       4557209      8.48%     56.57% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp        571800      1.06%     57.63% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt        657003      1.22%     58.86% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult      1757200      3.27%     62.12% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv        119401      0.22%     62.35% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt        25600      0.05%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus07.op_class::MemRead       10224817     19.02%     81.41% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite       7073624     13.16%     94.57% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess      2921512      5.43%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total         53768059                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits           10223906                       # DTB read hits
system.switch_cpus08.dtb.read_misses               16                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses        3759394                       # DTB read accesses
system.switch_cpus08.dtb.write_hits           7073458                       # DTB write hits
system.switch_cpus08.dtb.write_misses               1                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus08.dtb.data_hits           17297364                       # DTB hits
system.switch_cpus08.dtb.data_misses               17                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses        5193155                       # DTB accesses
system.switch_cpus08.itb.fetch_hits          32156461                       # ITB hits
system.switch_cpus08.itb.fetch_misses               7                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses      32156468                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles               54095435                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts          53763826                       # Number of instructions committed
system.switch_cpus08.committedOps            53763826                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses     43117592                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses     11392866                       # Number of float alu accesses
system.switch_cpus08.num_func_calls           1640791                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts      3141001                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts           43117592                       # number of integer instructions
system.switch_cpus08.num_fp_insts            11392866                       # number of float instructions
system.switch_cpus08.num_int_register_reads     68907610                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes     30670958                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads     13185285                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes      9208278                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs            17297535                       # number of memory refs
system.switch_cpus08.num_load_insts          10223986                       # Number of load instructions
system.switch_cpus08.num_store_insts          7073549                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     366936.691924                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     53728498.308076                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.993217                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.006783                       # Percentage of idle cycles
system.switch_cpus08.Branches                 5556948                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass      2381332      4.43%      4.43% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu        23477848     43.67%     48.10% # Class of executed instruction
system.switch_cpus08.op_class::IntMult            232      0.00%     48.10% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     48.10% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd       4552809      8.47%     56.57% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp        571700      1.06%     57.63% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt        657103      1.22%     58.85% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult      1758200      3.27%     62.12% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv        119501      0.22%     62.34% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt        25600      0.05%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus08.op_class::MemRead       10224493     19.02%     81.41% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite       7073553     13.16%     94.57% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess      2921472      5.43%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total         53763843                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits           10221697                       # DTB read hits
system.switch_cpus09.dtb.read_misses               16                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses        3756894                       # DTB read accesses
system.switch_cpus09.dtb.write_hits           7073562                       # DTB write hits
system.switch_cpus09.dtb.write_misses               1                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus09.dtb.data_hits           17295259                       # DTB hits
system.switch_cpus09.dtb.data_misses               17                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses        5190655                       # DTB accesses
system.switch_cpus09.itb.fetch_hits          32163159                       # ITB hits
system.switch_cpus09.itb.fetch_misses               7                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses      32163166                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles               54095520                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts          53771672                       # Number of instructions committed
system.switch_cpus09.committedOps            53771672                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses     43116310                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses     11394866                       # Number of float alu accesses
system.switch_cpus09.num_func_calls           1640851                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts      3141152                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts           43116310                       # number of integer instructions
system.switch_cpus09.num_fp_insts            11394866                       # number of float instructions
system.switch_cpus09.num_int_register_reads     68903731                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes     30672303                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads     13194685                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes      9210078                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs            17295422                       # number of memory refs
system.switch_cpus09.num_load_insts          10221772                       # Number of load instructions
system.switch_cpus09.num_store_insts          7073650                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     359096.412576                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     53736423.587424                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.993362                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.006638                       # Percentage of idle cycles
system.switch_cpus09.Branches                 5561571                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass      2381330      4.43%      4.43% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu        23483316     43.67%     48.10% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            230      0.00%     48.10% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     48.10% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd       4559509      8.48%     56.58% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp        571900      1.06%     57.64% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt        656903      1.22%     58.87% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult      1756200      3.27%     62.13% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv        119301      0.22%     62.35% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt        25600      0.05%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus09.op_class::MemRead       10222292     19.01%     81.41% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite       7073654     13.15%     94.57% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess      2921454      5.43%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total         53771689                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits            9897858                       # DTB read hits
system.switch_cpus10.dtb.read_misses               16                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses        3735796                       # DTB read accesses
system.switch_cpus10.dtb.write_hits           6809422                       # DTB write hits
system.switch_cpus10.dtb.write_misses               1                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus10.dtb.data_hits           16707280                       # DTB hits
system.switch_cpus10.dtb.data_misses               17                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses        5169557                       # DTB accesses
system.switch_cpus10.itb.fetch_hits          31592458                       # ITB hits
system.switch_cpus10.itb.fetch_misses               9                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses      31592467                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles               54095608                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts          52190007                       # Number of instructions committed
system.switch_cpus10.committedOps            52190007                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses     41692172                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses     11293666                       # Number of float alu accesses
system.switch_cpus10.num_func_calls           1607179                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts      3054838                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts           41692172                       # number of integer instructions
system.switch_cpus10.num_fp_insts            11293666                       # number of float instructions
system.switch_cpus10.num_int_register_reads     66848260                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes     29594941                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads     13108085                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes      9135678                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs            16709850                       # number of memory refs
system.switch_cpus10.num_load_insts           9900338                       # Number of load instructions
system.switch_cpus10.num_store_insts          6809512                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     1939728.577780                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     52155879.422220                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.964143                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.035857                       # Percentage of idle cycles
system.switch_cpus10.Branches                 5414961                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass      2330945      4.47%      4.47% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu        22747323     43.59%     48.05% # Class of executed instruction
system.switch_cpus10.op_class::IntMult            227      0.00%     48.05% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     48.05% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd       4506209      8.63%     56.69% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp        573900      1.10%     57.79% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt        640503      1.23%     59.01% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult      1748200      3.35%     62.36% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv        119701      0.23%     62.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt        25600      0.05%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus10.op_class::MemRead        9900845     18.97%     81.61% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite       6809513     13.05%     94.66% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess      2787058      5.34%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total         52190024                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits           10224493                       # DTB read hits
system.switch_cpus11.dtb.read_misses               16                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses        3759694                       # DTB read accesses
system.switch_cpus11.dtb.write_hits           7073493                       # DTB write hits
system.switch_cpus11.dtb.write_misses               1                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus11.dtb.data_hits           17297986                       # DTB hits
system.switch_cpus11.dtb.data_misses               17                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses        5193455                       # DTB accesses
system.switch_cpus11.itb.fetch_hits          32169329                       # ITB hits
system.switch_cpus11.itb.fetch_misses               7                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses      32169336                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles               54095690                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts          53777069                       # Number of instructions committed
system.switch_cpus11.committedOps            53777069                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses     43121729                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses     11399966                       # Number of float alu accesses
system.switch_cpus11.num_func_calls           1640809                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts      3141204                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts           43121729                       # number of integer instructions
system.switch_cpus11.num_fp_insts            11399966                       # number of float instructions
system.switch_cpus11.num_int_register_reads     68920902                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes     30674371                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads     13198685                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes      9215478                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs            17298133                       # number of memory refs
system.switch_cpus11.num_load_insts          10224558                       # Number of load instructions
system.switch_cpus11.num_store_insts          7073575                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     353704.062563                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     53741985.937437                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.993462                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.006538                       # Percentage of idle cycles
system.switch_cpus11.Branches                 5559573                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass      2381329      4.43%      4.43% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu        23483745     43.67%     48.10% # Class of executed instruction
system.switch_cpus11.op_class::IntMult            229      0.00%     48.10% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     48.10% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd       4558509      8.48%     56.57% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp        571600      1.06%     57.64% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt        657203      1.22%     58.86% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult      1759200      3.27%     62.13% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv        119601      0.22%     62.35% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt        25600      0.05%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus11.op_class::MemRead       10225072     19.01%     81.41% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite       7073580     13.15%     94.57% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess      2921418      5.43%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total         53777086                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits           10222831                       # DTB read hits
system.switch_cpus12.dtb.read_misses               17                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses        3758496                       # DTB read accesses
system.switch_cpus12.dtb.write_hits           7073319                       # DTB write hits
system.switch_cpus12.dtb.write_misses               1                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus12.dtb.data_hits           17296150                       # DTB hits
system.switch_cpus12.dtb.data_misses               18                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses        5192257                       # DTB accesses
system.switch_cpus12.itb.fetch_hits          32145210                       # ITB hits
system.switch_cpus12.itb.fetch_misses               7                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses      32145217                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles               54095776                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts          53751068                       # Number of instructions committed
system.switch_cpus12.committedOps            53751068                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses     43110983                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses     11387066                       # Number of float alu accesses
system.switch_cpus12.num_func_calls           1640741                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts      3140884                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts           43110983                       # number of integer instructions
system.switch_cpus12.num_fp_insts            11387066                       # number of float instructions
system.switch_cpus12.num_int_register_reads     68889442                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes     30665931                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads     13175885                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes      9202278                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs            17296297                       # number of memory refs
system.switch_cpus12.num_load_insts          10222897                       # Number of load instructions
system.switch_cpus12.num_store_insts          7073400                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     379688.700761                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     53716087.299239                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.992981                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.007019                       # Percentage of idle cycles
system.switch_cpus12.Branches                 5555353                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass      2381325      4.43%      4.43% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu        23471294     43.67%     48.10% # Class of executed instruction
system.switch_cpus12.op_class::IntMult            226      0.00%     48.10% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     48.10% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd       4550109      8.47%     56.56% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp        571900      1.06%     57.63% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt        656903      1.22%     58.85% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult      1756200      3.27%     62.12% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv        119301      0.22%     62.34% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt        25600      0.05%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus12.op_class::MemRead       10223399     19.02%     81.41% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite       7073401     13.16%     94.56% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess      2921428      5.44%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total         53751086                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits           10223011                       # DTB read hits
system.switch_cpus13.dtb.read_misses               21                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses        3758505                       # DTB read accesses
system.switch_cpus13.dtb.write_hits           7073402                       # DTB write hits
system.switch_cpus13.dtb.write_misses               2                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses       1433762                       # DTB write accesses
system.switch_cpus13.dtb.data_hits           17296413                       # DTB hits
system.switch_cpus13.dtb.data_misses               23                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses        5192267                       # DTB accesses
system.switch_cpus13.itb.fetch_hits          32180402                       # ITB hits
system.switch_cpus13.itb.fetch_misses               7                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses      32180409                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles               54095860                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts          53786937                       # Number of instructions committed
system.switch_cpus13.committedOps            53786937                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses     43122034                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses     11404472                       # Number of float alu accesses
system.switch_cpus13.num_func_calls           1640773                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts      3140976                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts           43122034                       # number of integer instructions
system.switch_cpus13.num_fp_insts            11404472                       # number of float instructions
system.switch_cpus13.num_int_register_reads     68925332                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes     30676197                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads     13210086                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes      9219978                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs            17296550                       # number of memory refs
system.switch_cpus13.num_load_insts          10223071                       # Number of load instructions
system.switch_cpus13.num_store_insts          7073479                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     343837.585794                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     53752022.414206                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.993644                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.006356                       # Percentage of idle cycles
system.switch_cpus13.Branches                 5563181                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass      2381335      4.43%      4.43% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu        23489481     43.67%     48.10% # Class of executed instruction
system.switch_cpus13.op_class::IntMult            228      0.00%     48.10% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     48.10% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd       4564209      8.49%     56.58% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp        571600      1.06%     57.65% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt        657203      1.22%     58.87% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult      1759200      3.27%     62.14% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv        119601      0.22%     62.36% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt        25600      0.05%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus13.op_class::MemRead       10223578     19.01%     81.42% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite       7073483     13.15%     94.57% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess      2921442      5.43%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total         53786960                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits            9898121                       # DTB read hits
system.switch_cpus14.dtb.read_misses               16                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses        3735996                       # DTB read accesses
system.switch_cpus14.dtb.write_hits           6809440                       # DTB write hits
system.switch_cpus14.dtb.write_misses               1                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus14.dtb.data_hits           16707561                       # DTB hits
system.switch_cpus14.dtb.data_misses               17                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses        5169757                       # DTB accesses
system.switch_cpus14.itb.fetch_hits          31585428                       # ITB hits
system.switch_cpus14.itb.fetch_misses               9                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses      31585437                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles               54095952                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts          52183122                       # Number of instructions committed
system.switch_cpus14.committedOps            52183122                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses     41689886                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses     11291066                       # Number of float alu accesses
system.switch_cpus14.num_func_calls           1607207                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts      3054846                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts           41689886                       # number of integer instructions
system.switch_cpus14.num_fp_insts            11291066                       # number of float instructions
system.switch_cpus14.num_int_register_reads     66840870                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes     29592613                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads     13102685                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes      9132978                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs            16710131                       # number of memory refs
system.switch_cpus14.num_load_insts           9900601                       # Number of load instructions
system.switch_cpus14.num_store_insts          6809530                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     1946625.451063                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     52149326.548937                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.964015                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.035985                       # Percentage of idle cycles
system.switch_cpus14.Branches                 5413091                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass      2330944      4.47%      4.47% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu        22742988     43.58%     48.05% # Class of executed instruction
system.switch_cpus14.op_class::IntMult            223      0.00%     48.05% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     48.05% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd       4504509      8.63%     56.68% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp        574000      1.10%     57.78% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt        640403      1.23%     59.01% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult      1747200      3.35%     62.36% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv        119601      0.23%     62.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt        25600      0.05%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     62.64% # Class of executed instruction
system.switch_cpus14.op_class::MemRead        9901113     18.97%     81.61% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite       6809532     13.05%     94.66% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess      2787026      5.34%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total         52183139                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits           10225765                       # DTB read hits
system.switch_cpus15.dtb.read_misses               16                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses        3759394                       # DTB read accesses
system.switch_cpus15.dtb.write_hits           7074429                       # DTB write hits
system.switch_cpus15.dtb.write_misses               1                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses       1433761                       # DTB write accesses
system.switch_cpus15.dtb.data_hits           17300194                       # DTB hits
system.switch_cpus15.dtb.data_misses               17                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses        5193155                       # DTB accesses
system.switch_cpus15.itb.fetch_hits          32165369                       # ITB hits
system.switch_cpus15.itb.fetch_misses               7                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses      32165376                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles               54096121                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts          53780259                       # Number of instructions committed
system.switch_cpus15.committedOps            53780259                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses     43126093                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses     11399100                       # Number of float alu accesses
system.switch_cpus15.num_func_calls           1641137                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts      3141677                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts           43126093                       # number of integer instructions
system.switch_cpus15.num_fp_insts            11399100                       # number of float instructions
system.switch_cpus15.num_int_register_reads     68922619                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes     30677900                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads     13197751                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes      9214346                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs            17300333                       # number of memory refs
system.switch_cpus15.num_load_insts          10225825                       # Number of load instructions
system.switch_cpus15.num_store_insts          7074508                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     350519.936054                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     53745601.063946                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.993520                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.006480                       # Percentage of idle cycles
system.switch_cpus15.Branches                 5559534                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass      2381307      4.43%      4.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu        23484931     43.67%     48.10% # Class of executed instruction
system.switch_cpus15.op_class::IntMult            246      0.00%     48.10% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     48.10% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd       4560013      8.48%     56.58% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp        571800      1.06%     57.64% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt        657003      1.22%     58.86% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult      1757200      3.27%     62.13% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv        119401      0.22%     62.35% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt        25600      0.05%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     62.40% # Class of executed instruction
system.switch_cpus15.op_class::MemRead       10226399     19.02%     81.41% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite       7074535     13.15%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess      2921841      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total         53780276                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      3245580                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1508364                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       241065                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           3189                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1887                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1302                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                237                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1556023                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1487                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1487                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        75253                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7934                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1413811                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1328                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2033                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3361                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            70127                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           70127                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26779                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1529007                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         2972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       280725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       261374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side        25735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       303405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         3233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       250573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         2066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       319965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         2267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       282919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         2885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       289862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         2326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       315882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         2321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       283995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         2452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       293689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         2137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       275000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         2188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       251436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         2065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       320098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         2169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       311525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         2166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       356908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         2272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       300146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4758994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       107200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      6189878                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        79680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      5802376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       999552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      7196568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       111168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      5466792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        68544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      7456384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        75456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      6400200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        97472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      6775992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        80128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      7217736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        80512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      6340040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        86016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      6637128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        70848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      6059776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        72576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      5479496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        69184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      7454784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        72448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      7177096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        72576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      8616960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        78272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      6901128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              109393966                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           15711                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3263015                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.950891                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.531330                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3007344     92.16%     92.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  20667      0.63%     92.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   5467      0.17%     92.97% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   7106      0.22%     93.18% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3735      0.11%     93.30% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   3458      0.11%     93.40% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   4403      0.13%     93.54% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   3073      0.09%     93.63% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   3386      0.10%     93.74% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   9300      0.29%     94.02% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  3124      0.10%     94.12% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  6247      0.19%     94.31% # Request fanout histogram
system.tol2bus.snoop_fanout::12                  3122      0.10%     94.40% # Request fanout histogram
system.tol2bus.snoop_fanout::13                  5283      0.16%     94.57% # Request fanout histogram
system.tol2bus.snoop_fanout::14                  6848      0.21%     94.78% # Request fanout histogram
system.tol2bus.snoop_fanout::15                170299      5.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   153      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3263015                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011959                       # Number of seconds simulated
sim_ticks                                 11959055500                       # Number of ticks simulated
final_tick                               2333954547500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               71611052                       # Simulator instruction rate (inst/s)
host_op_rate                                 71610942                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              763954162                       # Simulator tick rate (ticks/s)
host_mem_usage                                 835912                       # Number of bytes of host memory used
host_seconds                                    15.65                       # Real time elapsed on the host
sim_insts                                  1121007053                       # Number of instructions simulated
sim_ops                                    1121007053                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data         2880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst         1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst       321984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data       457600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst        34304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data        83392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst       108544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data       605952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data         1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data         1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data         2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1640064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst       321984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst        34304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       108544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus10.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus13.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst         1984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        475520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       549888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          549888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data           45                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data           28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst         5031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data         7150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst          536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data         1303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         1696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data         9468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data           22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data           35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               25626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8592                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8592                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst       428127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data       240822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst       101680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data       149845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst     26923865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data     38263891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst      2868454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data      6973126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst      9076302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data     50668884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data        90977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst        32110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data        85625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data        85625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data        96329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data       107032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.inst        10703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data        74922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data        69571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data        90977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.inst        16055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data        74922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst       165899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data       117735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst       139141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data       187306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             137139927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst       428127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst       101680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst     26923865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst      2868454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst      9076302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst        32110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus10.inst        10703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus13.inst        16055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst       165899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst       139141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39762337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        45980889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45980889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        45980889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst       428127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data       240822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst       101680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data       149845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst     26923865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data     38263891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst      2868454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data      6973126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst      9076302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data     50668884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data        90977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst        32110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data        85625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data        85625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data        96329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data       107032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.inst        10703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data        74922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data        69571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data        90977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.inst        16055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data        74922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst       165899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data       117735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst       139141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data       187306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            183120816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                      929                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    340     37.69%     37.69% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    92     10.20%     47.89% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    12      1.33%     49.22% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.11%     49.33% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   457     50.67%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                902                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     340     43.37%     43.37% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     92     11.73%     55.10% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     12      1.53%     56.63% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.13%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    339     43.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 784                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            11721112000     99.51%     99.51% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               6900000      0.06%     99.57% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22                588000      0.00%     99.57% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.00%     99.57% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              50478000      0.43%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        11779242500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.741794                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.869180                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                 692     83.98%     83.98% # number of callpals executed
system.cpu00.kern.callpal::rdps                    27      3.28%     87.26% # number of callpals executed
system.cpu00.kern.callpal::rti                    105     12.74%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  824                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             105                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements              69                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         452.256824                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          13303464                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             496                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs        26821.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   189.902491                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   262.354333                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.370903                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.512411                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.883314                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           93147                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          93147                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        28817                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         28817                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        16011                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        16011                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          751                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          751                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          624                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          624                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        44828                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          44828                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        44828                       # number of overall hits
system.cpu00.dcache.overall_hits::total         44828                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data          157                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          157                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data           73                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           73                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           17                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           29                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data          230                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          230                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data          230                       # number of overall misses
system.cpu00.dcache.overall_misses::total          230                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        28974                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        28974                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        16084                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        16084                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          653                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          653                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        45058                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        45058                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        45058                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        45058                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.005419                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.005419                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.004539                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.004539                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.022135                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.022135                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.044410                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.044410                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.005105                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.005105                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.005105                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.005105                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           27                       # number of writebacks
system.cpu00.dcache.writebacks::total              27                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             316                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs          33581337                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             828                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs        40557.170290                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   166.311722                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   345.688278                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.324828                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.675172                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          298016                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         298016                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       148534                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        148534                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       148534                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         148534                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       148534                       # number of overall hits
system.cpu00.icache.overall_hits::total        148534                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst          316                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          316                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst          316                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          316                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst          316                       # number of overall misses
system.cpu00.icache.overall_misses::total          316                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       148850                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       148850                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       148850                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       148850                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       148850                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       148850                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.002123                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.002123                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.002123                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.002123                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.002123                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.002123                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks          316                       # number of writebacks
system.cpu00.icache.writebacks::total             316                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                      228                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                     55     26.96%     26.96% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    12      5.88%     32.84% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      0.49%     33.33% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   136     66.67%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                204                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      55     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     12      9.84%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      0.82%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     54     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 122                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            11756475500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22                588000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31               6686500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        11763914500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.397059                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.598039                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                 178     82.79%     82.79% # number of callpals executed
system.cpu01.kern.callpal::rdps                    24     11.16%     93.95% # number of callpals executed
system.cpu01.kern.callpal::rti                     13      6.05%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  215                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                13                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements              83                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         405.543572                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs          12149688                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             454                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs        26761.427313                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   166.329592                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   239.213981                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.324862                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.467215                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.792077                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          342                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           13265                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          13265                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data         4114                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          4114                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data         2123                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         2123                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data           65                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           65                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data           38                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data         6237                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           6237                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data         6237                       # number of overall hits
system.cpu01.dcache.overall_hits::total          6237                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data          161                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          161                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data           20                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            9                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data           12                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data          181                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          181                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data          181                       # number of overall misses
system.cpu01.dcache.overall_misses::total          181                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data         4275                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         4275                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data         2143                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         2143                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data           74                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           74                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data         6418                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         6418                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data         6418                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         6418                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.037661                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.037661                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.009333                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.009333                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.121622                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.121622                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.240000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.240000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.028202                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.028202                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.028202                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.028202                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks           24                       # number of writebacks
system.cpu01.dcache.writebacks::total              24                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             156                       # number of replacements
system.cpu01.icache.tags.tagsinuse                508                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs          40162188                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             664                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs        60485.222892                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   168.160792                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   339.839208                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.328439                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.663748                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.992188                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          444                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           37662                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          37662                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst        18597                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         18597                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst        18597                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          18597                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst        18597                       # number of overall hits
system.cpu01.icache.overall_hits::total         18597                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst          156                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          156                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst          156                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          156                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst          156                       # number of overall misses
system.cpu01.icache.overall_misses::total          156                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst        18753                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        18753                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst        18753                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        18753                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst        18753                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        18753                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.008319                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.008319                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.008319                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.008319                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.008319                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.008319                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          156                       # number of writebacks
system.cpu01.icache.writebacks::total             156                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                     14                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    30826                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                    543     40.04%     40.04% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                     4      0.29%     40.34% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    12      0.88%     41.22% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1      0.07%     41.30% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   796     58.70%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               1356                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                     543     49.27%     49.27% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                      4      0.36%     49.64% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     12      1.09%     50.73% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1      0.09%     50.82% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                    542     49.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                1102                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            11690489000     99.46%     99.46% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21                286000      0.00%     99.46% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22                588000      0.01%     99.47% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.00%     99.47% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              62339000      0.53%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        11753866500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.680905                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.812684                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::2                        1      2.78%      2.78% # number of syscalls executed
system.cpu02.kern.syscall::3                        1      2.78%      5.56% # number of syscalls executed
system.cpu02.kern.syscall::4                       26     72.22%     77.78% # number of syscalls executed
system.cpu02.kern.syscall::6                        1      2.78%     80.56% # number of syscalls executed
system.cpu02.kern.syscall::19                       1      2.78%     83.33% # number of syscalls executed
system.cpu02.kern.syscall::45                       1      2.78%     86.11% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      2.78%     88.89% # number of syscalls executed
system.cpu02.kern.syscall::71                       2      5.56%     94.44% # number of syscalls executed
system.cpu02.kern.syscall::73                       2      5.56%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   36                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  24      0.08%      0.08% # number of callpals executed
system.cpu02.kern.callpal::tbi                      2      0.01%      0.09% # number of callpals executed
system.cpu02.kern.callpal::swpipl                1261      4.17%      4.26% # number of callpals executed
system.cpu02.kern.callpal::rdps                    88      0.29%      4.55% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.00%      4.55% # number of callpals executed
system.cpu02.kern.callpal::rti                     78      0.26%      4.81% # number of callpals executed
system.cpu02.kern.callpal::callsys                 46      0.15%      4.96% # number of callpals executed
system.cpu02.kern.callpal::imb                      5      0.02%      4.98% # number of callpals executed
system.cpu02.kern.callpal::rdunique             28752     95.02%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                30258                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             103                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                73                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                74                      
system.cpu02.kern.mode_good::user                  73                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.718447                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.835227                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel        263269000      2.25%      2.25% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        11417488000     97.75%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     24                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements           15400                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         509.011220                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           5661511                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           15903                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          356.002704                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   509.011220                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.994163                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.994163                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          503                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        10758710                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       10758710                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data      3421221                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       3421221                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data      1914726                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      1914726                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data         9871                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         9871                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        10117                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        10117                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data      5335947                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        5335947                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data      5335947                       # number of overall hits
system.cpu02.dcache.overall_hits::total       5335947                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data        10263                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        10263                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data         5022                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         5022                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data          320                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          320                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data           53                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data        15285                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        15285                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data        15285                       # number of overall misses
system.cpu02.dcache.overall_misses::total        15285                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data      3431484                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      3431484                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data      1919748                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      1919748                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data        10191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        10191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data        10170                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        10170                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data      5351232                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      5351232                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data      5351232                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      5351232                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.002991                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.002991                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.002616                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.002616                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.031400                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.031400                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.005211                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.005211                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.002856                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.002856                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.002856                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.002856                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks         7916                       # number of writebacks
system.cpu02.dcache.writebacks::total            7916                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           76395                       # number of replacements
system.cpu02.icache.tags.tagsinuse         511.996266                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs          35652500                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           76907                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          463.579388                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.996266                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.999993                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses        46770928                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses       46770928                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst     23270864                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total      23270864                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst     23270864                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total       23270864                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst     23270864                       # number of overall hits
system.cpu02.icache.overall_hits::total      23270864                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        76400                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        76400                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        76400                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        76400                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        76400                       # number of overall misses
system.cpu02.icache.overall_misses::total        76400                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst     23347264                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total     23347264                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst     23347264                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total     23347264                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst     23347264                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total     23347264                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.003272                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.003272                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.003272                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.003272                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.003272                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.003272                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        76395                       # number of writebacks
system.cpu02.icache.writebacks::total           76395                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     14                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                     1034                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                    160     37.74%     37.74% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    12      2.83%     40.57% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      0.47%     41.04% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   250     58.96%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                424                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     160     48.19%     48.19% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     12      3.61%     51.81% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      0.60%     52.41% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    158     47.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 332                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            11763298500     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22                588000      0.00%     99.87% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.00%     99.87% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              15122000      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        11779339000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.632000                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.783019                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    3                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                   1      0.20%      0.20% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  58     11.37%     11.57% # number of callpals executed
system.cpu03.kern.callpal::tbi                      5      0.98%     12.55% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 329     64.51%     77.06% # number of callpals executed
system.cpu03.kern.callpal::rdps                    25      4.90%     81.96% # number of callpals executed
system.cpu03.kern.callpal::rti                     81     15.88%     97.84% # number of callpals executed
system.cpu03.kern.callpal::callsys                  9      1.76%     99.61% # number of callpals executed
system.cpu03.kern.callpal::imb                      2      0.39%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  510                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             139                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                67                      
system.cpu03.kern.mode_good::user                  67                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.482014                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.650485                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      11884164000     99.93%     99.93% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user            8194500      0.07%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements            2216                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         418.964132                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs          14269960                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            2664                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs         5356.591592                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    29.314117                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   389.650015                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.057254                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.761035                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.818289                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           97030                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          97030                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data        28412                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         28412                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data        15269                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        15269                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data          539                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          539                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data          537                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          537                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data        43681                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          43681                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data        43681                       # number of overall hits
system.cpu03.dcache.overall_hits::total         43681                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data         1802                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1802                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          647                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          647                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           51                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           25                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data         2449                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2449                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data         2449                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2449                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data        30214                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        30214                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data        15916                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        15916                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data          590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          590                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data        46130                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        46130                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data        46130                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        46130                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.059641                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.059641                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.040651                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.040651                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.086441                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.086441                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.044484                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.044484                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.053089                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.053089                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.053089                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.053089                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          962                       # number of writebacks
system.cpu03.dcache.writebacks::total             962                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1436                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs          36794492                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1948                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs        18888.342916                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    10.913453                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   501.086547                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.021315                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.978685                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          444                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           67                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses          331140                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses         331140                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst       163416                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        163416                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst       163416                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         163416                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst       163416                       # number of overall hits
system.cpu03.icache.overall_hits::total        163416                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1436                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1436                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1436                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1436                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1436                       # number of overall misses
system.cpu03.icache.overall_misses::total         1436                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst       164852                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       164852                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst       164852                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       164852                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst       164852                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       164852                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.008711                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.008711                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.008711                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.008711                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.008711                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.008711                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1436                       # number of writebacks
system.cpu03.icache.writebacks::total            1436                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     12                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                     1437                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    300     43.35%     43.35% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    12      1.73%     45.09% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.14%     45.23% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   379     54.77%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                692                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     298     49.01%     49.01% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     12      1.97%     50.99% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.16%     51.15% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    297     48.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 608                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            11967246500     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22                588000      0.00%     99.86% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                112000      0.00%     99.86% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              16345000      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        11984291500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.993333                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.783641                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.878613                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   12                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  15      1.90%      1.90% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  53      6.71%      8.61% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 567     71.77%     80.38% # number of callpals executed
system.cpu04.kern.callpal::rdps                    25      3.16%     83.54% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.13%     83.67% # number of callpals executed
system.cpu04.kern.callpal::rti                    112     14.18%     97.85% # number of callpals executed
system.cpu04.kern.callpal::callsys                 15      1.90%     99.75% # number of callpals executed
system.cpu04.kern.callpal::imb                      2      0.25%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  790                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             164                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                96                      
system.cpu04.kern.mode_good::user                  97                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.585366                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.739464                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      12050933000     99.38%     99.38% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           75501500      0.62%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements           12688                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         413.733919                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           7196797                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           13200                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          545.211894                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   413.733919                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.808074                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.808074                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0          455                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          370404                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         370404                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        81158                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         81158                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        82040                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        82040                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         1200                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         1200                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         1292                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         1292                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data       163198                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         163198                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data       163198                       # number of overall hits
system.cpu04.dcache.overall_hits::total        163198                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         5960                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         5960                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         6876                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         6876                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          164                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           37                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           37                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data        12836                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        12836                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data        12836                       # number of overall misses
system.cpu04.dcache.overall_misses::total        12836                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        87118                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        87118                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        88916                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        88916                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         1364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         1364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         1329                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         1329                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data       176034                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       176034                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data       176034                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       176034                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.068413                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.068413                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.077331                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.077331                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.120235                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.120235                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.027840                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.027840                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.072918                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.072918                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.072918                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.072918                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         8162                       # number of writebacks
system.cpu04.dcache.writebacks::total            8162                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            4590                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.996185                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs          37589386                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            5101                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         7369.022937                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     0.983723                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.012462                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.001921                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.998071                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          952759                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         952759                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       469493                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        469493                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       469493                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         469493                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       469493                       # number of overall hits
system.cpu04.icache.overall_hits::total        469493                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         4591                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         4591                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         4591                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         4591                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         4591                       # number of overall misses
system.cpu04.icache.overall_misses::total         4591                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       474084                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       474084                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       474084                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       474084                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       474084                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       474084                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.009684                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.009684                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.009684                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.009684                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.009684                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.009684                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         4590                       # number of writebacks
system.cpu04.icache.writebacks::total            4590                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      228                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     55     26.96%     26.96% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    12      5.88%     32.84% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      0.49%     33.33% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   136     66.67%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                204                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      55     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     12      9.84%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      0.82%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     54     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 122                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            11771346500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22                588000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               7143500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        11779242500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.397059                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.598039                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                 178     82.79%     82.79% # number of callpals executed
system.cpu05.kern.callpal::rdps                    24     11.16%     93.95% # number of callpals executed
system.cpu05.kern.callpal::rti                     13      6.05%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  215                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements              60                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         435.721772                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           9283653                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             481                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs        19300.733888                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   435.721772                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.851019                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.851019                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           14175                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          14175                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data         4581                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          4581                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data         2120                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2120                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data           69                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           69                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data           38                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data         6701                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           6701                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data         6701                       # number of overall hits
system.cpu05.dcache.overall_hits::total          6701                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data          154                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          154                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data           16                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           12                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           12                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data          170                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          170                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data          170                       # number of overall misses
system.cpu05.dcache.overall_misses::total          170                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data         4735                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         4735                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data         2136                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2136                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data         6871                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         6871                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data         6871                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         6871                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.032524                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.032524                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.007491                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.007491                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.240000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.240000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.024742                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.024742                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.024742                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.024742                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks           22                       # number of writebacks
system.cpu05.dcache.writebacks::total              22                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             127                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs          36675578                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             639                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs        57395.270736                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    39.476232                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   472.523768                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.077102                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.922898                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          468                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           39469                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          39469                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst        19544                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         19544                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst        19544                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          19544                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst        19544                       # number of overall hits
system.cpu05.icache.overall_hits::total         19544                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst          127                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          127                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst          127                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          127                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst          127                       # number of overall misses
system.cpu05.icache.overall_misses::total          127                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst        19671                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        19671                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst        19671                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        19671                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst        19671                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        19671                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.006456                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.006456                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.006456                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.006456                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.006456                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.006456                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          127                       # number of writebacks
system.cpu05.icache.writebacks::total             127                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                      222                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                     54     27.27%     27.27% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    12      6.06%     33.33% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.51%     33.84% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   131     66.16%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                198                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      54     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     12     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.83%     55.83% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     53     44.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 120                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            11771846000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22                588000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               6644000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        11779242500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.404580                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.606061                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                 172     82.30%     82.30% # number of callpals executed
system.cpu06.kern.callpal::rdps                    24     11.48%     93.78% # number of callpals executed
system.cpu06.kern.callpal::rti                     13      6.22%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  209                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements              42                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         394.823039                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs          11247101                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs        27977.863184                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   394.823039                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.771139                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.771139                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          336                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           12524                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          12524                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data         3947                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          3947                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data         2074                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         2074                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data           46                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           46                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data           39                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           39                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data         6021                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           6021                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data         6021                       # number of overall hits
system.cpu06.dcache.overall_hits::total          6021                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data           76                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data           13                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           13                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data           10                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           11                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data           89                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           89                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data           89                       # number of overall misses
system.cpu06.dcache.overall_misses::total           89                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data         4023                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         4023                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data         2087                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         2087                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data         6110                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         6110                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data         6110                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         6110                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.018891                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.018891                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.006229                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.006229                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.178571                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.178571                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.220000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.220000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.014566                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.014566                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.014566                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.014566                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu06.dcache.writebacks::total               4                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              64                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs          22076525                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             576                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs        38327.300347                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           35674                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          35674                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst        17741                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         17741                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst        17741                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          17741                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst        17741                       # number of overall hits
system.cpu06.icache.overall_hits::total         17741                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst           64                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst           64                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst           64                       # number of overall misses
system.cpu06.icache.overall_misses::total           64                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst        17805                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        17805                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst        17805                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        17805                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst        17805                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        17805                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.003594                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.003594                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.003594                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.003594                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.003594                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.003594                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           64                       # number of writebacks
system.cpu06.icache.writebacks::total              64                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                      228                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                     55     26.96%     26.96% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    12      5.88%     32.84% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      0.49%     33.33% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   136     66.67%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                204                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      55     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     12      9.84%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      0.82%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                     54     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 122                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            11771247500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22                588000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31               7242500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        11779242500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.397059                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.598039                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                 178     82.79%     82.79% # number of callpals executed
system.cpu07.kern.callpal::rdps                    24     11.16%     93.95% # number of callpals executed
system.cpu07.kern.callpal::rti                     13      6.05%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  215                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements              57                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         432.761355                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs          11652437                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             472                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs        24687.366525                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   432.761355                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.845237                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.845237                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           13924                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          13924                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data         4535                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          4535                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data         2121                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         2121                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data           55                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           55                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data           38                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data         6656                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           6656                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data         6656                       # number of overall hits
system.cpu07.dcache.overall_hits::total          6656                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data          110                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          110                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data           14                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data           13                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data           12                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data          124                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          124                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data          124                       # number of overall misses
system.cpu07.dcache.overall_misses::total          124                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data         4645                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         4645                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data         2135                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         2135                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data         6780                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         6780                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data         6780                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         6780                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.023681                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.023681                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.006557                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.006557                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.191176                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.191176                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.240000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.240000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.018289                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.018289                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.018289                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.018289                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu07.dcache.writebacks::total              12                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             127                       # number of replacements
system.cpu07.icache.tags.tagsinuse                510                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs          36726715                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             637                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs        57655.753532                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    47.825508                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   462.174492                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.093409                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.902685                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.996094                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           38953                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          38953                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst        19286                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         19286                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst        19286                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          19286                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst        19286                       # number of overall hits
system.cpu07.icache.overall_hits::total         19286                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst          127                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          127                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst          127                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          127                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst          127                       # number of overall misses
system.cpu07.icache.overall_misses::total          127                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst        19413                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        19413                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst        19413                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        19413                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst        19413                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        19413                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.006542                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.006542                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.006542                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.006542                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.006542                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.006542                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          127                       # number of writebacks
system.cpu07.icache.writebacks::total             127                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                      228                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                     55     26.96%     26.96% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    12      5.88%     32.84% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.49%     33.33% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   136     66.67%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                204                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                      55     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     12      9.84%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.82%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     54     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 122                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            11771148500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22                588000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31               7341500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        11779242500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.397059                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.598039                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpipl                 178     82.79%     82.79% # number of callpals executed
system.cpu08.kern.callpal::rdps                    24     11.16%     93.95% # number of callpals executed
system.cpu08.kern.callpal::rti                     13      6.05%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  215                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements              88                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         444.447517                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs          11382104                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             492                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs        23134.357724                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   444.447517                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.868062                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.868062                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           14149                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          14149                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data         4596                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          4596                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data         2119                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         2119                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data           56                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           56                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data           38                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data         6715                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           6715                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data         6715                       # number of overall hits
system.cpu08.dcache.overall_hits::total          6715                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data          142                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          142                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data           16                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data           14                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data           12                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data          158                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          158                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data          158                       # number of overall misses
system.cpu08.dcache.overall_misses::total          158                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data         4738                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         4738                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data         2135                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         2135                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data         6873                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         6873                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data         6873                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         6873                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.029970                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.029970                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.007494                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.007494                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.240000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.240000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022989                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022989                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022989                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022989                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks           33                       # number of writebacks
system.cpu08.dcache.writebacks::total              33                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             117                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs          36659714                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             629                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs        58282.534181                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          478                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           39339                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          39339                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst        19494                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         19494                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst        19494                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          19494                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst        19494                       # number of overall hits
system.cpu08.icache.overall_hits::total         19494                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst          117                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          117                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst          117                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          117                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst          117                       # number of overall misses
system.cpu08.icache.overall_misses::total          117                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst        19611                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        19611                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst        19611                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        19611                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst        19611                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        19611                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.005966                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.005966                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.005966                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.005966                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.005966                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.005966                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          117                       # number of writebacks
system.cpu08.icache.writebacks::total             117                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                      228                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                     55     26.96%     26.96% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    12      5.88%     32.84% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1      0.49%     33.33% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   136     66.67%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                204                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      55     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     12      9.84%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1      0.82%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     54     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 122                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            11771015500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22                588000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31               7474500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        11779242500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.397059                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.598039                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpipl                 178     82.79%     82.79% # number of callpals executed
system.cpu09.kern.callpal::rdps                    24     11.16%     93.95% # number of callpals executed
system.cpu09.kern.callpal::rti                     13      6.05%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  215                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements              70                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         420.904460                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs          11701679                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             467                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs        25057.128480                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   420.904460                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.822079                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.822079                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           14359                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          14359                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data         4722                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          4722                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data         2126                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2126                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data           57                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           57                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data           38                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data         6848                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           6848                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data         6848                       # number of overall hits
system.cpu09.dcache.overall_hits::total          6848                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data          121                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          121                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data           17                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           17                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           15                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           12                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data          138                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          138                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data          138                       # number of overall misses
system.cpu09.dcache.overall_misses::total          138                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data         4843                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         4843                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data         2143                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2143                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data           72                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           72                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data         6986                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         6986                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data         6986                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         6986                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.024985                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.024985                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.007933                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.007933                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.208333                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.208333                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.240000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.240000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.019754                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.019754                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.019754                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.019754                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks           16                       # number of writebacks
system.cpu09.dcache.writebacks::total              16                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             132                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs          36659224                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             644                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs        56924.260870                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     6.349284                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   505.650716                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.012401                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.987599                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          463                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           39886                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          39886                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst        19745                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         19745                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst        19745                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          19745                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst        19745                       # number of overall hits
system.cpu09.icache.overall_hits::total         19745                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst          132                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          132                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst          132                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          132                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst          132                       # number of overall misses
system.cpu09.icache.overall_misses::total          132                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst        19877                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        19877                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst        19877                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        19877                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst        19877                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        19877                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.006641                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.006641                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.006641                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.006641                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.006641                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.006641                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          132                       # number of writebacks
system.cpu09.icache.writebacks::total             132                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                      222                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                     54     27.27%     27.27% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    12      6.06%     33.33% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      0.51%     33.84% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   131     66.16%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                198                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      54     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     12     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      0.83%     55.83% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     53     44.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 120                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            11771945000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22                588000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31               6545000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        11779242500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.404580                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.606061                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                 172     82.30%     82.30% # number of callpals executed
system.cpu10.kern.callpal::rdps                    24     11.48%     93.78% # number of callpals executed
system.cpu10.kern.callpal::rti                     13      6.22%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  209                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements              71                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         402.502383                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs          12342723                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             463                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs        26658.149028                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   190.301858                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   212.200525                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.371683                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.414454                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.786137                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          392                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          365                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           12444                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          12444                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data         3854                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          3854                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data         2075                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         2075                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data           48                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data           38                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data         5929                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           5929                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data         5929                       # number of overall hits
system.cpu10.dcache.overall_hits::total          5929                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data          112                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          112                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data           12                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            9                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data           12                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data          124                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          124                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data          124                       # number of overall misses
system.cpu10.dcache.overall_misses::total          124                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data         3966                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         3966                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data         2087                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         2087                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data         6053                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         6053                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data         6053                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         6053                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.028240                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.028240                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.005750                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.005750                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.240000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.240000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.020486                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.020486                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.020486                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.020486                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks            7                       # number of writebacks
system.cpu10.dcache.writebacks::total               7                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              71                       # number of replacements
system.cpu10.icache.tags.tagsinuse         496.628054                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs          28777970                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             568                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        50665.440141                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   157.533431                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   339.094623                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.307682                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.662294                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.969977                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           35467                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          35467                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst        17624                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         17624                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst        17624                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          17624                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst        17624                       # number of overall hits
system.cpu10.icache.overall_hits::total         17624                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst           73                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst           73                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst           73                       # number of overall misses
system.cpu10.icache.overall_misses::total           73                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst        17697                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        17697                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst        17697                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        17697                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst        17697                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        17697                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.004125                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.004125                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.004125                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.004125                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.004125                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.004125                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           71                       # number of writebacks
system.cpu10.icache.writebacks::total              71                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                      228                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                     55     26.96%     26.96% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    12      5.88%     32.84% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      0.49%     33.33% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   136     66.67%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                204                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      55     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     12      9.84%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      0.82%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     54     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 122                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            11770884000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22                588000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31               7606000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        11779242500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.397059                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.598039                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                 178     82.79%     82.79% # number of callpals executed
system.cpu11.kern.callpal::rdps                    24     11.16%     93.95% # number of callpals executed
system.cpu11.kern.callpal::rti                     13      6.05%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  215                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements              54                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         397.761478                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs          12277738                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             441                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs        27840.675737                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   183.248372                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   214.513106                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.357907                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.418971                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.776878                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          387                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          363                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.755859                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           14642                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          14642                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data         4859                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          4859                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data         2127                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         2127                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data           59                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           59                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data           37                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           37                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data         6986                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           6986                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data         6986                       # number of overall hits
system.cpu11.dcache.overall_hits::total          6986                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data          122                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          122                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data           16                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data           16                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data           13                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data          138                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          138                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data          138                       # number of overall misses
system.cpu11.dcache.overall_misses::total          138                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data         4981                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         4981                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data         2143                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         2143                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data         7124                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         7124                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data         7124                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         7124                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.024493                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.024493                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.007466                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.007466                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.213333                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.213333                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.260000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.260000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.019371                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.019371                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.019371                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.019371                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu11.dcache.writebacks::total               8                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             131                       # number of replacements
system.cpu11.icache.tags.tagsinuse         495.952125                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs          37936179                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             628                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        60407.928344                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   140.307355                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   355.644770                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.274038                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.694619                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.968656                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           40474                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          40474                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst        20036                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         20036                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst        20036                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          20036                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst        20036                       # number of overall hits
system.cpu11.icache.overall_hits::total         20036                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst          134                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          134                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst          134                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          134                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst          134                       # number of overall misses
system.cpu11.icache.overall_misses::total          134                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst        20170                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        20170                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst        20170                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        20170                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst        20170                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        20170                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.006644                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.006644                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.006644                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.006644                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.006644                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.006644                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          131                       # number of writebacks
system.cpu11.icache.writebacks::total             131                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                      228                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                     55     26.96%     26.96% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    12      5.88%     32.84% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      0.49%     33.33% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   136     66.67%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                204                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      55     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     12      9.84%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      0.82%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     54     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 122                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            11770785500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22                588000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31               7704500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        11779242500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.397059                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.598039                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                 178     82.79%     82.79% # number of callpals executed
system.cpu12.kern.callpal::rdps                    24     11.16%     93.95% # number of callpals executed
system.cpu12.kern.callpal::rti                     13      6.05%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  215                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements              59                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         407.679366                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           5345277                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             457                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs        11696.448578                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   201.834035                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   205.845331                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.394207                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.402042                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.796249                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           14863                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          14863                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data         4969                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          4969                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data         2120                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         2120                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data           59                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           59                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data           38                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data         7089                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           7089                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data         7089                       # number of overall hits
system.cpu12.dcache.overall_hits::total          7089                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data          126                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          126                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data           15                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data           18                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data           12                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data          141                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          141                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data          141                       # number of overall misses
system.cpu12.dcache.overall_misses::total          141                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data         5095                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         5095                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data         2135                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         2135                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data         7230                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         7230                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data         7230                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         7230                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.024730                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.024730                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.007026                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.007026                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.233766                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.233766                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.240000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.240000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.019502                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.019502                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.019502                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.019502                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks           13                       # number of writebacks
system.cpu12.dcache.writebacks::total              13                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             119                       # number of replacements
system.cpu12.icache.tags.tagsinuse         493.952124                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs          38502437                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             614                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        62707.552117                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   167.704516                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   326.247608                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.327548                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.637202                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.964750                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           40856                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          40856                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst        20245                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         20245                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst        20245                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          20245                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst        20245                       # number of overall hits
system.cpu12.icache.overall_hits::total         20245                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst          122                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          122                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst          122                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          122                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst          122                       # number of overall misses
system.cpu12.icache.overall_misses::total          122                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst        20367                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        20367                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst        20367                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        20367                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst        20367                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        20367                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.005990                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.005990                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.005990                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.005990                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.005990                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.005990                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          119                       # number of writebacks
system.cpu12.icache.writebacks::total             119                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                      228                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                     55     26.96%     26.96% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    12      5.88%     32.84% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      0.49%     33.33% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   136     66.67%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                204                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      55     45.08%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     12      9.84%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      0.82%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     54     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 122                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            11770626500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22                588000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31               7863500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        11779242500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.397059                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.598039                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                 178     82.79%     82.79% # number of callpals executed
system.cpu13.kern.callpal::rdps                    24     11.16%     93.95% # number of callpals executed
system.cpu13.kern.callpal::rti                     13      6.05%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  215                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements              64                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         409.286906                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           6947567                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             464                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs        14973.204741                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   199.843110                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   209.443796                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.390319                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.409070                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.799388                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           15134                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          15134                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data         5078                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          5078                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data         2129                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         2129                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data           61                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data           37                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           37                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data         7207                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           7207                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data         7207                       # number of overall hits
system.cpu13.dcache.overall_hits::total          7207                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data          131                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          131                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data           22                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data           18                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data           13                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data          153                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          153                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data          153                       # number of overall misses
system.cpu13.dcache.overall_misses::total          153                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data         5209                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         5209                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data         2151                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         2151                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data           79                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           79                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data         7360                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         7360                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data         7360                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         7360                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.025149                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.025149                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.010228                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.010228                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.227848                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.227848                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.260000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.260000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.020788                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.020788                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.020788                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.020788                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu13.dcache.writebacks::total               9                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             131                       # number of replacements
system.cpu13.icache.tags.tagsinuse         495.952123                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs          37944930                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             628                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        60421.863057                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   142.307398                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   353.644725                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.277944                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.690712                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.968656                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           41504                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          41504                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst        20551                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         20551                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst        20551                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          20551                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst        20551                       # number of overall hits
system.cpu13.icache.overall_hits::total         20551                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst          134                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          134                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst          134                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          134                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst          134                       # number of overall misses
system.cpu13.icache.overall_misses::total          134                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst        20685                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        20685                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst        20685                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        20685                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst        20685                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        20685                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.006478                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.006478                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.006478                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.006478                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.006478                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.006478                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          131                       # number of writebacks
system.cpu13.icache.writebacks::total             131                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                      222                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                     54     27.27%     27.27% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    12      6.06%     33.33% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      0.51%     33.84% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   131     66.16%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                198                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      54     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     12     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      0.83%     55.83% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     53     44.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 120                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            11772043500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22                588000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31               6446500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        11779242500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.404580                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.606061                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                 172     82.30%     82.30% # number of callpals executed
system.cpu14.kern.callpal::rdps                    24     11.48%     93.78% # number of callpals executed
system.cpu14.kern.callpal::rti                     13      6.22%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  209                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements              49                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         417.147099                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs          11540537                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             442                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs        26109.812217                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   191.859737                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   225.287362                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.374726                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.440014                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.814740                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           12311                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          12311                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data         3815                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          3815                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data         2074                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2074                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data           51                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data           40                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           40                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data         5889                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           5889                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data         5889                       # number of overall hits
system.cpu14.dcache.overall_hits::total          5889                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data           93                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           93                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data           13                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           13                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            7                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data           10                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data          106                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          106                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data          106                       # number of overall misses
system.cpu14.dcache.overall_misses::total          106                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data         3908                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         3908                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data         2087                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2087                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data         5995                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         5995                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data         5995                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         5995                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.023797                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.023797                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.006229                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.006229                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.120690                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.120690                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.200000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.200000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.017681                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.017681                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.017681                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.017681                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu14.dcache.writebacks::total              12                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              70                       # number of replacements
system.cpu14.icache.tags.tagsinuse         496.628055                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          28752672                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             567                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        50710.179894                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   156.533412                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   340.094643                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.305729                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.664247                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.969977                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           35252                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          35252                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst        17518                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         17518                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst        17518                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          17518                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst        17518                       # number of overall hits
system.cpu14.icache.overall_hits::total         17518                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst           72                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst           72                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst           72                       # number of overall misses
system.cpu14.icache.overall_misses::total           72                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst        17590                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        17590                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst        17590                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        17590                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst        17590                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        17590                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.004093                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.004093                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.004093                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.004093                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.004093                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.004093                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           70                       # number of writebacks
system.cpu14.icache.writebacks::total              70                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                      254                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                     67     29.13%     29.13% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    12      5.22%     34.35% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      0.87%     35.22% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   149     64.78%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                230                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      67     45.27%     45.27% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     12      8.11%     53.38% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      1.35%     54.73% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     67     45.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 148                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            11770504000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22                588000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31               7955500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        11779242500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.449664                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.643478                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                 204     84.65%     84.65% # number of callpals executed
system.cpu15.kern.callpal::rdps                    24      9.96%     94.61% # number of callpals executed
system.cpu15.kern.callpal::rti                     13      5.39%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  241                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel              13                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements              95                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         462.136825                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs          10935967                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             534                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs        20479.338951                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   195.472396                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   266.664429                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.381782                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.520829                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.902611                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           15684                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          15684                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data         5177                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          5177                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data         2273                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         2273                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data           61                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data           36                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data         7450                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           7450                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data         7450                       # number of overall hits
system.cpu15.dcache.overall_hits::total          7450                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data          153                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          153                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           31                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            9                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data           15                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data          184                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data          184                       # number of overall misses
system.cpu15.dcache.overall_misses::total          184                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data         5330                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         5330                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data         2304                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         2304                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data         7634                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         7634                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data         7634                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         7634                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.028705                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.028705                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.013455                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.013455                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.128571                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.128571                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.294118                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.294118                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.024103                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.024103                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.024103                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.024103                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks           29                       # number of writebacks
system.cpu15.dcache.writebacks::total              29                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             123                       # number of replacements
system.cpu15.icache.tags.tagsinuse         495.952040                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs          35169664                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             620                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        56725.264516                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   178.310596                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   317.641444                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.348263                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.620393                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.968656                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           43524                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          43524                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst        21573                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         21573                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst        21573                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          21573                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst        21573                       # number of overall hits
system.cpu15.icache.overall_hits::total         21573                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst          126                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          126                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst          126                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          126                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst          126                       # number of overall misses
system.cpu15.icache.overall_misses::total          126                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst        21699                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        21699                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst        21699                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        21699                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst        21699                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        21699                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.005807                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.005807                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.005807                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.005807                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.005807                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.005807                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          123                       # number of writebacks
system.cpu15.icache.writebacks::total             123                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    16384                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  600                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 600                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 928                       # Transaction distribution
system.iobus.trans_dist::WriteResp                928                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          660                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    3056                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4290                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    20706                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  260                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  276                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 2340                       # Number of tag accesses
system.iocache.tags.data_accesses                2340                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          256                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          256                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             256                       # number of writebacks
system.iocache.writebacks::total                  256                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     26284                       # number of replacements
system.l2.tags.tagsinuse                  3953.039896                       # Cycle average of tags in use
system.l2.tags.total_refs                     1520850                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30328                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     50.146729                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1091.384635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst    44.179906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data    24.774617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     4.447656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data     9.390151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst  1631.119044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data   834.435106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst    19.931075                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data    13.851175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst    13.631535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data    31.332301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst     1.010940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data     7.202254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst    60.358787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data    21.106478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data     7.180614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst     4.884499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data    12.494177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst     1.520473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data     5.971585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst     3.528738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data     8.985291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data     7.143776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.inst     0.002100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data     9.429768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.inst     2.093323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data     8.502242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst    22.394181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data     7.326769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst    20.230014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data    23.196686                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.266451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.010786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.006048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.001086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.002293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.398222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.203720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.004866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.003382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.003328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.007649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.000247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.001758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.014736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.005153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.001753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.001193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.003050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.000371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.001458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.000862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.002194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.001744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.002302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.inst     0.000511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.002076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.005467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.001789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.004939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.005663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.965098                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4044                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2919                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987305                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1783091                       # Number of tag accesses
system.l2.tags.data_accesses                  1783091                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        17256                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17256                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        76586                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            76586                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus00.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus01.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus02.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus08.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus12.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus13.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus14.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus01.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus11.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus15.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus01.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data         1259                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data           50                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data          555                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1870                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst          236                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst          137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst        71369                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst          900                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst         2894                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst          127                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst           58                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst          127                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst          117                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst          132                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst           71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst          134                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst          122                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst          131                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst           41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst          100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              76696                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data           33                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data           52                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data         6175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data          861                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data         2655                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data           47                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data           35                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data           46                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data           76                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data           46                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data           63                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data           49                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data           50                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data           51                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data           38                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data           54                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10331                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst          236                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data           36                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst          137                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data           54                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst        71369                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data         7434                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst          900                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data          911                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst         2894                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data         3210                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst          127                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data           47                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst           58                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data           35                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst          127                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data           46                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst          117                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data           76                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst          132                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data           46                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst           71                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data           63                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst          134                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data           49                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst          122                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data           50                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst          131                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data           51                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst           41                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data           39                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst          100                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data           54                       # number of demand (read+write) hits
system.l2.demand_hits::total                    88897                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst          236                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data           36                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst          137                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data           54                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst        71369                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data         7434                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst          900                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data          911                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst         2894                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data         3210                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst          127                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data           47                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst           58                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data           35                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst          127                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data           46                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst          117                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data           76                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst          132                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data           46                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst           71                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data           63                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst          134                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data           49                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst          122                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data           50                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst          131                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data           51                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst           41                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data           39                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst          100                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data           54                       # number of overall hits
system.l2.overall_hits::total                   88897                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data           45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data           18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                163                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               83                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data           10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data         3556                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data          558                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data         6252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10418                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst           80                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst         5031                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst          536                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         1696                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus10.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus13.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst           26                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7430                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data           22                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data         3600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data          745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data         3229                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data           14                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data           12                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data           13                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data           13                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data           17                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data           13                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data           11                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data           14                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data           12                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data           18                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data           29                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7797                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst           80                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst           19                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst         5031                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data         7156                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst          536                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data         1303                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst         1696                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data         9481                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data           18                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data           22                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data           35                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25645                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst           80                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data           45                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst           19                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data           28                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst         5031                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data         7156                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst          536                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data         1303                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst         1696                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data         9481                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data           17                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst            6                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data           16                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data           16                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data           18                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data           20                       # number of overall misses
system.l2.overall_misses::switch_cpus10.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data           14                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data           13                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data           17                       # number of overall misses
system.l2.overall_misses::switch_cpus13.inst            3                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data           14                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data           22                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data           35                       # number of overall misses
system.l2.overall_misses::total                 25645                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        17256                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17256                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        76586                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        76586                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              177                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             90                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data           13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data         4815                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data          608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data         6807                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12288                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst          316                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst          156                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst        76400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst         1436                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst         4590                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst          127                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst           64                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst          127                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst          117                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst          132                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst           73                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst          134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst          122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst          134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst           72                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst          126                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          84126                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data           68                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data           74                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data         9775                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data         1606                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data         5884                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data           61                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data           59                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data           89                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data           63                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data           76                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data           60                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data           64                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data           63                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data           83                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst          316                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data           81                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst          156                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data           82                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst        76400                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data        14590                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst         1436                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data         2214                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst         4590                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data        12691                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst          127                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data           64                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst           64                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst          127                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data           62                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst          117                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data           94                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst          132                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data           66                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst           73                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data           77                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst          134                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data           62                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst          122                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data           67                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst          134                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data           65                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst           72                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst          126                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data           89                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114542                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst          316                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data           81                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst          156                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data           82                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst        76400                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data        14590                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst         1436                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data         2214                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst         4590                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data        12691                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst          127                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data           64                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst           64                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst          127                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data           62                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst          117                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data           94                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst          132                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data           66                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst           73                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data           77                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst          134                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data           62                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst          122                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data           67                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst          134                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data           65                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst           72                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst          126                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data           89                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114542                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data     0.978261                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.947368                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.920904                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.727273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.922222                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.769231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data     0.750000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.738525                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.917763                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.918466                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.847819                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.253165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.121795                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.065851                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.373259                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.369499                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.093750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus10.inst     0.027397                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus13.inst     0.022388                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.430556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.206349                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.088320                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.514706                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.297297                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.368286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.463885                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.548776                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.229508                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.255319                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.220339                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.146067                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.269841                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.171053                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.183333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.218750                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.190476                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.321429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.349398                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.430108                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.253165                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.555556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.121795                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.341463                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.065851                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.490473                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.373259                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.588528                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.369499                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.747065                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.265625                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.093750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.313725                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.258065                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.191489                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.303030                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.inst     0.027397                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.181818                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.209677                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.253731                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.inst     0.022388                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.215385                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.430556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.360656                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.206349                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.393258                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.223892                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.253165                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.555556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.121795                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.341463                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.065851                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.490473                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.373259                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.588528                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.369499                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.747065                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.265625                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.093750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.313725                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.258065                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.191489                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.303030                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.inst     0.027397                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.181818                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.209677                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.253731                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.inst     0.022388                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.215385                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.430556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.360656                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.206349                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.393258                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.223892                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8336                       # number of writebacks
system.l2.writebacks::total                      8336                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 596                       # Transaction distribution
system.membus.trans_dist::ReadResp              15827                       # Transaction distribution
system.membus.trans_dist::WriteReq                672                       # Transaction distribution
system.membus.trans_dist::WriteResp               672                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8592                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13604                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              350                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            283                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             261                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10589                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10403                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15231                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           256                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          256                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        74280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        76816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  77592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        16640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        16640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4290                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2173824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2178114                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2194754                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             50177                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   50177    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               50177                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              30110                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             17234                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              47344                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             16468                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         16468                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles               23558501                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            148850                       # Number of instructions committed
system.switch_cpus00.committedOps              148850                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       142863                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             12590                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts        10128                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             142863                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       183157                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes       110792                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               47541                       # number of memory refs
system.switch_cpus00.num_load_insts             30294                       # Number of load instructions
system.switch_cpus00.num_store_insts            17247                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     23411904.726676                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     146596.273324                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.006223                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.993777                       # Percentage of idle cycles
system.switch_cpus00.Branches                   24843                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          666      0.45%      0.45% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu           93661     62.92%     63.37% # Class of executed instruction
system.switch_cpus00.op_class::IntMult            178      0.12%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     63.49% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          32520     21.85%     85.34% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         17272     11.60%     96.94% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         4553      3.06%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           148850                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits               4349                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits              2228                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits               6577                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits              2725                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses          2725                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles               23527782                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts             18753                       # Number of instructions committed
system.switch_cpus01.committedOps               18753                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses        17886                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls               762                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts         1599                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts              17886                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads        23933                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes        13961                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                6590                       # number of memory refs
system.switch_cpus01.num_load_insts              4349                       # Number of load instructions
system.switch_cpus01.num_store_insts             2241                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     23509347.825385                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     18434.174615                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000784                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999216                       # Percentage of idle cycles
system.switch_cpus01.Branches                    2778                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass          104      0.55%      0.55% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu           10959     58.44%     58.99% # Class of executed instruction
system.switch_cpus01.op_class::IntMult             62      0.33%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     59.32% # Class of executed instruction
system.switch_cpus01.op_class::MemRead           4454     23.75%     83.07% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite          2241     11.95%     95.02% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess          933      4.98%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total            18753                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits            3412753                       # DTB read hits
system.switch_cpus02.dtb.read_misses              254                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses        3324592                       # DTB read accesses
system.switch_cpus02.dtb.write_hits           1930004                       # DTB write hits
system.switch_cpus02.dtb.write_misses              28                       # DTB write misses
system.switch_cpus02.dtb.write_acv                 12                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses       1861469                       # DTB write accesses
system.switch_cpus02.dtb.data_hits            5342757                       # DTB hits
system.switch_cpus02.dtb.data_misses              282                       # DTB misses
system.switch_cpus02.dtb.data_acv                  12                       # DTB access violations
system.switch_cpus02.dtb.data_accesses        5186061                       # DTB accesses
system.switch_cpus02.itb.fetch_hits          22850472                       # ITB hits
system.switch_cpus02.itb.fetch_misses             257                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses      22850729                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles               23507549                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts          23346970                       # Number of instructions committed
system.switch_cpus02.committedOps            23346970                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses     22778021                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses        66777                       # Number of float alu accesses
system.switch_cpus02.num_func_calls            544328                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts      2013333                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts           22778021                       # number of integer instructions
system.switch_cpus02.num_fp_insts               66777                       # number of float instructions
system.switch_cpus02.num_int_register_reads     35657395                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes     18581152                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads        62101                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes        29259                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs             5372103                       # number of memory refs
system.switch_cpus02.num_load_insts           3441973                       # Number of load instructions
system.switch_cpus02.num_store_insts          1930130                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     560808.419525                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     22946740.580475                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.976143                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.023857                       # Percentage of idle cycles
system.switch_cpus02.Branches                 2808617                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass       267151      1.14%      1.14% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu        17462406     74.79%     75.94% # Class of executed instruction
system.switch_cpus02.op_class::IntMult         169171      0.72%     76.66% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     76.66% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd         12467      0.05%     76.72% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp          4097      0.02%     76.73% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt          8194      0.04%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            1      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv            15      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     76.77% # Class of executed instruction
system.switch_cpus02.op_class::MemRead        3453871     14.79%     91.56% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite       1930461      8.27%     99.83% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess        39430      0.17%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total         23347264                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits              30256                       # DTB read hits
system.switch_cpus03.dtb.read_misses              329                       # DTB read misses
system.switch_cpus03.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses           1826                       # DTB read accesses
system.switch_cpus03.dtb.write_hits             16410                       # DTB write hits
system.switch_cpus03.dtb.write_misses              35                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses           872                       # DTB write accesses
system.switch_cpus03.dtb.data_hits              46666                       # DTB hits
system.switch_cpus03.dtb.data_misses              364                       # DTB misses
system.switch_cpus03.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus03.dtb.data_accesses           2698                       # DTB accesses
system.switch_cpus03.itb.fetch_hits             26040                       # ITB hits
system.switch_cpus03.itb.fetch_misses             125                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses         26165                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles               23558692                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts            164467                       # Number of instructions committed
system.switch_cpus03.committedOps              164467                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses       158153                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          296                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              3711                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts        19998                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts             158153                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 296                       # number of float instructions
system.switch_cpus03.num_int_register_reads       209937                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes       120398                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs               47788                       # number of memory refs
system.switch_cpus03.num_load_insts             31145                       # Number of load instructions
system.switch_cpus03.num_store_insts            16643                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     23396207.909677                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     162484.090323                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.006897                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.993103                       # Percentage of idle cycles
system.switch_cpus03.Branches                   25245                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass         2946      1.79%      1.79% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu          105359     63.91%     65.70% # Class of executed instruction
system.switch_cpus03.op_class::IntMult            175      0.11%     65.80% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     65.80% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            24      0.01%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             3      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     65.82% # Class of executed instruction
system.switch_cpus03.op_class::MemRead          32311     19.60%     85.42% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite         16652     10.10%     95.52% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess         7382      4.48%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total           164852                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              88014                       # DTB read hits
system.switch_cpus04.dtb.read_misses              371                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses          34049                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             90225                       # DTB write hits
system.switch_cpus04.dtb.write_misses             106                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus04.dtb.data_hits             178239                       # DTB hits
system.switch_cpus04.dtb.data_misses              477                       # DTB misses
system.switch_cpus04.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          49565                       # DTB accesses
system.switch_cpus04.itb.fetch_hits            164514                       # ITB hits
system.switch_cpus04.itb.fetch_misses             152                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses        164666                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles               23968988                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            473602                       # Number of instructions committed
system.switch_cpus04.committedOps              473602                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       455778                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              9393                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        50273                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             455778                       # number of integer instructions
system.switch_cpus04.num_fp_insts                3618                       # number of float instructions
system.switch_cpus04.num_int_register_reads       652839                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       310923                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs              179376                       # number of memory refs
system.switch_cpus04.num_load_insts             88853                       # Number of load instructions
system.switch_cpus04.num_store_insts            90523                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     23493756.262706                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     475231.737294                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.019827                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.980173                       # Percentage of idle cycles
system.switch_cpus04.Branches                   62961                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         9818      2.07%      2.07% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu          270617     57.08%     59.15% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            571      0.12%     59.27% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     59.27% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd          1172      0.25%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv           227      0.05%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     59.57% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          91200     19.24%     78.81% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         90602     19.11%     97.92% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         9877      2.08%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           474084                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits               4816                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits              2228                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits               7044                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits              2725                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses          2725                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles               23558498                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts             19671                       # Number of instructions committed
system.switch_cpus05.committedOps               19671                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses        18799                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls               762                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts         2077                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts              18799                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads        24822                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes        14403                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs                7057                       # number of memory refs
system.switch_cpus05.num_load_insts              4816                       # Number of load instructions
system.switch_cpus05.num_store_insts             2241                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     23539135.561484                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     19362.438516                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.000822                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.999178                       # Percentage of idle cycles
system.switch_cpus05.Branches                    3263                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass          102      0.52%      0.52% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           11412     58.01%     58.53% # Class of executed instruction
system.switch_cpus05.op_class::IntMult             62      0.32%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus05.op_class::MemRead           4921     25.02%     83.86% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite          2241     11.39%     95.26% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess          933      4.74%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total            19671                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits               4079                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits              2155                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits               6234                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits              2671                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses          2671                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles               23558498                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts             17805                       # Number of instructions committed
system.switch_cpus06.committedOps               17805                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses        16975                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls               742                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts         1365                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts              16975                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads        22837                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes        13344                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs                6247                       # number of memory refs
system.switch_cpus06.num_load_insts              4079                       # Number of load instructions
system.switch_cpus06.num_store_insts             2168                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     23540973.505847                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     17524.494153                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000744                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999256                       # Percentage of idle cycles
system.switch_cpus06.Branches                    2496                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass          106      0.60%      0.60% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu           10381     58.30%     58.90% # Class of executed instruction
system.switch_cpus06.op_class::IntMult             62      0.35%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.25% # Class of executed instruction
system.switch_cpus06.op_class::MemRead           4179     23.47%     82.72% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite          2168     12.18%     94.89% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess          909      5.11%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total            17805                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits               4713                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits              2214                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits               6927                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits              2725                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses          2725                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles               23558498                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts             19413                       # Number of instructions committed
system.switch_cpus07.committedOps               19413                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses        18554                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls               762                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts         1962                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts              18554                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads        24563                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes        14274                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                6940                       # number of memory refs
system.switch_cpus07.num_load_insts              4713                       # Number of load instructions
system.switch_cpus07.num_store_insts             2227                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     23539389.682409                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     19108.317591                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000811                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999189                       # Percentage of idle cycles
system.switch_cpus07.Branches                    3135                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass          102      0.53%      0.53% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu           11271     58.06%     58.58% # Class of executed instruction
system.switch_cpus07.op_class::IntMult             62      0.32%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     58.90% # Class of executed instruction
system.switch_cpus07.op_class::MemRead           4818     24.82%     83.72% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite          2227     11.47%     95.19% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess          933      4.81%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total            19413                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits               4808                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits              2216                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits               7024                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits              2725                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses          2725                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles               23558498                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts             19611                       # Number of instructions committed
system.switch_cpus08.committedOps               19611                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses        18750                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls               762                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts         2059                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts              18750                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads        24761                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes        14373                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                7037                       # number of memory refs
system.switch_cpus08.num_load_insts              4808                       # Number of load instructions
system.switch_cpus08.num_store_insts             2229                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     23539194.659374                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     19303.340626                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000819                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999181                       # Percentage of idle cycles
system.switch_cpus08.Branches                    3234                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass          102      0.52%      0.52% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu           11372     57.99%     58.51% # Class of executed instruction
system.switch_cpus08.op_class::IntMult             62      0.32%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     58.82% # Class of executed instruction
system.switch_cpus08.op_class::MemRead           4913     25.05%     83.88% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite          2229     11.37%     95.24% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess          933      4.76%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total            19611                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits               4915                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits              2226                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits               7141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits              2725                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses          2725                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles               23558498                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts             19877                       # Number of instructions committed
system.switch_cpus09.committedOps               19877                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses        19012                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls               762                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts         2163                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts              19012                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads        25057                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes        14523                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                7154                       # number of memory refs
system.switch_cpus09.num_load_insts              4915                       # Number of load instructions
system.switch_cpus09.num_store_insts             2239                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     23538932.658731                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     19565.341269                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000831                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999169                       # Percentage of idle cycles
system.switch_cpus09.Branches                    3340                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass          104      0.52%      0.52% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu           11519     57.95%     58.47% # Class of executed instruction
system.switch_cpus09.op_class::IntMult             62      0.31%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     58.79% # Class of executed instruction
system.switch_cpus09.op_class::MemRead           5020     25.26%     84.04% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite          2239     11.26%     95.31% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess          933      4.69%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total            19877                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits               4023                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits              2156                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits               6179                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits              2671                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses          2671                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles               23558498                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts             17697                       # Number of instructions committed
system.switch_cpus10.committedOps               17697                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses        16866                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls               742                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts         1310                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts              16866                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads        22729                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes        13290                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                6192                       # number of memory refs
system.switch_cpus10.num_load_insts              4023                       # Number of load instructions
system.switch_cpus10.num_store_insts             2169                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     23541079.882048                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     17418.117952                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000739                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999261                       # Percentage of idle cycles
system.switch_cpus10.Branches                    2442                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass          106      0.60%      0.60% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu           10328     58.36%     58.96% # Class of executed instruction
system.switch_cpus10.op_class::IntMult             62      0.35%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus10.op_class::MemRead           4123     23.30%     82.61% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite          2169     12.26%     94.86% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess          909      5.14%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total            17697                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits               5056                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits              2229                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits               7285                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits              2725                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses          2725                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles               23558498                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts             20170                       # Number of instructions committed
system.switch_cpus11.committedOps               20170                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses        19302                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls               762                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts         2307                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts              19302                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads        25349                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes        14669                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                7298                       # number of memory refs
system.switch_cpus11.num_load_insts              5056                       # Number of load instructions
system.switch_cpus11.num_store_insts             2242                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     23538644.064037                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     19853.935963                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000843                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999157                       # Percentage of idle cycles
system.switch_cpus11.Branches                    3487                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass          104      0.52%      0.52% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu           11668     57.85%     58.36% # Class of executed instruction
system.switch_cpus11.op_class::IntMult             62      0.31%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus11.op_class::MemRead           5161     25.59%     84.26% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite          2242     11.12%     95.37% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess          933      4.63%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total            20170                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits               5172                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits              2223                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits               7395                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits              2725                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses          2725                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles               23558498                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts             20367                       # Number of instructions committed
system.switch_cpus12.committedOps               20367                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses        19499                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls               762                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts         2430                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts              19499                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads        25517                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes        14751                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                7408                       # number of memory refs
system.switch_cpus12.num_load_insts              5172                       # Number of load instructions
system.switch_cpus12.num_store_insts             2236                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     23538450.025967                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     20047.974033                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000851                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999149                       # Percentage of idle cycles
system.switch_cpus12.Branches                    3612                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass          102      0.50%      0.50% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu           11757     57.73%     58.23% # Class of executed instruction
system.switch_cpus12.op_class::IntMult             62      0.30%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     58.53% # Class of executed instruction
system.switch_cpus12.op_class::MemRead           5277     25.91%     84.44% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite          2236     10.98%     95.42% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess          933      4.58%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total            20367                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits               5288                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits              2241                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits               7529                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits              2725                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses          2725                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles               23558498                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts             20685                       # Number of instructions committed
system.switch_cpus13.committedOps               20685                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses        19812                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls               762                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts         2539                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts              19812                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads        25894                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes        14939                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                7542                       # number of memory refs
system.switch_cpus13.num_load_insts              5288                       # Number of load instructions
system.switch_cpus13.num_store_insts             2254                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     23538136.807153                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     20361.192847                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000864                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999136                       # Percentage of idle cycles
system.switch_cpus13.Branches                    3724                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass          104      0.50%      0.50% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu           11939     57.72%     58.22% # Class of executed instruction
system.switch_cpus13.op_class::IntMult             62      0.30%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     58.52% # Class of executed instruction
system.switch_cpus13.op_class::MemRead           5393     26.07%     84.59% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite          2254     10.90%     95.49% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess          933      4.51%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total            20685                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits               3966                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits              2158                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits               6124                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits              2671                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses          2671                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles               23558498                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts             17590                       # Number of instructions committed
system.switch_cpus14.committedOps               17590                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses        16758                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls               742                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts         1255                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts              16758                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads        22623                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes        13237                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                6137                       # number of memory refs
system.switch_cpus14.num_load_insts              3966                       # Number of load instructions
system.switch_cpus14.num_store_insts             2171                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     23541185.273284                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     17312.726716                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000735                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999265                       # Percentage of idle cycles
system.switch_cpus14.Branches                    2388                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass          106      0.60%      0.60% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu           10276     58.42%     59.02% # Class of executed instruction
system.switch_cpus14.op_class::IntMult             62      0.35%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus14.op_class::MemRead           4066     23.12%     82.49% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite          2171     12.34%     94.83% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess          909      5.17%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total            17590                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits               5400                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits              2385                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits               7785                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits              2959                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses          2959                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles               23558498                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts             21699                       # Number of instructions committed
system.switch_cpus15.committedOps               21699                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses        20772                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls               808                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts         2464                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts              20772                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads        27320                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes        15815                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                7798                       # number of memory refs
system.switch_cpus15.num_load_insts              5400                       # Number of load instructions
system.switch_cpus15.num_store_insts             2398                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     23537138.052821                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     21359.947179                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000907                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999093                       # Percentage of idle cycles
system.switch_cpus15.Branches                    3717                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass          106      0.49%      0.49% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu           12587     58.01%     58.50% # Class of executed instruction
system.switch_cpus15.op_class::IntMult             62      0.29%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus15.op_class::MemRead           5508     25.38%     84.17% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite          2399     11.06%     95.22% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess         1037      4.78%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total            21699                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       232895                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       107120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        22085                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4784                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2708                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2076                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                596                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            105108                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               672                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              672                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        17256                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        76586                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9402                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             349                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           290                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            639                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12474                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12474                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         84127                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20385                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         2468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side          481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side       225608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side        44425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         3439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         6804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side        12149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side        37829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side          441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side          256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          260                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side          347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side          436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side          388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side          354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side          376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side          391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side          420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side          286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side          488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                341030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        27072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side        16139                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        12800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        13224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side      9549312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      1500543                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       128192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side       219512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       483712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      1351392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side         8256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        12456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         4352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side         6248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         8512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side         9064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side         7488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        12648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side         8960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        10280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side         4672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side         8488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side         8576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side         9832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side         7936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        10472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side         8896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        10664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side         4736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side         7592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        12160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        13096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13497282                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           26804                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           260967                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.830251                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.060431                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 230224     88.22%     88.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10044      3.85%     92.07% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2734      1.05%     93.12% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1856      0.71%     93.83% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    856      0.33%     94.16% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    698      0.27%     94.42% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    538      0.21%     94.63% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    543      0.21%     94.84% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    597      0.23%     95.07% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    603      0.23%     95.30% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   740      0.28%     95.58% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   492      0.19%     95.77% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   718      0.28%     96.04% # Request fanout histogram
system.tol2bus.snoop_fanout::13                  1425      0.55%     96.59% # Request fanout histogram
system.tol2bus.snoop_fanout::14                  2077      0.80%     97.39% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  6741      2.58%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    81      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             260967                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
