<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="s_axi_lite_control_generate_0/axi_state[5]"/>
        <net name="s_axi_lite_control_generate_0/axi_state[4]"/>
        <net name="s_axi_lite_control_generate_0/axi_state[3]"/>
        <net name="s_axi_lite_control_generate_0/axi_state[2]"/>
        <net name="s_axi_lite_control_generate_0/axi_state[1]"/>
        <net name="s_axi_lite_control_generate_0/axi_state[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
