{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 03 21:43:27 2012 " "Info: Processing started: Sat Mar 03 21:43:27 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PC8001 -c PC8001 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PC8001 -c PC8001" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ukprom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/ukprom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ukprom " "Info: Found entity 1: ukprom" {  } { { "rtl/ukprom.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ukprom.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ukp.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file rtl/ukp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ukp " "Info: Found entity 1: ukp" {  } { { "rtl/ukp.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ukp.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 keymap " "Info: Found entity 2: keymap" {  } { { "rtl/ukp.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ukp.v" 212 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/switch.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file rtl/switch.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtc.v 8 8 " "Info: Found 8 design units, including 8 entities, in source file rtl/rtc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtc " "Info: Found entity 1: rtc" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 count10c " "Info: Found entity 2: count10c" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 83 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 count101 " "Info: Found entity 3: count101" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 99 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 count10 " "Info: Found entity 4: count10" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 115 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 count3c " "Info: Found entity 5: count3c" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 130 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 count4c " "Info: Found entity 6: count4c" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 142 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 count6 " "Info: Found entity 7: count6" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 154 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 count121 " "Info: Found entity 8: count121" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 169 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc8001 " "Info: Found entity 1: pc8001" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/crtc.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file rtl/crtc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crtc " "Info: Found entity 1: crtc" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/crtc.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 colordata " "Info: Found entity 2: colordata" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/crtc.v" 288 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cg " "Info: Found entity 3: cg" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/crtc.v" 319 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/clockgen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/clockgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockgen " "Info: Found entity 1: clockgen" {  } { { "rtl/clockgen.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/clockgen.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ata_data ATA_DATA boot.v(20) " "Info (10281): Verilog HDL Declaration information at boot.v(20): object \"ata_data\" differs only in case from object \"ATA_DATA\" in the same scope" {  } { { "rtl/boot.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/boot.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/boot.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 boot " "Info: Found entity 1: boot" {  } { { "rtl/boot.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/boot.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic fz80.v(286) " "Warning (10463): Verilog HDL Declaration warning at fz80.v(286): \"logic\" is SystemVerilog-2005 keyword" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 286 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_if2 S_IF2 fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_if2\" differs only in case from object \"S_IF2\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_imm1 S_IMM1 fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_imm1\" differs only in case from object \"S_IMM1\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_imm2 S_IMM2 fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_imm2\" differs only in case from object \"S_IMM2\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_mr1 S_MR1 fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_mr1\" differs only in case from object \"S_MR1\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_mr2 S_MR2 fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_mr2\" differs only in case from object \"S_MR2\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_disp S_DISP fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_disp\" differs only in case from object \"S_DISP\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_in S_IN fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_in\" differs only in case from object \"S_IN\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_iack S_IACK fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_iack\" differs only in case from object \"S_IACK\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_mw1 S_MW1 fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_mw1\" differs only in case from object \"S_MW1\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_mw2 S_MW2 fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_mw2\" differs only in case from object \"S_MW2\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_out S_OUT fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_out\" differs only in case from object \"S_OUT\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fz80/fz80.v 15 15 " "Info: Found 15 design units, including 15 entities, in source file rtl/fz80/fz80.v" { { "Info" "ISGN_ENTITY_NAME" "1 fz80 " "Info: Found entity 1: fz80" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 seq " "Info: Found entity 2: seq" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 862 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 asu " "Info: Found entity 3: asu" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 1113 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 alu " "Info: Found entity 4: alu" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 1201 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 reg_a " "Info: Found entity 5: reg_a" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 1287 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 reg_f " "Info: Found entity 6: reg_f" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 1306 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 reg_simple " "Info: Found entity 7: reg_simple" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 1325 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 reg_simplec " "Info: Found entity 8: reg_simplec" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 1337 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 reg_dual2 " "Info: Found entity 9: reg_dual2" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 1350 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 reg_2 " "Info: Found entity 10: reg_2" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 1368 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 reg_2s " "Info: Found entity 11: reg_2s" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 1381 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 reg_quad3 " "Info: Found entity 12: reg_quad3" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 1395 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 reg_pch " "Info: Found entity 13: reg_pch" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 1434 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 reg_pcl " "Info: Found entity 14: reg_pcl" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 1455 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 reg_r " "Info: Found entity 15: reg_r" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 1488 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ip/aramb4_s8_s8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/ip/aramb4_s8_s8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARAMB4_S8_S8 " "Info: Found entity 1: ARAMB4_S8_S8" {  } { { "rtl/ip/ARAMB4_S8_S8.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ip/ARAMB4_S8_S8.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ip/aramb4_s4_s8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/ip/aramb4_s4_s8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARAMB4_S4_S8 " "Info: Found entity 1: ARAMB4_S4_S8" {  } { { "rtl/ip/ARAMB4_S4_S8.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ip/ARAMB4_S4_S8.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ip/aramb4_s4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/ip/aramb4_s4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARAMB4_S4 " "Info: Found entity 1: ARAMB4_S4" {  } { { "rtl/ip/ARAMB4_S4.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ip/ARAMB4_S4.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/altip/altip_inside_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/altip/altip_inside_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altip_inside_rom " "Info: Found entity 1: altip_inside_rom" {  } { { "rtl/altip/altip_inside_rom.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/altip/altip_inside_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/altip/altip_inside_ram_32kb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/altip/altip_inside_ram_32kb.v" { { "Info" "ISGN_ENTITY_NAME" "1 altip_inside_ram_32KB " "Info: Found entity 1: altip_inside_ram_32KB" {  } { { "rtl/altip/altip_inside_ram_32KB.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/altip/altip_inside_ram_32KB.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/altip/pll0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/altip/pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0 " "Info: Found entity 1: pll0" {  } { { "rtl/altip/pll0.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/altip/pll0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cnt_cy rtc.v(21) " "Warning (10236): Verilog HDL Implicit Net warning at rtc.v(21): created implicit net for \"cnt_cy\"" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m1 pc.v(389) " "Warning (10236): Verilog HDL Implicit Net warning at pc.v(389): created implicit net for \"m1\"" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 389 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_a clockgen.v(14) " "Warning (10236): Verilog HDL Implicit Net warning at clockgen.v(14): created implicit net for \"full_a\"" {  } { { "rtl/clockgen.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/clockgen.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_b clockgen.v(15) " "Warning (10236): Verilog HDL Implicit Net warning at clockgen.v(15): created implicit net for \"full_b\"" {  } { { "rtl/clockgen.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/clockgen.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iff2 fz80.v(662) " "Warning (10236): Verilog HDL Implicit Net warning at fz80.v(662): created implicit net for \"iff2\"" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 662 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co_pc fz80.v(819) " "Warning (10236): Verilog HDL Implicit Net warning at fz80.v(819): created implicit net for \"co_pc\"" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 819 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pc8001 " "Info: Elaborating entity \"pc8001\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_iplrom_do pc.v(150) " "Warning (10858): Verilog HDL warning at pc.v(150): object w_iplrom_do used but never assigned" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 150 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_i_sw_0 pc.v(186) " "Warning (10036): Verilog HDL or VHDL warning at pc.v(186): object \"w_i_sw_0\" assigned a value but never read" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_i_sw_1 pc.v(189) " "Warning (10036): Verilog HDL or VHDL warning at pc.v(189): object \"w_i_sw_1\" assigned a value but never read" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_inside_ram_data pc.v(197) " "Warning (10858): Verilog HDL warning at pc.v(197): object w_inside_ram_data used but never assigned" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 197 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "porte0h pc.v(260) " "Warning (10036): Verilog HDL or VHDL warning at pc.v(260): object \"porte0h\" assigned a value but never read" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "portefh pc.v(261) " "Warning (10036): Verilog HDL or VHDL warning at pc.v(261): object \"portefh\" assigned a value but never read" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_memmory_data pc.v(307) " "Warning (10036): Verilog HDL or VHDL warning at pc.v(307): object \"w_memmory_data\" assigned a value but never read" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "narrow_wr pc.v(502) " "Warning (10036): Verilog HDL or VHDL warning at pc.v(502): object \"narrow_wr\" assigned a value but never read" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 502 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pc.v(236) " "Warning (10230): Verilog HDL assignment warning at pc.v(236): truncated value with size 32 to match size of target (6)" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pc.v(329) " "Warning (10230): Verilog HDL assignment warning at pc.v(329): truncated value with size 32 to match size of target (6)" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(583) " "Warning (10230): Verilog HDL assignment warning at pc.v(583): truncated value with size 32 to match size of target (12)" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug pc.v(85) " "Warning (10034): Output port \"debug\" at pc.v(85) has no driver" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0 pll0:system_clk " "Info: Elaborating entity \"pll0\" for hierarchy \"pll0:system_clk\"" {  } { { "rtl/pc.v" "system_clk" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 216 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll0:system_clk\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll0:system_clk\|altpll:altpll_component\"" {  } { { "rtl/altip/pll0.v" "altpll_component" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/altip/pll0.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll0:system_clk\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll0:system_clk\|altpll:altpll_component\"" {  } { { "rtl/altip/pll0.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/altip/pll0.v" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll0:system_clk\|altpll:altpll_component " "Info: Instantiated megafunction \"pll0:system_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 7 " "Info: Parameter \"clk0_divide_by\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Info: Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 4 " "Info: Parameter \"clk1_divide_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 9 " "Info: Parameter \"clk1_multiply_by\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Info: Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 46728 " "Info: Parameter \"inclk0_input_frequency\" = \"46728\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll0 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rtl/altip/pll0.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/altip/pll0.v" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fz80 fz80:Z80 " "Info: Elaborating entity \"fz80\" for hierarchy \"fz80:Z80\"" {  } { { "rtl/pc.v" "Z80" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 394 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fz80.v(82) " "Info (10264): Verilog HDL Case Statement information at fz80.v(82): all case item expressions in this case statement are onehot" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 82 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fz80.v(154) " "Info (10264): Verilog HDL Case Statement information at fz80.v(154): all case item expressions in this case statement are onehot" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 154 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu fz80:Z80\|alu:alu " "Info: Elaborating entity \"alu\" for hierarchy \"fz80:Z80\|alu:alu\"" {  } { { "rtl/fz80/fz80.v" "alu" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 571 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asu fz80:Z80\|asu:asu " "Info: Elaborating entity \"asu\" for hierarchy \"fz80:Z80\|asu:asu\"" {  } { { "rtl/fz80/fz80.v" "asu" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 619 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 fz80.v(1122) " "Warning (10230): Verilog HDL assignment warning at fz80.v(1122): truncated value with size 16 to match size of target (8)" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 1122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 fz80.v(1165) " "Warning (10230): Verilog HDL assignment warning at fz80.v(1165): truncated value with size 8 to match size of target (7)" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 1165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 fz80.v(1166) " "Warning (10230): Verilog HDL assignment warning at fz80.v(1166): truncated value with size 8 to match size of target (7)" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq fz80:Z80\|seq:seq " "Info: Elaborating entity \"seq\" for hierarchy \"fz80:Z80\|seq:seq\"" {  } { { "rtl/fz80/fz80.v" "seq" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 674 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_a fz80:Z80\|reg_a:reg_a " "Info: Elaborating entity \"reg_a\" for hierarchy \"fz80:Z80\|reg_a:reg_a\"" {  } { { "rtl/fz80/fz80.v" "reg_a" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 779 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_f fz80:Z80\|reg_f:reg_f " "Info: Elaborating entity \"reg_f\" for hierarchy \"fz80:Z80\|reg_f:reg_f\"" {  } { { "rtl/fz80/fz80.v" "reg_f" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 782 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dual2 fz80:Z80\|reg_dual2:reg_b " "Info: Elaborating entity \"reg_dual2\" for hierarchy \"fz80:Z80\|reg_dual2:reg_b\"" {  } { { "rtl/fz80/fz80.v" "reg_b" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 785 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_quad3 fz80:Z80\|reg_quad3:reg_h " "Info: Elaborating entity \"reg_quad3\" for hierarchy \"fz80:Z80\|reg_quad3:reg_h\"" {  } { { "rtl/fz80/fz80.v" "reg_h" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 803 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_2s fz80:Z80\|reg_2s:reg_sph " "Info: Elaborating entity \"reg_2s\" for hierarchy \"fz80:Z80\|reg_2s:reg_sph\"" {  } { { "rtl/fz80/fz80.v" "reg_sph" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 812 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pch fz80:Z80\|reg_pch:reg_pch " "Info: Elaborating entity \"reg_pch\" for hierarchy \"fz80:Z80\|reg_pch:reg_pch\"" {  } { { "rtl/fz80/fz80.v" "reg_pch" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 822 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pcl fz80:Z80\|reg_pcl:reg_pcl " "Info: Elaborating entity \"reg_pcl\" for hierarchy \"fz80:Z80\|reg_pcl:reg_pcl\"" {  } { { "rtl/fz80/fz80.v" "reg_pcl" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 827 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_2 fz80:Z80\|reg_2:reg_adrh " "Info: Elaborating entity \"reg_2\" for hierarchy \"fz80:Z80\|reg_2:reg_adrh\"" {  } { { "rtl/fz80/fz80.v" "reg_adrh" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 831 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_r fz80:Z80\|reg_r:reg_r " "Info: Elaborating entity \"reg_r\" for hierarchy \"fz80:Z80\|reg_r:reg_r\"" {  } { { "rtl/fz80/fz80.v" "reg_r" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 841 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_simplec fz80:Z80\|reg_simplec:reg_i " "Info: Elaborating entity \"reg_simplec\" for hierarchy \"fz80:Z80\|reg_simplec:reg_i\"" {  } { { "rtl/fz80/fz80.v" "reg_i" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 846 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_simple fz80:Z80\|reg_simple:reg_data " "Info: Elaborating entity \"reg_simple\" for hierarchy \"fz80:Z80\|reg_simple:reg_data\"" {  } { { "rtl/fz80/fz80.v" "reg_data" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v" 850 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crtc crtc:crtc " "Info: Elaborating entity \"crtc\" for hierarchy \"crtc:crtc\"" {  } { { "rtl/pc.v" "crtc" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 494 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 crtc.v(93) " "Warning (10230): Verilog HDL assignment warning at crtc.v(93): truncated value with size 32 to match size of target (3)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/crtc.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 crtc.v(103) " "Warning (10230): Verilog HDL assignment warning at crtc.v(103): truncated value with size 32 to match size of target (7)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/crtc.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 crtc.v(107) " "Warning (10230): Verilog HDL assignment warning at crtc.v(107): truncated value with size 32 to match size of target (4)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/crtc.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 crtc.v(108) " "Warning (10230): Verilog HDL assignment warning at crtc.v(108): truncated value with size 32 to match size of target (9)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/crtc.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 crtc.v(111) " "Warning (10230): Verilog HDL assignment warning at crtc.v(111): truncated value with size 32 to match size of target (10)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/crtc.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 crtc.v(128) " "Warning (10230): Verilog HDL assignment warning at crtc.v(128): truncated value with size 32 to match size of target (12)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/crtc.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 crtc.v(129) " "Warning (10230): Verilog HDL assignment warning at crtc.v(129): truncated value with size 32 to match size of target (7)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/crtc.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 crtc.v(142) " "Warning (10230): Verilog HDL assignment warning at crtc.v(142): truncated value with size 32 to match size of target (7)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/crtc.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 crtc.v(143) " "Warning (10230): Verilog HDL assignment warning at crtc.v(143): truncated value with size 32 to match size of target (7)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/crtc.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 crtc.v(157) " "Warning (10230): Verilog HDL assignment warning at crtc.v(157): truncated value with size 32 to match size of target (6)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/crtc.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 crtc.v(170) " "Warning (10230): Verilog HDL assignment warning at crtc.v(170): truncated value with size 32 to match size of target (5)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/crtc.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colordata crtc:crtc\|colordata:colordata " "Info: Elaborating entity \"colordata\" for hierarchy \"crtc:crtc\|colordata:colordata\"" {  } { { "rtl/crtc.v" "colordata" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/crtc.v" 193 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARAMB4_S8_S8 crtc:crtc\|ARAMB4_S8_S8:rowbuf " "Info: Elaborating entity \"ARAMB4_S8_S8\" for hierarchy \"crtc:crtc\|ARAMB4_S8_S8:rowbuf\"" {  } { { "rtl/crtc.v" "rowbuf" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/crtc.v" 238 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram crtc:crtc\|ARAMB4_S8_S8:rowbuf\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"crtc:crtc\|ARAMB4_S8_S8:rowbuf\|altsyncram:altsyncram_component\"" {  } { { "rtl/ip/ARAMB4_S8_S8.v" "altsyncram_component" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ip/ARAMB4_S8_S8.v" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "crtc:crtc\|ARAMB4_S8_S8:rowbuf\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"crtc:crtc\|ARAMB4_S8_S8:rowbuf\|altsyncram:altsyncram_component\"" {  } { { "rtl/ip/ARAMB4_S8_S8.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ip/ARAMB4_S8_S8.v" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crtc:crtc\|ARAMB4_S8_S8:rowbuf\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"crtc:crtc\|ARAMB4_S8_S8:rowbuf\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Info: Parameter \"widthad_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Info: Parameter \"numwords_b\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Info: Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Info: Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Info: Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b CLEAR1 " "Info: Parameter \"indata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b CLEAR1 " "Info: Parameter \"wrcontrol_aclr_b\" = \"CLEAR1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Info: Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rtl/ip/ARAMB4_S8_S8.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ip/ARAMB4_S8_S8.v" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hh52.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hh52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hh52 " "Info: Found entity 1: altsyncram_hh52" {  } { { "db/altsyncram_hh52.tdf" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/altsyncram_hh52.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hh52 crtc:crtc\|ARAMB4_S8_S8:rowbuf\|altsyncram:altsyncram_component\|altsyncram_hh52:auto_generated " "Info: Elaborating entity \"altsyncram_hh52\" for hierarchy \"crtc:crtc\|ARAMB4_S8_S8:rowbuf\|altsyncram:altsyncram_component\|altsyncram_hh52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cg crtc:crtc\|cg:cg " "Info: Elaborating entity \"cg\" for hierarchy \"crtc:crtc\|cg:cg\"" {  } { { "rtl/crtc.v" "cg" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/crtc.v" 245 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ukp ukp:ukp " "Info: Elaborating entity \"ukp\" for hierarchy \"ukp:ukp\"" {  } { { "rtl/pc.v" "ukp" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 556 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ukp.v(92) " "Warning (10230): Verilog HDL assignment warning at ukp.v(92): truncated value with size 32 to match size of target (8)" {  } { { "rtl/ukp.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ukp.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ukp.v(108) " "Warning (10230): Verilog HDL assignment warning at ukp.v(108): truncated value with size 32 to match size of target (10)" {  } { { "rtl/ukp.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ukp.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ukp.v(118) " "Warning (10230): Verilog HDL assignment warning at ukp.v(118): truncated value with size 32 to match size of target (3)" {  } { { "rtl/ukp.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ukp.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ukp.v(124) " "Warning (10230): Verilog HDL assignment warning at ukp.v(124): truncated value with size 32 to match size of target (6)" {  } { { "rtl/ukp.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ukp.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ukp.v(126) " "Warning (10230): Verilog HDL assignment warning at ukp.v(126): truncated value with size 32 to match size of target (14)" {  } { { "rtl/ukp.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ukp.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockgen ukp:ukp\|clockgen:clockgen " "Info: Elaborating entity \"clockgen\" for hierarchy \"ukp:ukp\|clockgen:clockgen\"" {  } { { "rtl/ukp.v" "clockgen" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ukp.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clockgen.v(17) " "Warning (10230): Verilog HDL assignment warning at clockgen.v(17): truncated value with size 32 to match size of target (5)" {  } { { "rtl/clockgen.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/clockgen.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clockgen.v(21) " "Warning (10230): Verilog HDL assignment warning at clockgen.v(21): truncated value with size 32 to match size of target (6)" {  } { { "rtl/clockgen.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/clockgen.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clockgen.v(25) " "Warning (10230): Verilog HDL assignment warning at clockgen.v(25): truncated value with size 32 to match size of target (2)" {  } { { "rtl/clockgen.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/clockgen.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ukprom ukp:ukp\|ukprom:ukprom " "Info: Elaborating entity \"ukprom\" for hierarchy \"ukp:ukp\|ukprom:ukprom\"" {  } { { "rtl/ukp.v" "ukprom" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ukp.v" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keymap ukp:ukp\|keymap:keymap " "Info: Elaborating entity \"keymap\" for hierarchy \"ukp:ukp\|keymap:keymap\"" {  } { { "rtl/ukp.v" "keymap" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ukp.v" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARAMB4_S4_S8 ukp:ukp\|ARAMB4_S4_S8:keyboard " "Info: Elaborating entity \"ARAMB4_S4_S8\" for hierarchy \"ukp:ukp\|ARAMB4_S4_S8:keyboard\"" {  } { { "rtl/ukp.v" "keyboard" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ukp.v" 206 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ukp:ukp\|ARAMB4_S4_S8:keyboard\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ukp:ukp\|ARAMB4_S4_S8:keyboard\|altsyncram:altsyncram_component\"" {  } { { "rtl/ip/ARAMB4_S4_S8.v" "altsyncram_component" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ip/ARAMB4_S4_S8.v" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ukp:ukp\|ARAMB4_S4_S8:keyboard\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ukp:ukp\|ARAMB4_S4_S8:keyboard\|altsyncram:altsyncram_component\"" {  } { { "rtl/ip/ARAMB4_S4_S8.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ip/ARAMB4_S4_S8.v" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ukp:ukp\|ARAMB4_S4_S8:keyboard\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ukp:ukp\|ARAMB4_S4_S8:keyboard\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Info: Parameter \"widthad_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Info: Parameter \"numwords_b\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Info: Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Info: Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Info: Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b CLEAR1 " "Info: Parameter \"indata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b CLEAR1 " "Info: Parameter \"wrcontrol_aclr_b\" = \"CLEAR1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Info: Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rtl/ip/ARAMB4_S4_S8.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ip/ARAMB4_S4_S8.v" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4k52.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4k52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4k52 " "Info: Found entity 1: altsyncram_4k52" {  } { { "db/altsyncram_4k52.tdf" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/altsyncram_4k52.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4k52 ukp:ukp\|ARAMB4_S4_S8:keyboard\|altsyncram:altsyncram_component\|altsyncram_4k52:auto_generated " "Info: Elaborating entity \"altsyncram_4k52\" for hierarchy \"ukp:ukp\|ARAMB4_S4_S8:keyboard\|altsyncram:altsyncram_component\|altsyncram_4k52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtc rtc:rtc " "Info: Elaborating entity \"rtc\" for hierarchy \"rtc:rtc\"" {  } { { "rtl/pc.v" "rtc" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 571 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 rtc.v(56) " "Warning (10230): Verilog HDL assignment warning at rtc.v(56): truncated value with size 32 to match size of target (24)" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count10 rtc:rtc\|count10:c_second0 " "Info: Elaborating entity \"count10\" for hierarchy \"rtc:rtc\|count10:c_second0\"" {  } { { "rtl/rtc.v" "c_second0" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rtc.v(125) " "Warning (10230): Verilog HDL assignment warning at rtc.v(125): truncated value with size 32 to match size of target (4)" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count6 rtc:rtc\|count6:c_second1 " "Info: Elaborating entity \"count6\" for hierarchy \"rtc:rtc\|count6:c_second1\"" {  } { { "rtl/rtc.v" "c_second1" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rtc.v(164) " "Warning (10230): Verilog HDL assignment warning at rtc.v(164): truncated value with size 32 to match size of target (3)" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count10c rtc:rtc\|count10c:c_hour0 " "Info: Elaborating entity \"count10c\" for hierarchy \"rtc:rtc\|count10c:c_hour0\"" {  } { { "rtl/rtc.v" "c_hour0" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rtc.v(94) " "Warning (10230): Verilog HDL assignment warning at rtc.v(94): truncated value with size 32 to match size of target (4)" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count3c rtc:rtc\|count3c:c_hour1 " "Info: Elaborating entity \"count3c\" for hierarchy \"rtc:rtc\|count3c:c_hour1\"" {  } { { "rtl/rtc.v" "c_hour1" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 rtc.v(138) " "Warning (10230): Verilog HDL assignment warning at rtc.v(138): truncated value with size 32 to match size of target (2)" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count101 rtc:rtc\|count101:c_day0 " "Info: Elaborating entity \"count101\" for hierarchy \"rtc:rtc\|count101:c_day0\"" {  } { { "rtl/rtc.v" "c_day0" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rtc.v(110) " "Warning (10230): Verilog HDL assignment warning at rtc.v(110): truncated value with size 32 to match size of target (4)" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count4c rtc:rtc\|count4c:c_day1 " "Info: Elaborating entity \"count4c\" for hierarchy \"rtc:rtc\|count4c:c_day1\"" {  } { { "rtl/rtc.v" "c_day1" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 rtc.v(150) " "Warning (10230): Verilog HDL assignment warning at rtc.v(150): truncated value with size 32 to match size of target (2)" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count121 rtc:rtc\|count121:c_month " "Info: Elaborating entity \"count121\" for hierarchy \"rtc:rtc\|count121:c_month\"" {  } { { "rtl/rtc.v" "c_month" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rtc.v(178) " "Warning (10230): Verilog HDL assignment warning at rtc.v(178): truncated value with size 32 to match size of target (4)" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_el14.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_el14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_el14 " "Info: Found entity 1: altsyncram_el14" {  } { { "db/altsyncram_el14.tdf" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/altsyncram_el14.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_lgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lgc " "Info: Found entity 1: mux_lgc" {  } { { "db/mux_lgc.tdf" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/mux_lgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9jf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_9jf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9jf " "Info: Found entity 1: decode_9jf" {  } { { "db/decode_9jf.tdf" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/decode_9jf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p4i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_p4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p4i " "Info: Found entity 1: cntr_p4i" {  } { { "db/cntr_p4i.tdf" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/cntr_p4i.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o4c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_o4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o4c " "Info: Found entity 1: cmpr_o4c" {  } { { "db/cmpr_o4c.tdf" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/cmpr_o4c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ti.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_4ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ti " "Info: Found entity 1: cntr_4ti" {  } { { "db/cntr_4ti.tdf" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/cntr_4ti.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_84i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_84i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_84i " "Info: Found entity 1: cntr_84i" {  } { { "db/cntr_84i.tdf" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/cntr_84i.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n4c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_n4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n4c " "Info: Found entity 1: cmpr_n4c" {  } { { "db/cmpr_n4c.tdf" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/cmpr_n4c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_umi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_umi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_umi " "Info: Found entity 1: cntr_umi" {  } { { "db/cntr_umi.tdf" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/cntr_umi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_j4c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_j4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_j4c " "Info: Found entity 1: cmpr_j4c" {  } { { "db/cmpr_j4c.tdf" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/cmpr_j4c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "crtc:crtc\|cg:cg\|Ram0_rtl_0 " "Info: Inferred altsyncram megafunction from the following design logic: \"crtc:crtc\|cg:cg\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Info: Parameter WIDTHAD_A set to 11" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Info: Parameter NUMWORDS_A set to 2048" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Info: Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PC8001.rom0_cg_cbc.hdl.mif " "Info: Parameter INIT_FILE set to db/PC8001.rom0_cg_cbc.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ukp:ukp\|ukprom:ukprom\|WideOr7_rtl_0 " "Info: Inferred altsyncram megafunction from the following design logic: \"ukp:ukp\|ukprom:ukprom\|WideOr7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Info: Parameter WIDTH_A set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Info: Parameter WIDTHAD_A set to 10" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Info: Parameter NUMWORDS_A set to 1024" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE PC8001.pc80010.rtl.mif " "Info: Parameter INIT_FILE set to PC8001.pc80010.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "crtc:crtc\|cg:cg\|altsyncram:Ram0_rtl_0 " "Info: Elaborated megafunction instantiation \"crtc:crtc\|cg:cg\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crtc:crtc\|cg:cg\|altsyncram:Ram0_rtl_0 " "Info: Instantiated megafunction \"crtc:crtc\|cg:cg\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Info: Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Info: Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PC8001.rom0_cg_cbc.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/PC8001.rom0_cg_cbc.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ph51.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ph51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ph51 " "Info: Found entity 1: altsyncram_ph51" {  } { { "db/altsyncram_ph51.tdf" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/altsyncram_ph51.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ukp:ukp\|ukprom:ukprom\|altsyncram:WideOr7_rtl_0 " "Info: Elaborated megafunction instantiation \"ukp:ukp\|ukprom:ukprom\|altsyncram:WideOr7_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ukp:ukp\|ukprom:ukprom\|altsyncram:WideOr7_rtl_0 " "Info: Instantiated megafunction \"ukp:ukp\|ukprom:ukprom\|altsyncram:WideOr7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Info: Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Info: Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Info: Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE PC8001.pc80010.rtl.mif " "Info: Parameter \"INIT_FILE\" = \"PC8001.pc80010.rtl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qku.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qku.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qku " "Info: Found entity 1: altsyncram_qku" {  } { { "db/altsyncram_qku.tdf" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/altsyncram_qku.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[0\] GND " "Warning (13410): Pin \"debug\[0\]\" is stuck at GND" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[1\] GND " "Warning (13410): Pin \"debug\[1\]\" is stuck at GND" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[2\] GND " "Warning (13410): Pin \"debug\[2\]\" is stuck at GND" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[3\] GND " "Warning (13410): Pin \"debug\[3\]\" is stuck at GND" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[4\] GND " "Warning (13410): Pin \"debug\[4\]\" is stuck at GND" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[5\] GND " "Warning (13410): Pin \"debug\[5\]\" is stuck at GND" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[6\] GND " "Warning (13410): Pin \"debug\[6\]\" is stuck at GND" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[7\] GND " "Warning (13410): Pin \"debug\[7\]\" is stuck at GND" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fz80:Z80\|seq:seq\|iff1 " "Info: Register \"fz80:Z80\|seq:seq\|iff1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fz80:Z80\|seq:seq\|intmode\[0\] " "Info: Register \"fz80:Z80\|seq:seq\|intmode\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fz80:Z80\|seq:seq\|intmode\[1\] " "Info: Register \"fz80:Z80\|seq:seq\|intmode\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ukp:ukp\|state~5 " "Info: Register \"ukp:ukp\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ukp:ukp\|state~6 " "Info: Register \"ukp:ukp\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "crtc:crtc\|state~5 " "Info: Register \"crtc:crtc\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "crtc:crtc\|state~6 " "Info: Register \"crtc:crtc\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "crtc:crtc\|ARAMB4_S8_S8:rowbuf\|altsyncram:altsyncram_component\|altsyncram_hh52:auto_generated\|ALTSYNCRAM 2 " "Info: Removed 2 MSB VCC or GND address nodes from RAM block \"crtc:crtc\|ARAMB4_S8_S8:rowbuf\|altsyncram:altsyncram_component\|altsyncram_hh52:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_hh52.tdf" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/altsyncram_hh52.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "rtl/ip/ARAMB4_S8_S8.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ip/ARAMB4_S8_S8.v" 87 0 0 } } { "rtl/crtc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/crtc.v" 238 0 0 } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 494 0 0 } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ukp:ukp\|ARAMB4_S4_S8:keyboard\|altsyncram:altsyncram_component\|altsyncram_4k52:auto_generated\|ALTSYNCRAM 4 " "Info: Removed 4 MSB VCC or GND address nodes from RAM block \"ukp:ukp\|ARAMB4_S4_S8:keyboard\|altsyncram:altsyncram_component\|altsyncram_4k52:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_4k52.tdf" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/altsyncram_4k52.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "rtl/ip/ARAMB4_S4_S8.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ip/ARAMB4_S4_S8.v" 87 0 0 } } { "rtl/ukp.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ukp.v" 206 0 0 } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 556 0 0 } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/home/inouema/work/git/pc-8001on1chipmsx/project/PC8001.map.smsg " "Info: Generated suppressed messages file D:/home/inouema/work/git/pc-8001on1chipmsx/project/PC8001.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 117 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 117 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "pll0:system_clk\|altpll:altpll_component\|pll " "Info: Adding node \"pll0:system_clk\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_CLK_EXT " "Warning (15610): No output dependent on input pin \"I_CLK_EXT\"" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_SW_0 " "Warning (15610): No output dependent on input pin \"I_SW_0\"" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_SW_1 " "Warning (15610): No output dependent on input pin \"I_SW_1\"" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3650 " "Info: Implemented 3650 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Info: Implemented 41 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Info: Implemented 10 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3507 " "Info: Implemented 3507 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "82 " "Info: Implemented 82 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "335 " "Info: Peak virtual memory: 335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 03 21:43:48 2012 " "Info: Processing ended: Sat Mar 03 21:43:48 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 03 21:43:48 2012 " "Info: Processing started: Sat Mar 03 21:43:48 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PC8001 -c PC8001 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off PC8001 -c PC8001" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "PC8001 EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"PC8001\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "pll0:system_clk\|altpll:altpll_component\|pll " "Info: Implementing parameter values for PLL \"pll0:system_clk\|altpll:altpll_component\|pll\"" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll0:system_clk\|altpll:altpll_component\|_clk0 9 7 0 0 " "Info: Implementing clock multiplication of 9, clock division of 7, and phase shift of 0 degrees (0 ps) for pll0:system_clk\|altpll:altpll_component\|_clk0 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll0:system_clk\|altpll:altpll_component\|_clk1 9 4 0 0 " "Info: Implementing clock multiplication of 9, clock division of 4, and phase shift of 0 degrees (0 ps) for pll0:system_clk\|altpll:altpll_component\|_clk1 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "rtl/altip/pll0.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/altip/pll0.v" 98 0 0 } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 216 0 0 } }  } 0 0 "Implementing parameter values for PLL \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/home/inouema/work/git/pc-8001on1chipmsx/project/" { { 0 { 0 ""} 0 7044 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/home/inouema/work/git/pc-8001on1chipmsx/project/" { { 0 { 0 ""} 0 7045 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 55 " "Critical Warning: No exact pin location assignment(s) for 15 pins of 55 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vtune " "Info: Pin vtune not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { vtune } } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 107 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { vtune } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/home/inouema/work/git/pc-8001on1chipmsx/project/" { { 0 { 0 ""} 0 127 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_out " "Info: Pin clk_out not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { clk_out } } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 108 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/home/inouema/work/git/pc-8001on1chipmsx/project/" { { 0 { 0 ""} 0 128 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ind " "Info: Pin ind not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { ind } } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 109 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ind } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/home/inouema/work/git/pc-8001on1chipmsx/project/" { { 0 { 0 ""} 0 131 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "beep_out " "Info: Pin beep_out not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { beep_out } } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 116 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { beep_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/home/inouema/work/git/pc-8001on1chipmsx/project/" { { 0 { 0 ""} 0 136 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "motor " "Info: Pin motor not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { motor } } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 117 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { motor } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/home/inouema/work/git/pc-8001on1chipmsx/project/" { { 0 { 0 ""} 0 123 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[0\] " "Info: Pin debug\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { debug[0] } } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 85 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/home/inouema/work/git/pc-8001on1chipmsx/project/" { { 0 { 0 ""} 0 103 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[1\] " "Info: Pin debug\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { debug[1] } } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 85 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/home/inouema/work/git/pc-8001on1chipmsx/project/" { { 0 { 0 ""} 0 104 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[2\] " "Info: Pin debug\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { debug[2] } } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 85 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/home/inouema/work/git/pc-8001on1chipmsx/project/" { { 0 { 0 ""} 0 105 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[3\] " "Info: Pin debug\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { debug[3] } } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 85 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/home/inouema/work/git/pc-8001on1chipmsx/project/" { { 0 { 0 ""} 0 106 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[4\] " "Info: Pin debug\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { debug[4] } } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 85 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/home/inouema/work/git/pc-8001on1chipmsx/project/" { { 0 { 0 ""} 0 107 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[5\] " "Info: Pin debug\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { debug[5] } } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 85 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/home/inouema/work/git/pc-8001on1chipmsx/project/" { { 0 { 0 ""} 0 108 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[6\] " "Info: Pin debug\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { debug[6] } } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 85 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/home/inouema/work/git/pc-8001on1chipmsx/project/" { { 0 { 0 ""} 0 109 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[7\] " "Info: Pin debug\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { debug[7] } } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 85 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/home/inouema/work/git/pc-8001on1chipmsx/project/" { { 0 { 0 ""} 0 110 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_SW_0 " "Info: Pin I_SW_0 not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { I_SW_0 } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I_SW_0" } } } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 91 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_SW_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/home/inouema/work/git/pc-8001on1chipmsx/project/" { { 0 { 0 ""} 0 137 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I_SW_1 " "Info: Pin I_SW_1 not assigned to an exact location on the device" {  } { { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { I_SW_1 } } } { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I_SW_1" } } } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 92 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_SW_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/home/inouema/work/git/pc-8001on1chipmsx/project/" { { 0 { 0 ""} 0 138 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PC8001.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'PC8001.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "r_clk " "Warning: Node: r_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I_CLK_21M " "Warning: Node: I_CLK_21M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "r_clk_12m\[1\] " "Warning: Node: r_clk_12m\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ukp:ukp\|clockgen:clockgen\|carry_a " "Warning: Node: ukp:ukp\|clockgen:clockgen\|carry_a was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ukp:ukp\|clockgen:clockgen\|carry_b " "Warning: Node: ukp:ukp\|clockgen:clockgen\|carry_b was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: system_clk\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 46.728 " "Warning: Node: system_clk\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 46.728" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: system_clk\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 46.728 " "Warning: Node: system_clk\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 46.728" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PLL_CLK_PROMOTION" "" "Info: Promoted PLL clock signals" { { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK" "I_CLK_21M " "Info: Promoted signal \"I_CLK_21M\" to use global clock" {  } { { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I_CLK_21M" } { 0 "I_CLK_21M" } } } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 87 0 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_21M } "NODE_NAME" } } { "c:/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin/pin_planner.ppl" { I_CLK_21M } } } { "temporary_test_loc" "" { Generic "D:/home/inouema/work/git/pc-8001on1chipmsx/project/" { { 0 { 0 ""} 0 124 5573 6591 0}  }  } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "pll0:system_clk\|altpll:altpll_component\|_clk1 " "Info: Promoted signal \"pll0:system_clk\|altpll:altpll_component\|_clk1\" to use global clock (user assigned)" {  } { { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "pll0:system_clk\|altpll:altpll_component\|_clk1" } } } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 216 0 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 607 3 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll0:system_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/home/inouema/work/git/pc-8001on1chipmsx/project/" { { 0 { 0 ""} 0 1336 5573 6591 0}  }  } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "pll0:system_clk\|altpll:altpll_component\|_clk0 " "Info: Promoted signal \"pll0:system_clk\|altpll:altpll_component\|_clk0\" to use global clock (user assigned)" {  } { { "c:/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "pll0:system_clk\|altpll:altpll_component\|_clk0" } } } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 216 0 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 607 3 0 } } { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll0:system_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/home/inouema/work/git/pc-8001on1chipmsx/project/" { { 0 { 0 ""} 0 1336 5573 6591 0}  }  } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0 "" 0 -1}  } {  } 0 0 "Promoted PLL clock signals" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "PLL Placement Operation " "Info: Completed PLL Placement Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "r_clk Global clock " "Info: Automatically promoted some destinations of signal \"r_clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "r_clk " "Info: Destination \"r_clk\" may be non-global or may not use global clock" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 219 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 219 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "altera_internal_jtag~TCKUTAP Global clock " "Info: Automatically promoted signal \"altera_internal_jtag~TCKUTAP\" to use Global clock" {  } { { "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/home/inouema/work/git/pc-8001on1chipmsx/project/" { { 0 { 0 ""} 0 3665 5573 6591 0}  }  } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "r_clk_12m\[1\] Global clock " "Info: Automatically promoted some destinations of signal \"r_clk_12m\[1\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "r_clk_12m\[1\] " "Info: Destination \"r_clk_12m\[1\]\" may be non-global or may not use global clock" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 225 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v" 225 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all Global clock " "Info: Automatically promoted some destinations of signal \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Info: Destination \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset\" may be non-global or may not use global clock" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 629 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset\" may be non-global or may not use global clock" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:auto_hub\|clr_reg Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:auto_hub\|clr_reg\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Info: Destination \"sld_hub:auto_hub\|clr_reg~_wirecell\" may be non-global or may not use global clock" {  } { { "sld_hub.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " "Info: Destination \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all\" may be non-global or may not use global clock" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.3V 2 13 0 " "Info: Number of I/O pins in group: 15 (unused VREF, 3.3V VCCIO, 2 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 2 40 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 32 17 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 8 34 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Info: Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X21_Y14 X31_Y27 " "Info: Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X21_Y14 to location X31_Y27" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Info: Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 03 21:43:59 2012 " "Info: Processing ended: Sat Mar 03 21:43:59 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 03 21:43:59 2012 " "Info: Processing started: Sat Mar 03 21:43:59 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PC8001 -c PC8001 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off PC8001 -c PC8001" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 03 21:43:59 2012 " "Info: Processing started: Sat Mar 03 21:43:59 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PC8001 -c PC8001 " "Info: Command: quartus_sta PC8001 -c PC8001" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PC8001.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'PC8001.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "r_clk " "Warning: Node: r_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I_CLK_21M " "Warning: Node: I_CLK_21M was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "r_clk_12m\[1\] " "Warning: Node: r_clk_12m\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ukp:ukp\|clockgen:clockgen\|carry_a " "Warning: Node: ukp:ukp\|clockgen:clockgen\|carry_a was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ukp:ukp\|clockgen:clockgen\|carry_b " "Warning: Node: ukp:ukp\|clockgen:clockgen\|carry_b was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: system_clk\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 46.728 " "Warning: Node: system_clk\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 46.728" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: system_clk\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 46.728 " "Warning: Node: system_clk\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 46.728" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "Info: No fmax paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info: No Setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info: No Hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.417 " "Info: Worst-case minimum pulse width slack is 97.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.417         0.000 altera_reserved_tck  " "Info:    97.417         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 03 21:44:01 2012 " "Info: Processing ended: Sat Mar 03 21:44:01 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 03 21:44:01 2012 " "Info: Processing ended: Sat Mar 03 21:44:01 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 03 21:44:02 2012 " "Info: Processing started: Sat Mar 03 21:44:02 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PC8001 -c PC8001 " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off PC8001 -c PC8001" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "PC8001.vo PC8001_v.sdo D:/home/inouema/work/git/pc-8001on1chipmsx/project/simulation/modelsim/ simulation " "Info: Generated files \"PC8001.vo\" and \"PC8001_v.sdo\" in directory \"D:/home/inouema/work/git/pc-8001on1chipmsx/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 03 21:44:03 2012 " "Info: Processing ended: Sat Mar 03 21:44:03 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Info: Quartus II Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
