# TCL File Generated by Component Editor 20.1
# Mon May 26 18:42:07 BST 2025
# DO NOT MODIFY


# 
# sig_extract "sig_extract" v1.0
# Cameron Wade 2025.05.26.18:42:07
# select stereo pair samples, by receive direction & timestamp sig edges, buffer with scan dir
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module sig_extract
# 
set_module_property DESCRIPTION "select stereo pair samples, by receive direction & timestamp sig edges, buffer with scan dir"
set_module_property NAME sig_extract
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR "Cameron Wade"
set_module_property DISPLAY_NAME sig_extract
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL sig_extract
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file sig_extract.v VERILOG PATH 3SigExtract/sig_extract.v TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 100000000
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point split_sync_time
# 
add_interface split_sync_time conduit end
set_interface_property split_sync_time associatedClock clock
set_interface_property split_sync_time associatedReset ""
set_interface_property split_sync_time ENABLED true
set_interface_property split_sync_time EXPORT_OF ""
set_interface_property split_sync_time PORT_NAME_MAP ""
set_interface_property split_sync_time CMSIS_SVD_VARIABLES ""
set_interface_property split_sync_time SVD_ADDRESS_GROUP ""

add_interface_port split_sync_time split_sync_time export Input 32


# 
# connection point dir
# 
add_interface dir conduit end
set_interface_property dir associatedClock clock
set_interface_property dir associatedReset ""
set_interface_property dir ENABLED true
set_interface_property dir EXPORT_OF ""
set_interface_property dir PORT_NAME_MAP ""
set_interface_property dir CMSIS_SVD_VARIABLES ""
set_interface_property dir SVD_ADDRESS_GROUP ""

add_interface_port dir dir export Input 1


# 
# connection point left_sample_time
# 
add_interface left_sample_time conduit end
set_interface_property left_sample_time associatedClock clock
set_interface_property left_sample_time associatedReset ""
set_interface_property left_sample_time ENABLED true
set_interface_property left_sample_time EXPORT_OF ""
set_interface_property left_sample_time PORT_NAME_MAP ""
set_interface_property left_sample_time CMSIS_SVD_VARIABLES ""
set_interface_property left_sample_time SVD_ADDRESS_GROUP ""

add_interface_port left_sample_time left_sample_time export Output 32


# 
# connection point right_sample_time
# 
add_interface right_sample_time conduit end
set_interface_property right_sample_time associatedClock clock
set_interface_property right_sample_time associatedReset ""
set_interface_property right_sample_time ENABLED true
set_interface_property right_sample_time EXPORT_OF ""
set_interface_property right_sample_time PORT_NAME_MAP ""
set_interface_property right_sample_time CMSIS_SVD_VARIABLES ""
set_interface_property right_sample_time SVD_ADDRESS_GROUP ""

add_interface_port right_sample_time right_sample_time export Output 32


# 
# connection point sample_pair_valid
# 
add_interface sample_pair_valid conduit end
set_interface_property sample_pair_valid associatedClock clock
set_interface_property sample_pair_valid associatedReset ""
set_interface_property sample_pair_valid ENABLED true
set_interface_property sample_pair_valid EXPORT_OF ""
set_interface_property sample_pair_valid PORT_NAME_MAP ""
set_interface_property sample_pair_valid CMSIS_SVD_VARIABLES ""
set_interface_property sample_pair_valid SVD_ADDRESS_GROUP ""

add_interface_port sample_pair_valid sample_pair_valid export Output 1


# 
# connection point sig_fall_L
# 
add_interface sig_fall_L conduit end
set_interface_property sig_fall_L associatedClock clock
set_interface_property sig_fall_L associatedReset ""
set_interface_property sig_fall_L ENABLED true
set_interface_property sig_fall_L EXPORT_OF ""
set_interface_property sig_fall_L PORT_NAME_MAP ""
set_interface_property sig_fall_L CMSIS_SVD_VARIABLES ""
set_interface_property sig_fall_L SVD_ADDRESS_GROUP ""

add_interface_port sig_fall_L sig_fall_L export Input 1


# 
# connection point sig_fall_R
# 
add_interface sig_fall_R conduit end
set_interface_property sig_fall_R associatedClock clock
set_interface_property sig_fall_R associatedReset ""
set_interface_property sig_fall_R ENABLED true
set_interface_property sig_fall_R EXPORT_OF ""
set_interface_property sig_fall_R PORT_NAME_MAP ""
set_interface_property sig_fall_R CMSIS_SVD_VARIABLES ""
set_interface_property sig_fall_R SVD_ADDRESS_GROUP ""

add_interface_port sig_fall_R sig_fall_R export Input 1


# 
# connection point sig_rise_L
# 
add_interface sig_rise_L conduit end
set_interface_property sig_rise_L associatedClock clock
set_interface_property sig_rise_L associatedReset ""
set_interface_property sig_rise_L ENABLED true
set_interface_property sig_rise_L EXPORT_OF ""
set_interface_property sig_rise_L PORT_NAME_MAP ""
set_interface_property sig_rise_L CMSIS_SVD_VARIABLES ""
set_interface_property sig_rise_L SVD_ADDRESS_GROUP ""

add_interface_port sig_rise_L sig_rise_L export Input 1


# 
# connection point sig_rise_R
# 
add_interface sig_rise_R conduit end
set_interface_property sig_rise_R associatedClock clock
set_interface_property sig_rise_R associatedReset ""
set_interface_property sig_rise_R ENABLED true
set_interface_property sig_rise_R EXPORT_OF ""
set_interface_property sig_rise_R PORT_NAME_MAP ""
set_interface_property sig_rise_R CMSIS_SVD_VARIABLES ""
set_interface_property sig_rise_R SVD_ADDRESS_GROUP ""

add_interface_port sig_rise_R sig_rise_R export Input 1


# 
# connection point sig_time_L
# 
add_interface sig_time_L conduit end
set_interface_property sig_time_L associatedClock clock
set_interface_property sig_time_L associatedReset ""
set_interface_property sig_time_L ENABLED true
set_interface_property sig_time_L EXPORT_OF ""
set_interface_property sig_time_L PORT_NAME_MAP ""
set_interface_property sig_time_L CMSIS_SVD_VARIABLES ""
set_interface_property sig_time_L SVD_ADDRESS_GROUP ""

add_interface_port sig_time_L sig_time_L export Input 32


# 
# connection point sig_time_R
# 
add_interface sig_time_R conduit end
set_interface_property sig_time_R associatedClock clock
set_interface_property sig_time_R associatedReset ""
set_interface_property sig_time_R ENABLED true
set_interface_property sig_time_R EXPORT_OF ""
set_interface_property sig_time_R PORT_NAME_MAP ""
set_interface_property sig_time_R CMSIS_SVD_VARIABLES ""
set_interface_property sig_time_R SVD_ADDRESS_GROUP ""

add_interface_port sig_time_R sig_time_R export Input 32

