<!DOCTYPE html>
<html lang="zh-CH">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 5.4.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/icon.ico">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/icon.ico">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">
  <link rel="stylesheet" href="//cdn.jsdelivr.net/gh/fancyapps/fancybox@3/dist/jquery.fancybox.min.css">
  <link rel="stylesheet" href="/lib/pace/pace-theme-minimal.min.css">
  <script src="/lib/pace/pace.min.js"></script>

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"black-pigeon.github.io","root":"/","scheme":"Mist","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":true,"show_result":true,"style":null},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":true,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":false,"trigger":"auto","top_n_per_article":1,"unescape":true,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}}};
  </script>

  <meta name="description" content="前言在ZYNQ的系统设计当中，经常需要处理ARM与FPGA之间的数据交互的问题。这就引申出一个很重要的内容就是AXI4接口。AXI接口我在之前也写过博客记录如何在FPGA当中实现数据的传输：AXI4向内存写入数据AXI4从内存获取数据但是这两篇博客只是实现了一个比较简单的模块，并且里面的功能也是比较固定和死板的。">
<meta property="og:type" content="article">
<meta property="og:title" content="DMA传输的基本模型">
<meta property="og:url" content="https://black-pigeon.github.io/2023/02/07/2022.3/DMA%E4%BC%A0%E8%BE%93%E7%9A%84%E5%9F%BA%E6%9C%AC%E6%A8%A1%E5%9E%8B/index.html">
<meta property="og:site_name" content="wcc的博客">
<meta property="og:description" content="前言在ZYNQ的系统设计当中，经常需要处理ARM与FPGA之间的数据交互的问题。这就引申出一个很重要的内容就是AXI4接口。AXI接口我在之前也写过博客记录如何在FPGA当中实现数据的传输：AXI4向内存写入数据AXI4从内存获取数据但是这两篇博客只是实现了一个比较简单的模块，并且里面的功能也是比较固定和死板的。">
<meta property="og:locale" content="zh_CH">
<meta property="og:image" content="https://black-pigeon.github.io/2023/02/07/2022.3/DMA%E4%BC%A0%E8%BE%93%E7%9A%84%E5%9F%BA%E6%9C%AC%E6%A8%A1%E5%9E%8B/AXI4_IP接口.png">
<meta property="og:image" content="https://black-pigeon.github.io/2023/02/07/2022.3/DMA%E4%BC%A0%E8%BE%93%E7%9A%84%E5%9F%BA%E6%9C%AC%E6%A8%A1%E5%9E%8B/block_design.png">
<meta property="article:published_time" content="2023-02-07T06:50:37.789Z">
<meta property="article:modified_time" content="2023-02-07T06:50:37.789Z">
<meta property="article:author" content="wcc">
<meta property="article:tag" content="ZYNQ">
<meta property="article:tag" content="DMA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://black-pigeon.github.io/2023/02/07/2022.3/DMA%E4%BC%A0%E8%BE%93%E7%9A%84%E5%9F%BA%E6%9C%AC%E6%A8%A1%E5%9E%8B/AXI4_IP接口.png">

<link rel="canonical" href="https://black-pigeon.github.io/2023/02/07/2022.3/DMA%E4%BC%A0%E8%BE%93%E7%9A%84%E5%9F%BA%E6%9C%AC%E6%A8%A1%E5%9E%8B/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CH'
  };
</script>

  <title>DMA传输的基本模型 | wcc的博客</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="Toggle navigation bar">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">wcc的博客</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">日常笔记</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>Home</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>About</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>Tags<span class="badge">20</span></a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>Categories<span class="badge">13</span></a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>Archives<span class="badge">49</span></a>

  </li>
  </ul>
</nav>




</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CH">
    <link itemprop="mainEntityOfPage" href="https://black-pigeon.github.io/2023/02/07/2022.3/DMA%E4%BC%A0%E8%BE%93%E7%9A%84%E5%9F%BA%E6%9C%AC%E6%A8%A1%E5%9E%8B/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/./images/avatar.jpg">
      <meta itemprop="name" content="wcc">
      <meta itemprop="description" content="一点点学习笔记">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="wcc的博客">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          DMA传输的基本模型
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2023-02-07 14:50:37" itemprop="dateCreated datePublished" datetime="2023-02-07T14:50:37+08:00">2023-02-07</time>
            </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">In</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/ZYNQ/" itemprop="url" rel="index"><span itemprop="name">ZYNQ</span></a>
                </span>
            </span>

          
            <span id="/2023/02/07/2022.3/DMA%E4%BC%A0%E8%BE%93%E7%9A%84%E5%9F%BA%E6%9C%AC%E6%A8%A1%E5%9E%8B/" class="post-meta-item leancloud_visitors" data-flag-title="DMA传输的基本模型" title="Views">
              <span class="post-meta-item-icon">
                <i class="fa fa-eye"></i>
              </span>
              <span class="post-meta-item-text">Views: </span>
              <span class="leancloud-visitors-count"></span>
            </span>
  
  <span class="post-meta-item">
    
      <span class="post-meta-item-icon">
        <i class="far fa-comment"></i>
      </span>
      <span class="post-meta-item-text">Valine: </span>
    
    <a title="valine" href="/2023/02/07/2022.3/DMA%E4%BC%A0%E8%BE%93%E7%9A%84%E5%9F%BA%E6%9C%AC%E6%A8%A1%E5%9E%8B/#valine-comments" itemprop="discussionUrl">
      <span class="post-comments-count valine-comment-count" data-xid="/2023/02/07/2022.3/DMA%E4%BC%A0%E8%BE%93%E7%9A%84%E5%9F%BA%E6%9C%AC%E6%A8%A1%E5%9E%8B/" itemprop="commentCount"></span>
    </a>
  </span>
  
  

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <h1 id="前言"><a href="#前言" class="headerlink" title="前言"></a>前言</h1><p>在ZYNQ的系统设计当中，经常需要处理ARM与FPGA之间的数据交互的问题。这就引申出一个很重要的内容就是AXI4接口。<br>AXI接口我在之前也写过博客记录如何在FPGA当中实现数据的传输：<br><a target="_blank" rel="noopener" href="https://blog.csdn.net/qq_41332806/article/details/106519058">AXI4向内存写入数据</a><br><a target="_blank" rel="noopener" href="https://blog.csdn.net/qq_41332806/article/details/106488920">AXI4从内存获取数据</a><br>但是这两篇博客只是实现了一个比较简单的模块，并且里面的功能也是比较固定和死板的。<br><span id="more"></span></p>
<p>刚好最近在处理USRP的固件移植的时候，遇到了需要进行ARM和FPGA之间的数据交互的问题，因此有机会把这个好好总结一下，完成了一个AXI4-Lite与AXI4-FULL接口都存在的模块。这个行为就有点像Xilinx官方提供的那种AXI接口的IP了。</p>
<h1 id="IP-设计"><a href="#IP-设计" class="headerlink" title="IP 设计"></a>IP 设计</h1><h2 id="1-功能需求"><a href="#1-功能需求" class="headerlink" title="1. 功能需求"></a>1. 功能需求</h2><p>在进行PS-PL数据交互的时候，采用DMA的方式进行，因此在设计之初可以先设计IP的功能。为了简单起见，可以参考Xilinx官方所提供的AXI-DMA这个IP，模仿它的接口的行为，简单来说就是有如下的功能。</p>
<ul>
<li>从某一起始地址开始，以突发的方式向内存当中写入指定长度的数据(以bytes为单位)</li>
<li>从某一起始地址开始，以突发的方式从内存当中读取指定长度的数据(以bytes为单位)</li>
</ul>
<p>了解了IP的基本的功能之后，就需要着手去实现具体的细节了，因为想要IP的使用更加灵活，因此可以添加寄存器到IP当中，方便zynq去进行控制。</p>
<h2 id="2-寄存器的设计"><a href="#2-寄存器的设计" class="headerlink" title="2. 寄存器的设计"></a>2. 寄存器的设计</h2><p>根据前面的需求，可以简单的归纳出以下寄存器。</p>
<h3 id="DDR-to-FPGA-方向"><a href="#DDR-to-FPGA-方向" class="headerlink" title="DDR to FPGA 方向"></a>DDR to FPGA 方向</h3><p>数据从内存到FPGA可以看做是从内存当中读取出数据，因此可以设计以下三个寄存器<br><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">#<span class="meta-keyword">define</span> MEM_RD_START 			CTRL_RESP_DMA_S00_AXI_SLV_REG3_OFFSET</span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">define</span> MEM_RD_BASE_ADDR		CTRL_RESP_DMA_S00_AXI_SLV_REG4_OFFSET</span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">define</span> MEM_RD_LENGTH 			CTRL_RESP_DMA_S00_AXI_SLV_REG5_OFFSET</span></span><br></pre></td></tr></table></figure><br>这三个寄存器的作用分别是，<strong>MEM_RD_START</strong>控制一次突发传输操作的开始。<br> <strong>MEM_RD_BASE_ADDR</strong> 控制突发开始的基地址<br> <strong>MEM_RD_LENGTH</strong> 指定本次突发传输所需要传输的字节数。</p>
<h3 id="FPGA-to-DDR方向"><a href="#FPGA-to-DDR方向" class="headerlink" title="FPGA to DDR方向"></a>FPGA to DDR方向</h3><p>数据从FPGA写入到DDR当中，可以设置如下三个寄存器, <strong>MEM_WR_BASE_ADDR</strong> 写入内存的基地址，<br><strong>MEM_WR_LENGTH</strong> 写入内存的数据的字节数，<strong>MEM_WR_STATUS</strong>当前的状态。<br>之所以在写入内存的时候，没有控制一个开始信号，是因为写入数据是FPGA控制的，希望当FPGA写完数据之后，以<strong>中断</strong> 的形式通知ZYNQ，从而在ZYNQ当中能够获取到数据。<br><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">#<span class="meta-keyword">define</span> MEM_WR_BASE_ADDR		CTRL_RESP_DMA_S00_AXI_SLV_REG0_OFFSET</span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">define</span> MEM_WR_LENGTH 			CTRL_RESP_DMA_S00_AXI_SLV_REG1_OFFSET</span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">define</span> MEM_WR_STATUS 			CTRL_RESP_DMA_S00_AXI_SLV_REG2_OFFSET</span></span><br></pre></td></tr></table></figure></p>
<h2 id="3-IP配置"><a href="#3-IP配置" class="headerlink" title="3. IP配置"></a>3. IP配置</h2><p>使用Xilinx的工具能够方便地配置出AXI4接口的信号，用户只需要关注具体的实现的逻辑功能的实现就可以了。<br>在设计的时候，使用一个axi4_slave接口，在该接口当中可以接受来自ZYNQ的控制信号，在这里设置寄存器的个数为16，这样通过在FPGA和软件当中定义具体的寄存器的作用，最终就能够实现在软件当中对FPGA部分当中的AXI接口的IP的配置。<br><img src="/2023/02/07/2022.3/DMA%E4%BC%A0%E8%BE%93%E7%9A%84%E5%9F%BA%E6%9C%AC%E6%A8%A1%E5%9E%8B/AXI4_IP接口.png" alt="AXI4_IP接口"></p>
<p>除了AXI4-lite slave接口外，还有一个AXI4-Full类型的master接口，该接口能够最终实现通过ZYNQ的HP接口与DDR进行高速的数据传输。<br>具体的block design如下图所示，可以看到在该项目当中使用到了两个自定义的AXI接口的IP，这两个IP的功能其实是很类似的都是进行PS-PL间的数据传输。<br>其中紫色的部分是AXI4-Full接口，该接口类型为master，也就是AXI突发的发起方向，而ZYNQ IP核上有一个S_AXI_HP接口，该接口是一个AXI4的高性能接口。因此最终通过AXI-Interconnect能够实现用户自定义的IP与DDR的数据的交互。<br>红色部分的接口是AXI4-Lite接口，在自定义的IP当中这两个IP都有一个slave接口，ZYNQ有一个master GP口，通过AXI-interconnect能够实现互联，ZYNQ从而可以在软件层面实现对FPGA的控制。<br><img src="/2023/02/07/2022.3/DMA%E4%BC%A0%E8%BE%93%E7%9A%84%E5%9F%BA%E6%9C%AC%E6%A8%A1%E5%9E%8B/block_design.png" alt="block_design"><br>再之后就是在FPGA当中实现AXI4-Full的接口了，这个可以参考之前的那两篇博客，稍作修改即可，没有太多的东西。<br>比较重要的就是将Slave接口当中的寄存器的值给引出到master接口上，从而实现对axi4-full接口突发的控制。</p>
<h2 id="4-类AXI-DMA-API"><a href="#4-类AXI-DMA-API" class="headerlink" title="4. 类AXI_DMA API"></a>4. 类AXI_DMA API</h2><p>在使用Xilinx的AXI4_Lite slave模板创建IP之后，导出hdf到SDK当中的时候，会自动生成这个IP的驱动，这个驱动里面包含了对这个IP的寄存器读写的基本的函数，因为要想实现用户自己的API，只需要通过调用这些寄存器读写函数即可。</p>
<h3 id="control-amp-response-transfer-API"><a href="#control-amp-response-transfer-API" class="headerlink" title="control&amp;response transfer API"></a>control&amp;response transfer API</h3><p>控制包和响应包的传输，可以通过调用API来进行访问，首先是控制包的传输，该API实现当从上位机接受到控制包之后，并将控制包放到内存当中，这个时候，在下位机当中就需要使能一次突发操作将内存当中的数据取出并给到FPGA进行发送。</p>
<p>响应包，是FPGA向内存当中写入一帧数据之后，会发起一个中断，当中断来临的时候，下位机需要将数据从内存当中更新到cache当中，然后再将数据发送给上位机。<br><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">void</span> <span class="title">ctrl_transfer</span><span class="params">(u32 base_addr, u32 data_len)</span></span></span><br><span class="line"><span class="function"></span>&#123;</span><br><span class="line">	CTRL_RESP_DMA_mWriteReg(CTRL_RESP_ADDR, MEM_RD_BASE_ADDR, base_addr);</span><br><span class="line">	CTRL_RESP_DMA_mWriteReg(CTRL_RESP_ADDR, MEM_RD_LENGTH, data_len);</span><br><span class="line">	CTRL_RESP_DMA_mWriteReg(CTRL_RESP_ADDR, MEM_RD_START, <span class="number">0x01</span>);</span><br><span class="line">	CTRL_RESP_DMA_mWriteReg(CTRL_RESP_ADDR, MEM_RD_START, <span class="number">0x00</span>);</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line"><span class="function"><span class="keyword">void</span> <span class="title">resp_transfer</span><span class="params">(u32 base_addr, u32 * data_len)</span></span></span><br><span class="line"><span class="function"></span>&#123;</span><br><span class="line">	u32 transfer_length;</span><br><span class="line">	CTRL_RESP_DMA_mWriteReg(CTRL_RESP_ADDR, MEM_WR_BASE_ADDR, base_addr);</span><br><span class="line">	transfer_length = CTRL_RESP_DMA_mReadReg(CTRL_RESP_ADDR, MEM_WR_LENGTH);</span><br><span class="line">	*data_len = transfer_length;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure><br>在上面实现了一个类似于AXI_DMA的API，在进行传输的时候，给定一个突发的起始地址，一个突发传输的长度等信号。<br>如果之前有使用AXI_DMA这个IP的话应该是能够比较容易理解这个过程的。</p>

    </div>

    
    
    

      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/ZYNQ/" rel="tag"># ZYNQ</a>
              <a href="/tags/DMA/" rel="tag"># DMA</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2022/10/13/2022.10/ZYNQ-Linux-5-%E8%AE%BE%E5%A4%87%E6%A0%91led/" rel="prev" title="ZYNQ-Linux-5-设备树led">
      <i class="fa fa-chevron-left"></i> ZYNQ-Linux-5-设备树led
    </a></div>
      <div class="post-nav-item">
    <a href="/2023/03/06/2023.3/artix7-QSPI-Flash-%E8%AF%BB%E5%86%99/" rel="next" title="Artix7 QSPI Flash 读写">
      Artix7 QSPI Flash 读写 <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          
    <div class="comments" id="valine-comments"></div>

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          Table of Contents
        </li>
        <li class="sidebar-nav-overview">
          Overview
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%89%8D%E8%A8%80"><span class="nav-number">1.</span> <span class="nav-text">前言</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#IP-%E8%AE%BE%E8%AE%A1"><span class="nav-number">2.</span> <span class="nav-text">IP 设计</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-%E5%8A%9F%E8%83%BD%E9%9C%80%E6%B1%82"><span class="nav-number">2.1.</span> <span class="nav-text">1. 功能需求</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-%E5%AF%84%E5%AD%98%E5%99%A8%E7%9A%84%E8%AE%BE%E8%AE%A1"><span class="nav-number">2.2.</span> <span class="nav-text">2. 寄存器的设计</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#DDR-to-FPGA-%E6%96%B9%E5%90%91"><span class="nav-number">2.2.1.</span> <span class="nav-text">DDR to FPGA 方向</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#FPGA-to-DDR%E6%96%B9%E5%90%91"><span class="nav-number">2.2.2.</span> <span class="nav-text">FPGA to DDR方向</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-IP%E9%85%8D%E7%BD%AE"><span class="nav-number">2.3.</span> <span class="nav-text">3. IP配置</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#4-%E7%B1%BBAXI-DMA-API"><span class="nav-number">2.4.</span> <span class="nav-text">4. 类AXI_DMA API</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#control-amp-response-transfer-API"><span class="nav-number">2.4.1.</span> <span class="nav-text">control&amp;response transfer API</span></a></li></ol></li></ol></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="wcc"
      src="/./images/avatar.jpg">
  <p class="site-author-name" itemprop="name">wcc</p>
  <div class="site-description" itemprop="description">一点点学习笔记</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">49</span>
          <span class="site-state-item-name">posts</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">13</span>
        <span class="site-state-item-name">categories</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">20</span>
        <span class="site-state-item-name">tags</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/black-pigeon" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;black-pigeon" rel="noopener" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="mailto:1530604142@qq.com" title="E-Mail → mailto:1530604142@qq.com" rel="noopener" target="_blank"><i class="fa fa-envelope fa-fw"></i>E-Mail</a>
      </span>
      <span class="links-of-author-item">
        <a href="https://blog.csdn.net/qq_41332806" title="CSDN → https:&#x2F;&#x2F;blog.csdn.net&#x2F;qq_41332806" rel="noopener" target="_blank"><i class="link fa-fw"></i>CSDN</a>
      </span>
  </div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        <script async src="https://dn-lbstatics.qbox.me/busuanzi/2.3/busuanzi.pure.mini.js"></script>

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2023</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">wcc</span>
</div>
  <div class="powered-by">Powered by <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://mist.theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Mist</a>
  </div>

        








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="//cdn.jsdelivr.net/npm/jquery@3/dist/jquery.min.js"></script>
  <script src="//cdn.jsdelivr.net/gh/fancyapps/fancybox@3/dist/jquery.fancybox.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/muse.js"></script>


<script src="/js/next-boot.js"></script>




  















  

  

  


<script>
NexT.utils.loadComments(document.querySelector('#valine-comments'), () => {
  NexT.utils.getScript('//unpkg.com/valine/dist/Valine.min.js', () => {
    var GUEST = ['nick', 'mail', 'link'];
    var guest = 'nick,mail,link';
    guest = guest.split(',').filter(item => {
      return GUEST.includes(item);
    });
    new Valine({
      el         : '#valine-comments',
      verify     : true,
      notify     : true,
      appId      : 'rHwH8GQmfmgbwLmh5m76yRPQ-gzGzoHsz',
      appKey     : 'VtkBzYWU0v1DGxD93SdmvXi4',
      placeholder: "Just go go ^_^",
      avatar     : 'wavatar',
      meta       : guest,
      pageSize   : '10' || 10,
      visitor    : true,
      lang       : '' || 'zh-cn',
      path       : location.pathname,
      recordIP   : false,
      serverURLs : ''
    });
  }, window.Valine);
});
</script>

</body>
</html>
