#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 26 15:33:06 2021
# Process ID: 11144
# Current directory: C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12272 C:\Users\tsope\Documents\GitHub\fpga_real_time_clock\fpga_real_time_clock\fpga_real_time_clock.xpr
# Log file: C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/vivado.log
# Journal file: C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.xpr
update_compile_order -fileset sources_1
file mkdir C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sim_1/new/fpga_clock_sim.vhd w ]
add_files -fileset sim_1 C:/Users/tsope/Documents/GitHub/fpga_real_time_clock/fpga_real_time_clock/fpga_real_time_clock.srcs/sim_1/new/fpga_clock_sim.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fpga_clock_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source fpga_clock_sim.tcl
restart
run 25 ms
close_sim
launch_simulation
source fpga_clock_sim.tcl
restart
run 25 ms
close_sim
launch_simulation
source fpga_clock_sim.tcl
restart
run 25 ms
close_sim
