<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln34_fu_210_p3" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="select_ln34" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln34_fu_218_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="xor_ln34" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln34_fu_224_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="and_ln34" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="c_fu_230_p3" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="c" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_238_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35" VARIABLE="add_ln35" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_5_fu_244_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="empty_5" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="j_mid2_fu_250_p3" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="j_mid2" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="i_fu_258_p3" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35" VARIABLE="i" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10ns_7ns_5ns_17_4_1_U1" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="empty_6" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mul_sub_10ns_7ns_17ns_17_4_1_U2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="empty_7" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp9_fu_278_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35" VARIABLE="cmp9" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_8_fu_425_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35" VARIABLE="empty_8" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="slt_fu_283_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35" VARIABLE="slt" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="rev_fu_288_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35" VARIABLE="rev" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_5ns_17ns_5ns_5ns_17_4_1_U3" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35" VARIABLE="empty_9" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_5ns_17ns_5ns_5ns_17_4_1_U3" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35" VARIABLE="empty_10" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln39_fu_298_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39" VARIABLE="icmp_ln39" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln39_1_fu_303_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39" VARIABLE="icmp_ln39_1" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln39_fu_308_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39" VARIABLE="xor_ln39" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_fu_314_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39" VARIABLE="or_ln39" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_2_fu_320_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39" VARIABLE="or_ln39_2" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_1_fu_326_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39" VARIABLE="or_ln39_1" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10ns_7ns_5ns_17_4_1_U1" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45" VARIABLE="add_ln45_2" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_435_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45" VARIABLE="add_ln45" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mul_sub_10ns_7ns_17ns_17_4_1_U2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45" VARIABLE="sub_ln45" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_5ns_17ns_5ns_5ns_17_4_1_U3" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45" VARIABLE="add_ln45_3" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_440_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:45" VARIABLE="add_ln45_1" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_11_fu_453_p3" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:39" VARIABLE="empty_11" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_332_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36" VARIABLE="j" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_338_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35" VARIABLE="add_ln35_1" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_1_fu_344_p3" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35" VARIABLE="select_ln35_1" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_352_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="add_ln34_1" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln36_fu_358_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:36" VARIABLE="icmp_ln36" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_364_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:35" VARIABLE="icmp_ln35" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_370_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="add_ln34" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln34_fu_376_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:34" VARIABLE="icmp_ln34" MODULE="pad1_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" LOOP="VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_fu_48_p2" SOURCE="AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:31" VARIABLE="sub" MODULE="pad1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="inp_img" MODULE="pad1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="out_img" MODULE="pad1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
</BindInfo>
