# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1850 0.000128 512 80 540 152960 3.1191 3.51642 56.7174 105.002 168.44 168.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1790 6.4e-05 1024 90 820 304640 17.5378 13.5596 277.755 419.394 728.35 728.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1160 6.4e-05 512 280 210 251904 14.6553 6.70899 34.7567 209.121 265.431 265.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 620 6.4e-05 2048 170 2100 190464 72.3321 28.2678 992.658 835.905 1929.35 1929.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1070 0.001024 1024 50 690 18688 0.758464 11.5186 51.2932 63.6155 63.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 730 3.2e-05 1024 190 580 417792 76.7464 26.831 301.831 835.827 1241.45 1241.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 490 6.4e-05 4096 125 4170 166912 133.069 55.6182 3378.76 1677.14 5244.76 5244.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1520 0.001024 1024 330 430 16960 0.745472 6.88947 51.2978 58.9761 59.0318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1650 0.000256 4096 240 4820 71936 13.9673 1237.87 419.277 1671.16 1671.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1950 0.000256 4096 450 7420 69760 13.987 1847.95 419.221 2281.21 2281.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1850 0.000128 512 80 540 152928 2.94723 3.52211 66.4104 104.85 177.814 177.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1790 6.4e-05 1024 90 820 304416 17.5792 13.5295 314.184 418.768 764.162 764.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1160 6.4e-05 512 280 210 251136 14.7409 6.71619 39.6569 208.721 270.021 270.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 620 6.4e-05 2048 170 2100 188928 72.7978 28.4365 1134.52 834.36 2070.31 2070.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1070 0.001024 1024 50 690 18648 0.754848 13.8725 51.2296 65.8996 65.9538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 730 3.2e-05 1024 190 580 414720 77.2482 26.8669 335.789 834.252 1274.37 1274.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 490 6.4e-05 4096 125 4170 167040 133.331 55.6969 3907.67 1675.34 5772.2 5772.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1520 0.001024 1024 330 430 16920 0.745184 7.84563 51.2246 59.8595 59.9147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1650 0.000256 4096 240 4820 71928 13.9696 1492.29 422.312 1928.62 1928.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1950 0.000256 4096 450 7420 69768 13.9858 2237.93 418.853 2670.81 2670.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1850 0.000128 512 80 540 152960 2.936 3.51747 69.0559 105.001 180.592 180.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1790 6.4e-05 1024 90 820 304640 17.5244 13.5163 329.421 419.378 779.94 780.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1160 6.4e-05 512 280 210 253440 14.6661 6.72358 41.7897 209.801 273.166 273.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 620 6.4e-05 2048 170 2100 192000 72.2315 28.3689 1202.66 838.62 2142.07 2142.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1070 0.001024 1024 50 690 18640 0.760672 14.5346 51.2518 66.5924 66.6485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 730 3.2e-05 1024 190 580 419840 76.8101 26.92 355.993 838.524 1298.46 1298.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 490 6.4e-05 4096 125 4170 166400 133.31 55.6749 4051.72 1677.07 5917.94 5918.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1520 0.001024 1024 330 430 16960 0.744128 8.24259 51.3142 60.3438 60.3996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1650 0.000256 4096 240 4820 71920 13.9676 1548.97 419.203 1982.19 1982.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1950 0.000256 4096 450 7420 69760 13.9877 2321.73 419.266 2755.03 2755.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1850 0.000128 512 80 540 152832 2.93683 3.51085 64.1811 104.889 175.599 175.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1790 6.4e-05 1024 90 820 304512 17.49 13.6614 306.954 418.861 757.071 757.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1160 6.4e-05 512 280 210 251904 14.5485 6.68445 38.591 208.259 268.267 268.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 620 6.4e-05 2048 170 2100 187392 72.6694 28.362 1095.8 832.47 2029.5 2029.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1070 0.001024 1024 50 690 18624 0.757536 13.3837 51.2309 65.415 65.4705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 730 3.2e-05 1024 190 580 411648 76.9109 26.7612 325.145 832.356 1261.39 1261.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 490 6.4e-05 4096 125 4170 165888 133.015 55.5831 3756.47 1673.32 5618.56 5618.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1520 0.001024 1024 330 430 16896 0.743424 7.61242 51.2301 59.629 59.6828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1650 0.000256 4096 240 4820 71904 13.9674 1439.71 418.853 1872.58 1872.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1950 0.000256 4096 450 7420 69696 13.9799 2157.61 418.655 2590.29 2590.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1850 0.000128 512 80 540 152800 3.10272 3.52282 65.2016 104.8 176.711 176.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1790 6.4e-05 1024 90 820 304800 17.6272 13.5389 310.152 419.072 760.497 760.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1160 6.4e-05 512 280 210 249600 14.7488 6.70739 38.718 208.311 268.675 268.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 620 6.4e-05 2048 170 2100 188800 72.6265 28.258 1115.86 832.67 2049.62 2049.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1070 0.001024 1024 50 690 18600 0.75808 13.4798 51.1948 65.4774 65.5319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 730 3.2e-05 1024 190 580 416000 76.7342 26.8206 331.971 832.561 1268.31 1268.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 490 6.4e-05 4096 125 4170 166400 133.408 55.7569 3816.18 1673.87 5679.38 5679.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1520 0.001024 1024 330 430 16900 0.741376 7.66291 51.2347 59.6817 59.7381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1650 0.000256 4096 240 4820 71900 13.9717 1458.89 418.776 1891.69 1891.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1950 0.000256 4096 450 7420 69700 13.9836 2181.49 418.623 2614.14 2614.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1850 0.000128 512 80 540 152992 2.94298 3.51437 66.5434 104.916 178.002 178.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1790 6.4e-05 1024 90 820 304640 17.5048 13.5107 318.546 418.965 768.632 768.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1160 6.4e-05 512 280 210 250880 14.769 6.72163 40.31 209.297 271.281 271.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 620 6.4e-05 2048 170 2100 189952 72.641 28.3297 1151.22 836.696 2089.08 2089.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1070 0.001024 1024 50 690 18592 0.759808 14.1423 51.2066 66.1533 66.2093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 730 3.2e-05 1024 190 580 415744 77.1346 26.8953 341.479 836.824 1282.55 1282.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 490 6.4e-05 4096 125 4170 166656 132.974 55.6564 3896.76 1673.07 5758.64 5758.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1520 0.001024 1024 330 430 16912 0.745536 8.0855 51.2668 60.141 60.1954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1650 0.000256 4096 240 4820 71904 13.9633 1485.52 418.939 1918.47 1918.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1950 0.000256 4096 450 7420 69664 13.9798 2221.78 418.564 2654.37 2654.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1850 0.000128 512 80 540 152640 2.94829 3.51846 66.8054 104.921 178.28 178.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1790 6.4e-05 1024 90 820 304320 17.5721 13.5252 320.189 418.992 770.385 770.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1160 6.4e-05 512 280 210 249600 14.7988 6.71526 40.1788 208.961 270.847 270.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 620 6.4e-05 2048 170 2100 188160 73.0434 28.3275 1145.84 835.297 2082.71 2082.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1070 0.001024 1024 50 690 18600 0.75232 14.1585 51.2533 66.2081 66.2638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 730 3.2e-05 1024 190 580 414720 77.2613 26.873 341.369 835.419 1281.15 1281.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 490 6.4e-05 4096 125 4170 165120 133.414 55.6165 3892.75 1670.45 5752.4 5752.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1520 0.001024 1024 330 430 16920 0.743424 8.12349 51.3131 60.2235 60.2767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1650 0.000256 4096 240 4820 71880 13.9674 1496.36 419.2 1929.58 1929.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1950 0.000256 4096 450 7420 69720 13.989 2242.94 436.795 2693.77 2693.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1850 0.000128 512 80 540 152576 3.08019 3.51027 65.7017 104.85 177.225 177.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1790 6.4e-05 1024 90 820 304640 17.5103 14.2736 309.682 419.373 760.937 761.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1160 6.4e-05 512 280 210 249856 14.7605 6.70301 38.9847 209.109 269.745 269.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 620 6.4e-05 2048 170 2100 188416 72.8106 28.2641 1111.76 835.895 2048.92 2049.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1070 0.001024 1024 50 690 18560 0.756576 13.7031 51.2063 65.7099 65.7666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 730 3.2e-05 1024 190 580 417792 76.6337 26.8303 333.378 836.319 1273.38 1273.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 490 6.4e-05 4096 125 4170 165888 132.853 55.5269 3786.35 1671.59 5646.48 5646.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1520 0.001024 1024 330 430 16896 0.746976 7.8496 51.2901 59.9299 59.9859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1650 0.000256 4096 240 4820 71808 13.9685 1450.94 418.804 1883.76 1883.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1950 0.000256 4096 450 7420 69632 13.9739 2168.63 418.771 2601.43 2601.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1850 0.000128 512 80 540 152448 2.93888 3.516 65.237 104.819 176.594 176.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1790 6.4e-05 1024 90 820 304128 17.5016 13.7544 310.921 418.473 760.752 760.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1160 6.4e-05 512 280 210 245760 14.6274 6.61168 38.6786 206.266 266.38 266.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 620 6.4e-05 2048 170 2100 184320 72.2579 27.9498 1093.81 824.477 2018.69 2018.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1070 0.001024 1024 50 690 18432 0.75776 13.7298 50.0451 64.5747 64.6325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 730 3.2e-05 1024 190 580 405504 76.523 26.4356 325.462 824.239 1252.87 1253.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 490 6.4e-05 4096 125 4170 162816 133.567 55.3582 3747.32 1665.85 5602.27 5602.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1520 0.001024 1024 330 430 16704 0.745216 7.85338 50.0448 58.687 58.7434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1650 0.000256 4096 240 4820 71808 13.9735 1468.54 418.844 1901.41 1901.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1950 0.000256 4096 450 7420 69504 13.9756 2196.33 418.128 2628.48 2628.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1850 0.000128 512 80 540 152800 2.94874 3.51654 69.5106 104.903 180.96 181.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1790 6.4e-05 1024 90 820 304000 17.5591 13.5234 331.016 418.802 781.006 781.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1160 6.4e-05 512 280 210 243200 14.7809 6.63142 41.2275 206.297 269.126 269.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 620 6.4e-05 2048 170 2100 185600 72.1326 28.0617 1178.12 824.836 2103.35 2103.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1070 0.001024 1024 50 690 18400 0.75504 14.8925 50.0129 65.7039 65.7623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 730 3.2e-05 1024 190 580 409600 76.1422 26.4991 350.992 824.359 1278.21 1278.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 490 6.4e-05 4096 125 4170 163200 133.931 55.55 4009.33 1666.84 5865.82 5865.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1520 0.001024 1024 330 430 16800 0.743424 8.41523 51.239 60.4428 60.4979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1650 0.000256 4096 240 4820 71800 13.9673 1563.16 422.232 1999.41 1999.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1950 0.000256 4096 450 7420 69600 13.9858 2346.96 418.747 2779.74 2779.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1850 0.000128 512 80 540 152064 2.92294 3.51568 77.1561 104.777 188.452 188.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1790 6.4e-05 1024 90 820 303104 17.4829 13.5988 390.46 418.231 839.877 839.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1160 6.4e-05 512 280 210 245760 15.0277 6.70717 48.879 209.225 280.027 280.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 620 6.4e-05 2048 170 2100 188416 72.8175 28.3361 1403.85 836.347 2341.56 2341.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1070 0.001024 1024 50 690 18432 0.757536 17.6672 51.2049 69.6744 69.7321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 730 3.2e-05 1024 190 580 409600 77.7046 27.2404 413.214 836.011 1354.38 1354.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 490 6.4e-05 4096 125 4170 163840 133.747 55.5592 4695.97 1672.49 6557.94 6558.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1520 0.001024 1024 330 430 16640 0.74208 10.0068 50.0624 60.8545 60.9096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1650 0.000256 4096 240 4820 71680 13.9694 1812.64 418.86 2245.51 2245.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1950 0.000256 4096 450 7420 69376 13.9758 2699.55 418.145 3131.71 3131.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1850 0.000128 512 80 540 152960 3.10371 3.50742 56.0067 104.899 167.603 167.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1790 6.4e-05 1024 90 825 304768 17.5144 13.5555 271.582 419.192 721.947 722.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1160 6.4e-05 512 280 210 249856 14.8977 6.71322 64.6703 209.62 296.093 296.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 620 6.4e-05 2048 170 2100 191488 72.3255 28.4627 981.458 837.93 1920.37 1920.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1070 0.001024 1024 50 690 18720 0.760224 11.6367 51.2818 63.7228 63.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 730 3.2e-05 1024 190 585 417792 77.3354 26.9681 355.317 837.897 1297.74 1297.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 490 6.4e-05 4096 125 4170 166912 132.907 55.6052 3331.1 1675.64 5195.42 5195.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1520 0.001024 1024 330 435 16992 0.74768 6.71107 51.3083 58.8102 58.8575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1650 0.000256 4096 240 4830 72000 13.9957 1276.67 419.156 1709.86 1709.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1950 0.000256 4096 450 7425 69824 13.9817 1906.22 419.101 2339.35 2339.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1850 0.000128 512 80 540 152960 3.12458 3.51795 57.9005 104.974 169.606 169.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1790 6.4e-05 1024 90 825 304640 17.596 13.7425 275.163 419.313 725.92 726.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1160 6.4e-05 512 280 210 249600 14.9792 6.72867 63.5733 209.77 295.24 295.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 620 6.4e-05 2048 170 2100 190720 72.7746 28.376 989.216 838.516 1929.08 1929.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1070 0.001024 1024 50 690 18720 0.75776 11.8886 51.3134 64.0047 64.0594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 730 3.2e-05 1024 190 585 417280 77.4628 26.9455 338.089 838.46 1281.18 1281.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 490 6.4e-05 4096 125 4170 167040 133.449 55.6997 3364.37 1676.84 5230.53 5230.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1520 0.001024 1024 330 435 16960 0.742848 6.84109 51.2942 58.921 58.9742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1650 0.000256 4096 240 4830 72000 13.9919 1285.02 431.422 1730.48 1730.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1950 0.000256 4096 450 7425 69800 13.9759 1919.22 419.295 2352.54 2352.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1850 0.000128 512 80 540 153024 3.10477 3.51642 57.6123 105.921 170.24 170.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1790 6.4e-05 1024 90 825 304704 17.5458 13.8426 272.892 423.09 727.477 727.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1160 6.4e-05 512 280 210 248832 14.9309 6.71798 62.4202 211.268 295.523 295.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 620 6.4e-05 2048 170 2100 190464 72.5114 28.3248 980.412 844.504 1925.95 1926.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1070 0.001024 1024 50 690 18720 0.761952 11.8792 51.5348 64.2216 64.2804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 730 3.2e-05 1024 190 585 417792 77.0605 26.911 295.59 844.445 1244.23 1244.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 490 6.4e-05 4096 125 4170 166656 133.117 55.6524 3351.44 1689.44 5229.82 5229.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1520 0.001024 1024 330 435 16944 0.74752 6.83738 51.5103 59.1361 59.1961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1650 0.000256 4096 240 4830 71952 13.9858 1282.02 426.105 1722.16 1722.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1950 0.000256 4096 450 7425 69792 13.9819 1916.62 422.972 2353.63 2353.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1850 0.000128 512 80 540 152880 3.12234 3.51642 58.0136 104.955 169.69 169.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1790 6.4e-05 1024 90 825 304416 17.5957 13.5198 280.117 419.207 730.54 730.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1160 6.4e-05 512 280 210 249088 14.921 6.72982 35.0568 209.415 266.308 266.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 620 6.4e-05 2048 170 2100 189952 72.8794 28.3325 1003 837.092 1941.5 1941.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1070 0.001024 1024 50 690 18704 0.7616 12.2165 51.3065 64.3272 64.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 730 3.2e-05 1024 190 585 415744 77.3544 26.93 302.822 837.028 1244.35 1244.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 490 6.4e-05 4096 125 4170 166656 133.442 55.7035 3412.05 1674.01 5275.39 5275.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1520 0.001024 1024 330 435 16968 0.74784 6.98822 51.3271 59.1045 59.1606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1650 0.000256 4096 240 4830 71960 13.9876 1306.1 419.397 1739.53 1739.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1950 0.000256 4096 450 7425 69776 13.9791 1949.52 419.216 2382.76 2382.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1850 0.000128 512 80 540 152960 3.11501 3.51632 60.4208 104.899 172.035 172.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1790 6.4e-05 1024 90 825 304640 17.5359 13.4954 287.721 418.973 737.829 737.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1160 6.4e-05 512 280 210 247808 14.872 6.70739 35.4837 208.907 266.155 266.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 620 6.4e-05 2048 170 2100 190464 72.2875 28.2655 1022.26 835.081 1958.09 1958.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1070 0.001024 1024 50 690 18688 0.75792 11.7185 51.279 63.7973 63.8531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 730 3.2e-05 1024 190 585 413696 77.1545 26.8251 303.447 835.127 1242.77 1242.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 490 6.4e-05 4096 125 4170 166912 132.998 55.5952 3463.25 1675.69 5327.71 5327.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1520 0.001024 1024 330 435 16960 0.74896 7.13421 51.3028 59.2296 59.2855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1650 0.000256 4096 240 4830 71936 13.9844 1272.37 418.894 1705.3 1705.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1950 0.000256 4096 450 7425 69760 13.9838 1892.61 418.836 2325.48 2325.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1850 0.000128 512 80 540 152928 2.94605 3.52013 66.7396 104.864 178.15 178.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1790 6.4e-05 1024 90 825 304416 17.571 14.1933 323.75 418.822 774.44 774.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1160 6.4e-05 512 280 210 246528 14.9752 6.71536 40.1055 208.752 270.727 270.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 620 6.4e-05 2048 170 2100 188928 72.757 28.3285 1155.64 834.453 2091.37 2091.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1070 0.001024 1024 50 690 18648 0.753408 14.1179 51.2295 66.1437 66.1975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 730 3.2e-05 1024 190 585 414720 77.1957 26.8637 344.522 834.371 1283.17 1283.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 490 6.4e-05 4096 125 4170 167040 133.2 55.6962 3945.17 1674.91 5809.14 5809.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1520 0.001024 1024 330 435 16920 0.747296 8.0519 51.2639 60.1052 60.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1650 0.000256 4096 240 4830 71928 13.9845 1507.86 418.919 1940.82 1940.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1950 0.000256 4096 450 7425 69768 13.9756 2251.07 418.939 2684.03 2684.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1850 0.000128 512 80 540 152960 2.9377 3.51715 65.688 105.021 177.249 177.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1790 6.4e-05 1024 90 825 304640 17.5189 13.5268 316.912 419.414 767.479 767.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1160 6.4e-05 512 280 210 248320 14.9737 6.72544 39.3114 209.821 271.027 271.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 620 6.4e-05 2048 170 2100 189440 72.9121 28.3417 1131.56 838.701 2071.71 2071.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1070 0.001024 1024 50 690 18640 0.7552 13.6782 51.2533 65.7291 65.7885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 730 3.2e-05 1024 190 585 414720 77.3518 26.9283 336.484 838.609 1279.59 1279.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 490 6.4e-05 4096 125 4170 166400 133.347 55.6741 3831.79 1677.22 5698.2 5698.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1520 0.001024 1024 330 435 16880 0.745472 7.89546 51.2471 59.9316 59.9895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1650 0.000256 4096 240 4830 71920 13.9819 1467.83 419.326 1901.19 1901.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1950 0.000256 4096 450 7425 69760 13.9829 2192.87 419.336 2626.24 2626.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1850 0.000128 512 80 540 152832 2.93405 3.50986 69.6115 104.879 181.017 181.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1790 6.4e-05 1024 90 825 304512 17.4758 13.4895 338.35 418.861 788.278 788.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1160 6.4e-05 512 280 210 245760 14.8785 6.68272 41.7997 208.256 271.804 271.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 620 6.4e-05 2048 170 2100 187392 72.6219 28.3124 1193.36 832.525 2127.02 2127.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1070 0.001024 1024 50 690 18624 0.757696 14.8029 51.2266 66.8302 66.8845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 730 3.2e-05 1024 190 585 411648 76.8291 26.7317 356.775 832.345 1292.89 1293.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 490 6.4e-05 4096 125 4170 165888 132.922 55.5907 4063.55 1672.97 5925.2 5925.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1520 0.001024 1024 330 435 16896 0.748384 8.51536 51.2661 60.5744 60.6327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1650 0.000256 4096 240 4830 71904 13.9853 1559.11 418.996 1992.14 1992.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1950 0.000256 4096 450 7425 69696 13.9817 2329.62 418.687 2762.34 2762.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1850 0.000128 512 80 540 152800 2.95114 3.5216 69.8079 104.812 181.176 181.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1790 6.4e-05 1024 90 825 304400 17.608 13.5404 334.964 419.105 785.321 785.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1160 6.4e-05 512 280 210 246400 14.9359 6.70506 41.6564 208.327 271.813 271.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 620 6.4e-05 2048 170 2100 188800 72.5852 28.2747 1191.07 832.752 2124.88 2125.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1070 0.001024 1024 50 690 18600 0.757632 14.7165 51.1924 66.7116 66.7689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 730 3.2e-05 1024 190 585 409600 77.4403 26.824 351.817 832.621 1288.92 1289.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 490 6.4e-05 4096 125 4170 166400 133.287 55.75 4052 1673.87 5915.08 5915.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1520 0.001024 1024 330 435 16900 0.747392 8.53606 51.2719 60.598 60.6513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1650 0.000256 4096 240 4830 71900 13.9819 1550.72 418.878 1983.63 1983.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1950 0.000256 4096 450 7425 69700 13.9778 2315.21 418.679 2747.92 2747.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1850 0.000128 512 80 540 152768 2.94045 3.5143 69.3265 104.899 180.762 180.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1790 6.4e-05 1024 90 825 304192 17.522 13.5109 337.575 418.923 787.637 787.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1160 6.4e-05 512 280 210 247296 14.9916 6.7177 42.1309 209.269 273.294 273.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 620 6.4e-05 2048 170 2100 189952 72.6068 28.3756 1208.47 836.532 2146.17 2146.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1070 0.001024 1024 50 690 18592 0.759584 14.6431 51.2069 66.6535 66.7089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 730 3.2e-05 1024 190 585 415744 77.0976 26.8974 359.867 836.391 1300.47 1300.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 490 6.4e-05 4096 125 4170 166656 132.941 55.6771 4093.39 1673.48 5955.66 5955.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1520 0.001024 1024 330 435 16912 0.74752 8.48077 51.3061 60.5766 60.6353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1650 0.000256 4096 240 4830 71904 13.9858 1563.25 418.956 1996.24 1996.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1950 0.000256 4096 450 7425 69664 13.9776 2334.21 418.543 2766.78 2766.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1850 0.000128 512 80 540 152640 2.9431 3.51613 69.7201 104.925 181.187 181.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1790 6.4e-05 1024 90 825 304320 17.5629 13.5248 330.928 418.989 781.104 781.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1160 6.4e-05 512 280 210 245760 15.0263 6.71674 41.105 208.96 271.997 272.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 620 6.4e-05 2048 170 2100 188160 73.0589 28.4088 1176.14 835.291 2113.09 2113.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1070 0.001024 1024 50 690 18600 0.756736 14.3995 51.251 66.4499 66.5047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 730 3.2e-05 1024 190 585 414720 77.1446 26.8659 351.985 835.153 1291.36 1291.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 490 6.4e-05 4096 125 4170 165120 133.352 55.6438 4004.51 1670.4 5864.07 5864.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1520 0.001024 1024 330 435 16800 0.74208 8.28093 51.1878 60.2533 60.3095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1650 0.000256 4096 240 4830 71880 13.9783 1544.68 419.271 1977.98 1978.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1950 0.000256 4096 450 7425 69720 13.9768 2308.79 419.291 2742.11 2742.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1850 0.000128 512 80 540 152576 2.93731 3.51456 65.8305 104.859 177.225 177.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1790 6.4e-05 1024 90 825 304640 17.5144 13.5049 317.842 419.421 768.386 768.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1160 6.4e-05 512 280 210 245760 15.0104 6.70637 39.3938 209.141 270.437 270.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 620 6.4e-05 2048 170 2100 188416 72.7906 28.3444 1130.32 835.992 2067.64 2067.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1070 0.001024 1024 50 690 18560 0.753664 13.7735 51.2036 65.774 65.8293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 730 3.2e-05 1024 190 585 409600 77.7012 26.8237 333.356 835.828 1273.92 1274.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 490 6.4e-05 4096 125 4170 165888 132.787 55.5294 3854.26 1671.8 5714.54 5714.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1520 0.001024 1024 330 435 16896 0.749472 7.97286 51.3311 60.0958 60.1489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1650 0.000256 4096 240 4830 71808 13.9736 1479.9 418.918 1912.84 1912.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1950 0.000256 4096 450 7425 69632 13.9817 2210.2 418.857 2643.09 2643.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1850 0.000128 512 80 540 152448 2.92557 3.50822 72.04 104.828 183.383 183.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1790 6.4e-05 1024 90 825 304128 17.4969 14.5625 372.786 418.509 823.456 823.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1160 6.4e-05 512 280 210 239616 14.9632 6.61654 45.1911 206.28 273.233 273.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 620 6.4e-05 2048 170 2100 184320 72.2368 28.0802 1289.79 824.559 2214.86 2215.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1070 0.001024 1024 50 690 18432 0.753984 16.3512 50.0505 67.1984 67.2512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 730 3.2e-05 1024 190 585 405504 76.4572 26.753 386.825 824.302 1314.55 1314.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 490 6.4e-05 4096 125 4170 162816 133.49 55.3595 4373.64 1665.39 6228.05 6228.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1520 0.001024 1024 330 435 16704 0.743136 9.42211 50.0815 60.2874 60.3443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1650 0.000256 4096 240 4830 71808 13.9836 1706.29 422.392 2142.72 2142.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1950 0.000256 4096 450 7425 69504 13.9726 2542.37 418.21 2974.6 2974.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1850 0.000128 512 80 540 152800 2.93683 3.52195 74.6066 104.906 186.053 186.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1790 6.4e-05 1024 90 825 304000 17.5597 13.5224 371.258 418.821 821.264 821.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1160 6.4e-05 512 280 210 243200 14.7879 6.62733 46.0187 206.301 273.917 274.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 620 6.4e-05 2048 170 2100 185600 72.1012 28.0337 1302.54 824.644 2227.51 2227.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1070 0.001024 1024 50 690 18400 0.750368 16.7548 50.0161 67.5644 67.6225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 730 3.2e-05 1024 190 585 396800 77.9674 26.497 378.322 824.379 1307.39 1307.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 490 6.4e-05 4096 125 4170 163200 133.862 55.5275 4429.96 1666.27 6285.78 6285.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1520 0.001024 1024 330 435 16800 0.745696 9.24778 51.2758 61.3126 61.3669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1650 0.000256 4096 240 4830 71800 13.9837 1724.92 418.998 2157.94 2158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1950 0.000256 4096 450 7425 69600 13.9817 2586.14 418.869 3019.04 3019.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1850 0.000128 512 80 540 152064 2.92685 3.5113 69.7074 104.786 181.015 181.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1790 6.4e-05 1024 90 825 303104 17.4898 13.4864 338.84 418.268 788.187 788.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1160 6.4e-05 512 280 210 245760 15.0304 6.7113 42.5093 209.25 273.682 273.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 620 6.4e-05 2048 170 2100 188416 72.8326 28.3359 1209.59 836.44 2147.39 2147.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1070 0.001024 1024 50 690 18432 0.753536 14.8034 51.2077 66.8068 66.8613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 730 3.2e-05 1024 190 585 409600 77.724 26.836 357.074 836.104 1297.95 1298.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 490 6.4e-05 4096 125 4170 163840 133.773 55.5403 4063.44 1672.68 5925.61 5925.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1520 0.001024 1024 330 435 16640 0.74384 8.42342 50.1033 59.3159 59.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1650 0.000256 4096 240 4830 71680 13.9765 1574.6 418.966 2007.6 2007.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1950 0.000256 4096 450 7425 69376 13.9685 2343.96 418.218 2776.19 2776.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1850 0.000128 512 80 540 153024 3.09862 3.5119 53.7749 104.861 165.329 165.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1790 6.4e-05 1024 90 820 304768 17.5032 13.5007 255.129 419.026 705.258 705.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1160 6.4e-05 512 280 220 248832 14.9579 6.72173 63.3293 209.541 294.734 294.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 620 6.4e-05 2048 170 2100 191488 72.3196 28.3068 932.161 837.59 1870.56 1870.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1070 0.001024 1024 50 700 18720 0.760832 11.247 51.2833 63.3336 63.3897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 730 3.2e-05 1024 190 580 411648 78.0705 26.8794 334.576 837.551 1277.29 1277.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 490 6.4e-05 4096 125 4180 165888 133.402 55.5782 3131.82 1675 4995.96 4996.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1520 0.001024 1024 330 440 16960 0.74752 6.43482 51.3001 58.5258 58.5913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1650 0.000256 4096 240 4820 72000 13.9733 1199.69 418.929 1632.64 1632.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1950 0.000256 4096 450 7420 69824 13.9833 1792.25 418.91 2225.19 2225.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1850 0.000128 512 80 540 152960 3.12163 3.51846 60.2766 104.903 171.902 171.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1790 6.4e-05 1024 90 820 304640 17.5933 13.6832 287.851 419.015 738.246 738.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1160 6.4e-05 512 280 220 249600 14.9544 6.72842 69.9389 209.626 301.44 301.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 620 6.4e-05 2048 170 2100 190720 72.7265 28.3628 1043.33 838.084 1982.69 1982.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1070 0.001024 1024 50 700 18720 0.75808 12.8081 51.2971 64.9068 64.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 730 3.2e-05 1024 190 580 409600 78.4111 26.9417 348.249 837.901 1291.73 1291.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 490 6.4e-05 4096 125 4180 165760 133.993 55.7211 3516.37 1676.27 5382.53 5382.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1520 0.001024 1024 330 440 16920 0.749472 7.33171 51.2696 59.3929 59.4492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1650 0.000256 4096 240 4820 72000 13.9429 1346.73 419.23 1779.95 1780.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1950 0.000256 4096 450 7420 69840 13.988 2016.71 419.187 2449.93 2449.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1850 0.000128 512 80 540 153024 3.09952 3.51405 56.3174 105.004 168.018 168.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1790 6.4e-05 1024 90 820 304704 17.5459 13.5148 268.242 419.415 718.82 718.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1160 6.4e-05 512 280 220 248832 14.9366 6.71523 61.3607 209.433 292.64 292.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 620 6.4e-05 2048 170 2100 190464 72.5096 28.3446 972.539 837.174 1910.77 1910.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1070 0.001024 1024 50 700 18672 0.75792 11.7125 51.2759 63.7924 63.8506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 730 3.2e-05 1024 190 580 408576 78.2729 26.8964 285.383 837.129 1227.9 1228.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 490 6.4e-05 4096 125 4180 165120 133.599 55.6524 3255.58 1674.14 5119.14 5119.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1520 0.001024 1024 330 440 16944 0.74752 6.75853 51.3265 58.8742 58.9338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1650 0.000256 4096 240 4820 72000 13.9653 1252.68 419.582 1686.28 1686.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1950 0.000256 4096 450 7420 69792 13.9821 1872.16 419.274 2305.46 2305.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1850 0.000128 512 80 540 152992 3.12147 3.51699 58.1011 104.869 169.695 169.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1790 6.4e-05 1024 90 820 304416 17.5768 13.525 271.864 418.88 721.952 722.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1160 6.4e-05 512 280 220 249088 14.9066 6.72666 36.5203 209.252 267.596 267.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 620 6.4e-05 2048 170 2100 189952 72.8666 28.3468 982.594 836.441 1920.44 1920.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1070 0.001024 1024 50 700 18704 0.767104 12.2429 51.2998 64.3533 64.4082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 730 3.2e-05 1024 190 580 408576 78.3182 26.9176 287.267 836.376 1229.1 1229.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 490 6.4e-05 4096 125 4180 165760 133.647 55.7056 3316.88 1672.72 5179.12 5179.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1520 0.001024 1024 330 440 16912 0.745472 6.9847 51.2696 59.0435 59.1016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1650 0.000256 4096 240 4820 71960 13.9698 1270.88 419.148 1704.04 1704.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1950 0.000256 4096 450 7420 69776 13.9858 1898.25 418.855 2331.14 2331.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1850 0.000128 512 80 540 152960 3.11629 3.512 57.7649 104.899 169.375 169.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1790 6.4e-05 1024 90 820 304640 17.5103 13.4944 276.038 418.939 726.08 726.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1160 6.4e-05 512 280 220 247808 14.8768 6.70778 36.4006 208.898 267.067 267.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 620 6.4e-05 2048 170 2100 190464 72.2407 28.2836 989.517 835.025 1925.26 1925.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1070 0.001024 1024 50 700 18688 0.757696 11.5689 51.2875 63.6567 63.7114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 730 3.2e-05 1024 190 580 409600 77.7106 26.8165 291.422 834.947 1231.11 1231.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 490 6.4e-05 4096 125 4180 165888 133.455 55.5985 3339.32 1675.35 5203.88 5204.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1520 0.001024 1024 330 440 16896 0.749376 6.98982 51.2573 59.0391 59.0935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1650 0.000256 4096 240 4820 71936 13.9647 1219.84 418.927 1652.78 1652.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1950 0.000256 4096 450 7420 69760 13.9887 1821.68 418.777 2254.49 2254.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1850 0.000128 512 80 540 152928 2.93491 3.52221 70.2251 104.95 181.717 181.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1790 6.4e-05 1024 90 820 304416 17.5664 13.5244 338.25 419.175 788.619 788.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1160 6.4e-05 512 280 220 246528 14.9682 6.71949 44.6465 208.929 275.448 275.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 620 6.4e-05 2048 170 2100 188928 72.7089 28.4048 1216.48 835.162 2152.95 2153.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1070 0.001024 1024 50 700 18648 0.754784 15.0796 51.2645 67.1416 67.1971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 730 3.2e-05 1024 190 580 405504 78.384 26.8662 354.161 835.079 1294.71 1294.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 490 6.4e-05 4096 125 4180 165888 133.656 55.6915 4107.12 1676.32 5972.96 5973.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1520 0.001024 1024 330 440 16920 0.750464 8.65485 51.3283 60.7762 60.8303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1650 0.000256 4096 240 4820 71928 13.9635 1572.18 419.2 2005.39 2005.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1950 0.000256 4096 450 7420 69768 13.9824 2350.01 423.35 2787.39 2787.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1850 0.000128 512 80 540 152928 3.10554 3.516 52.2867 104.928 163.919 164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1790 6.4e-05 1024 90 820 304128 17.4935 13.5168 235.218 418.968 685.297 685.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1160 6.4e-05 512 280 220 244224 14.8709 6.65456 31.1717 207.275 260.164 260.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 620 6.4e-05 2048 170 2100 184320 72.8345 28.0339 827.449 828.558 1757.08 1757.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1070 0.001024 1024 50 700 18576 0.752928 10.6364 51.2439 62.6741 62.7329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 730 3.2e-05 1024 190 580 396288 78.4403 26.5868 247.342 828.362 1180.95 1181.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 490 6.4e-05 4096 125 4180 163584 133.712 55.5684 2813.43 1669.25 4672.13 4672.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1520 0.001024 1024 330 440 16848 0.74752 6.08022 51.305 58.1741 58.2326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1650 0.000256 4096 240 4820 71856 13.9658 1089.69 418.99 1522.7 1522.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1950 0.000256 4096 450 7420 69696 13.9837 1628.47 418.945 2061.45 2061.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1850 0.000128 512 80 540 152960 2.93597 3.51642 68.5032 105.015 180.055 180.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1790 6.4e-05 1024 90 820 304640 17.5212 13.5178 325.847 419.423 776.41 776.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1160 6.4e-05 512 280 220 248320 14.9644 6.72358 43.251 209.825 274.95 275.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 620 6.4e-05 2048 170 2100 189440 72.8963 28.3218 1177.35 838.729 2117.49 2117.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1070 0.001024 1024 50 700 18640 0.75664 14.6643 51.2677 66.733 66.7903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 730 3.2e-05 1024 190 580 409600 78.1243 26.9251 343.613 838.635 1287.52 1287.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 490 6.4e-05 4096 125 4180 165120 133.781 55.6749 3963.63 1677.27 5830.53 5830.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1520 0.001024 1024 330 440 16880 0.74336 8.43366 51.284 60.5035 60.5598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1650 0.000256 4096 240 4820 71920 13.9656 1525.57 419.257 1958.84 1958.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1950 0.000256 4096 450 7420 69760 13.9818 2283.26 423.896 2721.18 2721.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1850 0.000128 512 80 540 152640 3.0984 3.51242 50.6928 104.853 162.241 162.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1790 6.4e-05 1024 90 820 304640 17.4599 13.6708 227.923 419.513 678.666 678.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1160 6.4e-05 512 280 220 245760 15.0804 6.7121 30.4164 209.867 262.252 262.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 620 6.4e-05 2048 170 2100 189440 72.7339 28.335 824.772 838.924 1764.94 1765.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1070 0.001024 1024 50 700 18560 0.755584 10.1852 51.2696 62.2521 62.3069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 730 3.2e-05 1024 190 580 409600 78.0381 26.8844 241.984 838.933 1186.05 1186.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 490 6.4e-05 4096 125 4180 163840 133.874 55.5855 2743.72 1677.65 4610.99 4611.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1520 0.001024 1024 330 440 16800 0.745376 5.82717 51.2841 57.9001 57.9543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1650 0.000256 4096 240 4820 71840 13.9659 1060.47 419.337 1493.82 1493.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1950 0.000256 4096 450 7420 69600 13.9735 1588.85 418.97 2021.84 2021.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1850 0.000128 512 80 540 152832 3.10259 3.51232 64.8804 104.967 176.546 176.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1790 6.4e-05 1024 90 820 304512 17.4777 13.4963 304.461 419.219 754.759 754.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1160 6.4e-05 512 280 220 245760 14.8784 6.68122 40.186 208.429 270.363 270.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 620 6.4e-05 2048 170 2100 187392 72.626 28.1502 1090.13 833.179 2024.28 2024.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1070 0.001024 1024 50 700 18624 0.75776 13.5413 51.2655 65.6059 65.6604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 730 3.2e-05 1024 190 580 405504 77.7051 26.772 319.511 833.056 1257.26 1257.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 490 6.4e-05 4096 125 4180 164352 133.631 55.5725 3699.91 1674.41 5563.69 5563.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1520 0.001024 1024 330 440 16896 0.746688 7.7743 51.3231 59.8858 59.9388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1650 0.000256 4096 240 4820 71904 13.9672 1428.23 419.264 1861.51 1861.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1950 0.000256 4096 450 7420 69696 13.9757 2145.73 419.004 2578.76 2578.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1850 0.000128 512 80 540 152448 3.10746 3.50957 47.46 104.916 159.075 159.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1790 6.4e-05 1024 90 820 304128 17.492 13.7564 217.864 418.877 668.094 668.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1160 6.4e-05 512 280 220 239616 14.9603 6.61709 28.3547 206.458 256.573 256.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 620 6.4e-05 2048 170 2100 184320 72.286 27.9075 769.289 825.29 1694.96 1695.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1070 0.001024 1024 50 700 18432 0.753408 9.71366 50.0775 60.5879 60.6433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 730 3.2e-05 1024 190 580 393216 78.2459 26.4335 222.622 825.082 1152.59 1152.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 490 6.4e-05 4096 125 4180 162816 133.551 55.3593 2610.04 1667.06 4466.17 4466.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1520 0.001024 1024 330 440 16704 0.742208 5.63453 51.1983 57.6221 57.6757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1650 0.000256 4096 240 4820 71808 13.9648 1012 419.34 1445.35 1445.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1950 0.000256 4096 450 7420 69504 13.9832 1514.1 418.529 1946.65 1946.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1850 0.000128 512 80 540 152800 2.95424 3.52422 65.8966 104.792 177.25 177.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1790 6.4e-05 1024 90 820 304400 17.5988 13.5335 318.399 419.038 768.672 768.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1160 6.4e-05 512 280 220 246400 14.9373 6.70509 42.0898 208.289 272.207 272.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 620 6.4e-05 2048 170 2100 188800 72.5908 28.2984 1147.05 832.594 2080.73 2080.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1070 0.001024 1024 50 700 18600 0.757568 13.998 51.2124 66.0115 66.0694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 730 3.2e-05 1024 190 580 403200 78.3953 26.8222 332.219 832.478 1270.13 1270.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 490 6.4e-05 4096 125 4180 164800 134.349 55.7462 3859.81 1674.35 5724.42 5724.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1520 0.001024 1024 330 440 16800 0.742496 8.07347 51.1752 60.0336 60.0924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1650 0.000256 4096 240 4820 71900 13.9573 1486.4 420.267 1920.67 1920.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1950 0.000256 4096 450 7420 69700 13.9781 2221.62 418.593 2654.24 2654.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1850 0.000128 512 80 540 152800 3.11706 3.52563 49.3334 105.917 161.976 162.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1790 6.4e-05 1024 90 820 304000 17.5413 13.5209 224.595 422.843 678.607 678.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1160 6.4e-05 512 280 220 243200 14.7923 6.63011 29.6841 208.289 259.584 259.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 620 6.4e-05 2048 170 2100 185600 72.0997 27.949 796.546 832.593 1729.37 1729.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1070 0.001024 1024 50 700 18400 0.751616 9.99453 51.3249 62.1151 62.1706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 730 3.2e-05 1024 190 580 396800 77.9446 26.4953 231.324 832.325 1168.31 1168.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 490 6.4e-05 4096 125 4180 163200 133.914 55.5395 2684.28 1682.31 4556.21 4556.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1520 0.001024 1024 330 440 16600 0.743904 5.65408 51.2881 57.7282 57.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1650 0.000256 4096 240 4820 71800 13.9639 1039.52 422.981 1476.51 1476.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1950 0.000256 4096 450 7420 69600 13.9837 1550.36 422.799 1987.19 1987.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1850 0.000128 512 80 540 152992 2.92864 3.5153 78.5616 105 190.089 190.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1790 6.4e-05 1024 90 820 304192 17.5198 13.5148 408.11 419.534 858.793 858.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1160 6.4e-05 512 280 220 247296 14.9875 6.72563 54.1626 209.471 285.534 285.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 620 6.4e-05 2048 170 2100 189952 72.5805 28.3376 1468.57 837.329 2407.02 2407.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1070 0.001024 1024 50 700 18592 0.759808 18.5997 51.2434 70.6461 70.7025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 730 3.2e-05 1024 190 580 408576 78.138 26.8943 427.97 837.194 1370.41 1370.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 490 6.4e-05 4096 125 4180 164864 133.682 55.6667 4891.87 1675.08 6756.46 6756.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1520 0.001024 1024 330 440 16800 0.743296 10.5217 51.2123 62.5206 62.5766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1650 0.000256 4096 240 4820 71904 13.9647 1875.97 419.289 2309.27 2309.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1950 0.000256 4096 450 7420 69664 13.9779 2799.19 418.919 3232.14 3232.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1850 0.000128 512 80 540 152768 3.10067 3.50618 56.5406 104.923 168.156 168.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1790 6.4e-05 1024 90 820 303744 17.4827 13.4905 264.137 418.869 714.083 714.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1160 6.4e-05 512 280 220 243712 14.8205 6.63802 35.4344 207.146 264.219 264.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 620 6.4e-05 2048 170 2100 186368 72.0892 28.0053 948.379 828.022 1876.68 1876.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1070 0.001024 1024 50 700 18368 0.745536 12.1324 50.0388 62.9615 63.0169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 730 3.2e-05 1024 190 580 401408 77.4507 26.5151 277.278 827.722 1209.18 1209.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 490 6.4e-05 4096 125 4180 164864 133.501 55.5868 3235.66 1675.23 5100.14 5100.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1520 0.001024 1024 330 440 16576 0.739328 7.00621 50.0132 57.8016 57.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1650 0.000256 4096 240 4820 71680 13.9564 1237.62 418.696 1670.32 1670.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1950 0.000256 4096 450 7420 69440 13.9735 1846.37 418.549 2278.94 2278.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1850 0.000128 512 80 540 152640 2.93888 3.52237 78.3212 104.831 189.693 189.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1790 6.4e-05 1024 90 820 304320 17.5299 13.525 389.822 418.636 839.613 839.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1160 6.4e-05 512 280 220 245760 15.0275 6.71946 51.718 209.007 282.656 282.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 620 6.4e-05 2048 170 2100 188160 73.0099 28.339 1396.67 834.59 2332.79 2332.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1070 0.001024 1024 50 700 18600 0.751616 18.0987 51.2431 70.1362 70.1911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 730 3.2e-05 1024 190 580 407040 78.2242 26.88 409.444 834.436 1349.2 1349.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 490 6.4e-05 4096 125 4180 163200 134.136 55.6175 4670.86 1669.64 6530.41 6530.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1520 0.001024 1024 330 440 16800 0.745152 0 51.2021 51.9556 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1850 0.000128 512 80 540 152640 3.09904 3.51642 56.7251 104.916 168.341 168.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1790 6.4e-05 1024 90 820 304320 17.4677 13.5133 263.77 418.795 713.648 713.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1160 6.4e-05 512 280 220 238080 15.073 6.62528 34.0541 206.291 262.227 262.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 620 6.4e-05 2048 170 2100 184320 72.2961 28.0352 926.842 824.617 1851.98 1852.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1070 0.001024 1024 50 700 18480 0.754496 11.7228 51.243 63.7632 63.8185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 730 3.2e-05 1024 190 580 399360 77.4826 26.4765 272.126 824.303 1200.6 1200.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 490 6.4e-05 4096 125 4180 161280 134.512 55.5832 3118.98 1669.64 4978.88 4979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1520 0.001024 1024 330 440 16560 0.740928 6.7383 49.9939 57.5144 57.5694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1650 0.000256 4096 240 4820 71760 13.9674 1223.21 418.851 1656.07 1656.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1950 0.000256 4096 450 7420 69600 13.9799 1824.87 418.909 2257.81 2257.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1850 0.000128 512 80 540 152576 2.92333 3.51027 76.5914 104.784 187.892 187.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1790 6.4e-05 1024 90 820 304640 17.5075 13.503 377.773 419.146 828.034 828.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1160 6.4e-05 512 280 220 245760 15.0189 6.70083 50.4227 208.997 281.324 281.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 620 6.4e-05 2048 170 2100 188416 72.798 28.3279 1361.42 835.427 2298.16 2298.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1070 0.001024 1024 50 700 18560 0.753664 17.4534 51.1997 69.4492 69.5055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 730 3.2e-05 1024 190 580 409600 77.6933 26.8227 399.267 835.264 1339.26 1339.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 490 6.4e-05 4096 125 4180 163840 133.714 55.5274 4567.75 1670.89 6428.06 6428.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1520 0.001024 1024 330 440 16768 0.743424 9.98896 51.1806 61.9541 62.0121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1650 0.000256 4096 240 4820 71808 13.9633 1760.06 418.583 2192.65 2192.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1950 0.000256 4096 450 7420 69632 13.9854 2628.64 418.542 3061.22 3061.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1850 0.000128 512 80 540 152064 3.11331 3.51232 55.5804 105.717 168.007 168.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1790 6.4e-05 1024 90 820 303104 17.4667 13.5063 253.127 421.964 706.166 706.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1160 6.4e-05 512 280 220 245760 15.0175 6.70717 33.9873 211.095 266.991 267.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 620 6.4e-05 2048 170 2100 188416 72.8102 28.262 914.735 843.836 1859.83 1859.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1070 0.001024 1024 50 700 18432 0.758272 11.4729 51.4427 63.7189 63.7747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 730 3.2e-05 1024 190 580 409600 77.7108 26.8255 269.123 843.48 1217.35 1217.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 490 6.4e-05 4096 125 4180 163840 133.737 55.5564 3068.18 1687.46 4945.09 4945.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1520 0.001024 1024 330 440 16640 0.743424 6.58637 51.4131 58.7844 58.8412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1650 0.000256 4096 240 4820 71680 13.9636 1180.95 422.606 1617.57 1617.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1950 0.000256 4096 450 7420 69376 13.97 1757.71 421.881 2193.61 2193.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1850 0.000128 512 80 540 152448 2.92227 3.51232 68.7821 104.897 180.197 180.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1790 6.4e-05 1024 90 820 304128 17.5072 13.4977 328.919 418.787 778.812 778.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1160 6.4e-05 512 280 220 239616 14.96 6.61747 42.6474 206.415 270.826 270.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 620 6.4e-05 2048 170 2100 184320 72.2421 28.0003 1164.19 825.268 2089.88 2090.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1070 0.001024 1024 50 700 18432 0.751488 14.8517 50.083 65.7266 65.7827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 730 3.2e-05 1024 190 580 393216 78.2677 26.4379 334.249 824.851 1264.02 1264.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 490 6.4e-05 4096 125 4180 162816 133.507 55.3556 3983.22 1666.76 5839 5839.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1520 0.001024 1024 330 440 16704 0.743488 8.63744 51.19 60.6144 60.6689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1650 0.000256 4096 240 4820 71808 13.9651 1548.29 419.157 1981.46 1981.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1950 0.000256 4096 450 7420 69504 13.9667 2313.4 418.445 2745.86 2745.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1850 0.000128 512 80 540 151296 3.10477 3.51139 50.0803 104.504 161.285 161.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1790 6.4e-05 1024 90 820 304128 17.4835 14.6716 232.176 419.021 683.455 683.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1160 6.4e-05 512 280 220 233472 15.3649 6.62445 29.6339 206.531 258.334 258.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 620 6.4e-05 2048 170 2100 184320 72.3744 27.9471 817.025 825.58 1743.12 1743.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1070 0.001024 1024 50 700 18048 0.744576 10.0333 49.8374 60.6576 60.7157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 730 3.2e-05 1024 190 580 393216 78.3251 26.4356 236.786 825.063 1166.82 1166.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 490 6.4e-05 4096 125 4180 159744 132.821 54.958 2711.49 1650.96 4550.39 4550.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1520 0.001024 1024 330 440 16512 0.742752 5.6873 51.1889 57.6632 57.7197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1650 0.000256 4096 240 4820 71424 13.9544 1069.04 418.109 1501.15 1501.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1950 0.000256 4096 450 7420 69120 13.9592 1596.77 417.481 2028.26 2028.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1850 0.000128 512 80 540 152800 2.94298 3.52051 71.0821 104.974 182.606 182.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1790 6.4e-05 1024 90 820 304000 17.5661 13.545 341.775 419.085 792.081 792.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1160 6.4e-05 512 280 220 243200 14.8064 6.6296 44.9986 206.441 273.064 273.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 620 6.4e-05 2048 170 2100 185600 72.0898 27.9713 1207.26 825.187 2132.71 2132.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1070 0.001024 1024 50 700 18400 0.7528 15.2459 50.047 66.0903 66.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 730 3.2e-05 1024 190 580 396800 77.9769 26.4975 350.534 825.094 1280.32 1280.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 490 6.4e-05 4096 125 4180 163200 133.839 55.5315 4082.42 1667.37 5939.34 5939.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1520 0.001024 1024 330 440 16600 0.741376 8.54966 50.0156 59.3491 59.4085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1650 0.000256 4096 240 4820 71800 13.9686 1585.8 419.185 2019 2019.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1950 0.000256 4096 450 7420 69600 13.9856 2377.22 419.032 2810.29 2810.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1850 0.000128 512 80 540 152000 3.08989 3.51053 55.1468 104.562 166.392 166.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1790 6.4e-05 1024 90 820 304000 17.5092 13.5127 240.946 419.324 691.392 691.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1160 6.4e-05 512 280 220 243200 14.7673 6.62973 32.4299 206.553 260.561 260.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 620 6.4e-05 2048 170 2100 179200 73.5566 27.9902 836.832 825.658 1764.22 1764.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1070 0.001024 1024 50 700 18000 0.74304 10.7069 49.7819 61.2753 61.3315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 730 3.2e-05 1024 190 580 384000 79.783 26.4698 241.888 825.13 1173.48 1173.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 490 6.4e-05 4096 125 4180 160000 132.835 55.0378 2880.36 1651.1 4719.49 4719.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1520 0.001024 1024 330 440 16400 0.741312 6.08256 50.0122 56.8787 56.9344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1650 0.000256 4096 240 4820 71600 13.96 1143.58 419.215 1576.81 1576.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1950 0.000256 4096 450 7420 69200 13.9611 1712.32 417.925 2144.25 2144.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1850 0.000128 512 80 552 152896 3.10048 3.51046 55.4932 104.883 167.072 167.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1790 6.4e-05 1024 90 816 304896 17.5047 14.0346 250.246 419.124 701.011 701.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1160 6.4e-05 512 280 216 248832 14.9596 6.71469 60.8334 209.587 292.288 292.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 620 6.4e-05 2048 170 2112 190464 72.4875 28.3306 916.297 837.794 1855.11 1855.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1070 0.001024 1024 50 696 18720 0.74736 11.0961 51.2786 63.1657 63.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 730 3.2e-05 1024 190 600 417792 77.1501 26.88 345.299 837.806 1287.35 1287.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 490 6.4e-05 4096 125 4176 165888 133.327 55.5795 3103 1675.45 4967.53 4967.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1520 0.001024 1024 330 432 16992 0.745376 6.25664 51.2861 58.3305 58.3936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1650 0.000256 4096 240 4824 72000 13.9872 1188.97 419.193 1622.19 1622.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1950 0.000256 4096 450 7440 69824 14.1194 1780.48 425.784 2220.44 2220.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1850 0.000128 512 80 552 152880 3.1175 3.52227 58.2342 104.969 169.926 170.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1790 6.4e-05 1024 90 816 304640 17.5836 13.5267 266.761 419.271 717.249 717.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1160 6.4e-05 512 280 216 248320 15.0679 6.72902 60.1869 209.75 291.926 292.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 620 6.4e-05 2048 170 2112 189440 73.0954 28.3668 969.58 838.438 1909.68 1909.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1070 0.001024 1024 50 696 18720 0.755072 11.6246 51.3166 63.74 63.7971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 730 3.2e-05 1024 190 600 417280 77.4721 26.9435 339.351 838.388 1282.37 1282.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 490 6.4e-05 4096 125 4176 165760 133.967 55.7159 3262.14 1676.67 5128.66 5128.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1520 0.001024 1024 330 432 17000 0.74752 6.58058 51.3261 58.6986 58.7544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1650 0.000256 4096 240 4824 72000 13.9858 1250.49 419.401 1683.92 1683.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1950 0.000256 4096 450 7440 69800 13.9825 1871.54 419.346 2304.92 2304.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1850 0.000128 512 80 552 152928 3.1112 3.51642 56.3762 104.911 168.001 168.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1790 6.4e-05 1024 90 816 304704 17.5295 13.7223 263.926 419.059 714.344 714.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1160 6.4e-05 512 280 216 247296 15.0238 6.72224 61.5419 209.254 292.733 292.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 620 6.4e-05 2048 170 2112 188928 72.9835 28.3218 951.813 836.464 1889.78 1889.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1070 0.001024 1024 50 696 18720 0.757184 11.7858 51.3106 63.8979 63.9529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 730 3.2e-05 1024 190 600 414720 77.2726 26.9011 296.715 836.408 1237.52 1237.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 490 6.4e-05 4096 125 4176 165120 133.6 55.6514 3202.63 1673.4 5065.46 5065.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1520 0.001024 1024 330 432 16992 0.745472 6.67216 51.3071 58.7682 58.8227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1650 0.000256 4096 240 4824 72000 14.0001 1231.66 419.138 1664.84 1664.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1950 0.000256 4096 450 7440 69792 13.9785 1843.19 419.041 2276.26 2276.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1850 0.000128 512 80 552 152832 3.09635 3.51078 38.7065 104.987 150.387 150.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1790 6.4e-05 1024 90 816 304512 17.463 13.6593 169.26 419.266 619.755 619.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1160 6.4e-05 512 280 216 245760 14.9188 6.68006 58.9692 208.46 289.216 289.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 620 6.4e-05 2048 170 2112 187392 72.6696 28.2214 608.171 833.503 1542.76 1542.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1070 0.001024 1024 50 696 18624 0.754304 7.65363 51.2601 59.7128 59.7704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 730 3.2e-05 1024 190 600 411648 77.1235 26.7264 248.162 833.272 1185.5 1185.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 490 6.4e-05 4096 125 4176 164352 133.654 55.5781 2058.38 1674.57 3922.36 3922.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1520 0.001024 1024 330 432 16896 0.743296 4.34848 51.2698 56.4045 56.4648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1650 0.000256 4096 240 4824 71904 13.9837 791.755 419.279 1225.06 1225.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1950 0.000256 4096 450 7440 69696 13.9828 1188 419.178 1621.21 1621.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1850 0.000128 512 80 552 152880 2.94502 3.51827 64.3767 104.853 175.775 175.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1790 6.4e-05 1024 90 816 304640 17.5599 13.5598 303.592 418.79 753.606 753.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1160 6.4e-05 512 280 216 247296 15.0231 6.7319 40.1842 209.212 271.331 271.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 620 6.4e-05 2048 170 2112 189952 72.7904 28.3563 1103.47 836.279 2041.09 2041.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1070 0.001024 1024 50 696 18704 0.753664 13.8015 51.2881 65.8873 65.9455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 730 3.2e-05 1024 190 600 415744 77.2299 26.9254 340.172 836.212 1280.76 1280.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 490 6.4e-05 4096 125 4176 164864 134.139 55.7177 3710.29 1672.98 5573.29 5573.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1520 0.001024 1024 330 432 16968 0.745504 7.80915 51.2811 59.8783 59.9349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1650 0.000256 4096 240 4824 71960 13.979 1428.61 418.865 1861.5 1861.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1950 0.000256 4096 450 7440 69776 13.9858 2137.82 418.881 2570.73 2570.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1850 0.000128 512 80 552 152768 3.10589 3.51558 43.9602 105.003 155.667 155.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1790 6.4e-05 1024 90 816 304640 17.4944 13.52 192.689 419.323 643.124 643.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1160 6.4e-05 512 280 216 247296 14.9996 6.72346 70.357 209.551 301.814 301.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 620 6.4e-05 2048 170 2112 189952 72.6174 28.3313 701.368 837.45 1639.95 1640.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1070 0.001024 1024 50 696 18592 0.74752 8.67584 51.2407 60.7067 60.7623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 730 3.2e-05 1024 190 600 415744 77.1112 26.8984 224.409 837.267 1165.89 1166.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 490 6.4e-05 4096 125 4176 164864 133.724 55.6544 2334.19 1674.48 4198.21 4198.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1520 0.001024 1024 330 432 16912 0.749568 4.92515 51.3067 57.0244 57.0798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1650 0.000256 4096 240 4824 71904 13.9796 897.102 419.323 1330.45 1330.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1950 0.000256 4096 450 7440 69664 13.9774 1342.38 419.044 1775.45 1775.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1850 0.000128 512 80 552 152832 3.11706 3.51834 62.8264 105 174.547 174.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1790 6.4e-05 1024 90 816 304640 17.5022 13.5002 293.391 419.396 743.889 743.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1160 6.4e-05 512 280 216 247808 14.8844 6.70979 39.0294 209.116 269.926 270.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 620 6.4e-05 2048 170 2112 188416 72.8038 28.2981 1054.37 835.934 1991.6 1991.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1070 0.001024 1024 50 696 18688 0.75808 12.6383 51.3005 64.7401 64.7967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 730 3.2e-05 1024 190 600 413696 77.0779 26.8249 328.178 835.858 1268.15 1268.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 490 6.4e-05 4096 125 4176 165888 133.352 55.5901 3568.57 1677.15 5434.83 5434.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1520 0.001024 1024 330 432 16960 0.746944 7.54051 51.3109 59.6401 59.6974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1650 0.000256 4096 240 4824 71936 13.9809 1310.1 419.275 1743.41 1743.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1950 0.000256 4096 450 7440 69760 13.9744 1955.29 419.345 2388.65 2388.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1850 0.000128 512 80 552 152576 3.10682 3.5137 43.4391 104.775 154.918 154.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1790 6.4e-05 1024 90 816 304640 17.4863 13.4972 198.281 419.068 648.431 648.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1160 6.4e-05 512 280 216 245760 15.0081 6.7072 26.291 208.963 257.152 257.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 620 6.4e-05 2048 170 2112 188416 72.78 28.28 696.136 835.295 1632.68 1632.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1070 0.001024 1024 50 696 18560 0.758048 8.07322 51.1939 60.0693 60.1266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 730 3.2e-05 1024 190 600 409600 77.6989 26.8245 223.607 835.209 1163.55 1163.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 490 6.4e-05 4096 125 4176 163840 133.719 55.5334 2311.44 1670.55 4171.41 4171.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1520 0.001024 1024 330 432 16896 0.743424 4.95062 51.2856 57.0224 57.0781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1650 0.000256 4096 240 4824 71808 13.9802 829.903 418.656 1262.58 1262.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1950 0.000256 4096 450 7440 69632 13.9751 1239.74 418.601 1672.36 1672.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1850 0.000128 512 80 552 152784 2.93926 3.51664 68.6698 104.955 180.162 180.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1790 6.4e-05 1024 90 816 304416 17.5664 13.5229 322.368 419.178 772.739 772.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1160 6.4e-05 512 280 216 246528 14.9732 6.71539 42.1179 208.925 272.916 273.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 620 6.4e-05 2048 170 2112 188928 72.7544 28.3153 1171.18 835.379 2107.82 2107.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1070 0.001024 1024 50 696 18648 0.75936 14.3189 51.2628 66.3815 66.4373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 730 3.2e-05 1024 190 600 414720 77.1238 26.8628 359.735 835.084 1299.02 1299.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 490 6.4e-05 4096 125 4176 165888 133.653 55.7036 3958.33 1677.06 5824.91 5825.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1520 0.001024 1024 330 432 16920 0.742112 8.14054 51.2635 60.1895 60.2446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1650 0.000256 4096 240 4824 71928 13.9859 1512.71 423.485 1950.23 1950.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1950 0.000256 4096 450 7440 69768 13.9815 2268.36 419.377 2701.76 2701.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1850 0.000128 512 80 552 152640 3.09862 3.5184 51.8492 104.912 163.466 163.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1790 6.4e-05 1024 90 816 304128 17.4935 13.5133 225.484 418.926 675.519 675.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1160 6.4e-05 512 280 216 244224 14.8486 6.65926 29.4533 207.26 258.405 258.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 620 6.4e-05 2048 170 2112 184320 72.8326 28.0168 802.323 828.486 1731.85 1732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1070 0.001024 1024 50 696 18576 0.75424 10.0783 51.2381 62.1146 62.1711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 730 3.2e-05 1024 190 600 405504 77.115 26.5783 248.142 828.356 1180.41 1180.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 490 6.4e-05 4096 125 4176 163584 133.757 55.573 2727.85 1669.12 4586.46 4586.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1520 0.001024 1024 330 432 16848 0.739456 5.62381 51.2422 57.6491 57.7054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1650 0.000256 4096 240 4824 71856 13.9871 1057.19 418.871 1490.1 1490.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1950 0.000256 4096 450 7440 69696 13.9795 1580.09 419.037 2013.16 2013.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1850 0.000128 512 80 552 152800 2.94976 3.51664 66.906 105.001 178.458 178.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1790 6.4e-05 1024 90 816 304640 17.5181 13.5163 306.871 419.368 757.377 757.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1160 6.4e-05 512 280 216 248320 14.9557 6.72154 40.1954 209.804 271.86 272.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 620 6.4e-05 2048 170 2112 189440 72.873 28.3894 1114.9 838.635 2054.99 2055.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1070 0.001024 1024 50 696 18640 0.749856 13.5625 51.257 65.6138 65.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 730 3.2e-05 1024 190 600 414720 77.3606 26.919 342.071 838.543 1285.11 1285.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 490 6.4e-05 4096 125 4176 165120 133.754 55.6582 3746.2 1677.72 5613.5 5613.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1520 0.001024 1024 330 432 16960 0.743968 7.7353 51.3293 59.8516 59.9088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1650 0.000256 4096 240 4824 71920 13.974 1440.05 419.233 1873.3 1873.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1950 0.000256 4096 450 7440 69760 13.9756 2163.83 419.39 2597.24 2597.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1850 0.000128 512 80 552 152320 3.10237 3.50941 49.2954 104.855 160.847 160.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1790 6.4e-05 1024 90 816 304640 17.4685 13.4984 220.257 419.541 670.863 670.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1160 6.4e-05 512 280 216 245760 15.0884 6.71539 28.9237 209.882 260.796 260.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 620 6.4e-05 2048 170 2112 189440 72.7723 28.3228 801.048 838.988 1741.32 1741.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1070 0.001024 1024 50 696 18560 0.745664 9.80992 51.2632 61.862 61.9173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 730 3.2e-05 1024 190 600 409600 78.0304 26.8838 243.044 838.857 1187.03 1187.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 490 6.4e-05 4096 125 4176 163840 133.887 55.5807 2647.35 1678.46 4515.44 4515.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1520 0.001024 1024 330 432 16800 0.743424 5.50963 51.222 57.5182 57.5735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1650 0.000256 4096 240 4824 71840 13.9801 1022.48 419.39 1455.9 1455.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1950 0.000256 4096 450 7440 69600 13.9759 1533.77 422.426 1970.22 1970.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1850 0.000128 512 80 552 152832 2.92483 3.51232 79.2377 104.969 190.728 190.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1790 6.4e-05 1024 90 816 304512 17.4387 13.719 396.112 419.216 846.584 846.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1160 6.4e-05 512 280 216 245760 14.8824 6.68368 51.296 208.436 281.481 281.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 620 6.4e-05 2048 170 2112 187392 72.6134 28.1518 1411.02 833.18 2345.16 2345.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1070 0.001024 1024 50 696 18624 0.757344 17.8577 51.2568 69.914 69.9683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 730 3.2e-05 1024 190 600 411648 76.8379 26.7244 433.767 833.675 1371.22 1371.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 490 6.4e-05 4096 125 4176 164352 133.593 55.5781 4724.1 1674.39 6587.83 6587.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1520 0.001024 1024 330 432 16896 0.745728 10.0905 51.2726 62.154 62.2071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1650 0.000256 4096 240 4824 71904 13.9789 1817.99 419.217 2251.23 2251.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1950 0.000256 4096 450 7440 69696 13.9761 2719.19 419.121 3152.33 3152.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1850 0.000128 512 80 552 152448 3.11478 3.51098 55.7558 104.8 167.266 167.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1790 6.4e-05 1024 90 816 304128 17.5007 13.494 251.901 418.398 701.399 701.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1160 6.4e-05 512 280 216 239616 14.9658 6.6153 32.8622 206.227 260.851 260.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 620 6.4e-05 2048 170 2112 184320 72.2415 27.9084 895.288 824.347 1819.98 1820.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1070 0.001024 1024 50 696 18432 0.748512 11.52 50.053 62.3655 62.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 730 3.2e-05 1024 190 600 405504 76.4796 26.4424 276.9 824.093 1204.13 1204.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 490 6.4e-05 4096 125 4176 162816 133.474 55.3625 3042.68 1665.96 4897.64 4897.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1520 0.001024 1024 330 432 16704 0.741376 6.65395 50.0509 57.49 57.5476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1650 0.000256 4096 240 4824 71808 13.9895 1178.41 422.206 1614.65 1614.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1950 0.000256 4096 450 7440 69504 13.9687 1764.17 418.181 2196.36 2196.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1850 0.000128 512 80 552 152600 2.94502 3.52461 78.3528 104.824 189.726 189.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1790 6.4e-05 1024 90 816 304800 17.6005 13.5335 389.001 419.139 839.375 839.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1160 6.4e-05 512 280 216 246400 14.9289 6.70518 50.8751 208.34 281.034 281.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 620 6.4e-05 2048 170 2112 185600 73.3685 28.2522 1375.65 832.803 2310.27 2310.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1070 0.001024 1024 50 696 18600 0.755712 17.7932 51.2086 69.8019 69.8573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 730 3.2e-05 1024 190 600 409600 77.3775 26.8186 425.883 832.687 1362.99 1363.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 490 6.4e-05 4096 125 4176 164800 134.248 55.7525 4684.18 1673.99 6548.34 6548.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1520 0.001024 1024 330 432 16900 0.74016 9.94509 51.2533 61.9818 62.0369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1650 0.000256 4096 240 4824 71900 13.9762 1799.22 418.863 2232.11 2232.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1950 0.000256 4096 450 7440 69700 13.9732 2690.21 418.807 3123.04 3123.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1850 0.000128 512 80 552 152400 3.11706 3.51722 57.526 104.899 169.146 169.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1790 6.4e-05 1024 90 816 304000 17.5473 13.5213 262.182 418.804 712.156 712.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1160 6.4e-05 512 280 216 243200 14.7876 6.62784 34.1023 206.299 262.003 262.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 620 6.4e-05 2048 170 2112 179200 73.6306 28.0733 902.403 824.643 1828.95 1829.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1070 0.001024 1024 50 696 18400 0.755712 11.5077 50.0284 62.3339 62.3901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 730 3.2e-05 1024 190 600 396800 77.9837 26.497 279.865 824.367 1208.93 1209.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 490 6.4e-05 4096 125 4176 163200 133.909 55.5333 3147.93 1666.22 5003.76 5003.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1520 0.001024 1024 330 432 16800 0.744768 6.65555 51.2554 58.6979 58.7545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1650 0.000256 4096 240 4824 71800 13.9756 1219.29 419.018 1652.33 1652.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1950 0.000256 4096 450 7440 69600 13.9964 1822.67 423.013 2259.73 2259.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1850 0.000128 512 80 552 152768 2.93005 3.51818 75.6562 105.011 187.194 187.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1790 6.4e-05 1024 90 816 304640 17.5022 13.5188 379.347 419.368 829.835 829.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1160 6.4e-05 512 280 216 247296 14.9844 6.72163 50.1142 209.497 281.502 281.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 620 6.4e-05 2048 170 2112 189952 72.5856 28.3343 1384.2 837.435 2322.74 2322.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1070 0.001024 1024 50 696 18592 0.7464 17.1185 51.2411 69.149 69.2042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 730 3.2e-05 1024 190 600 415744 77.0881 26.9045 423.874 837.895 1365.98 1366.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 490 6.4e-05 4096 125 4176 164864 133.683 55.6667 4601.72 1674.66 6465.89 6466.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1520 0.001024 1024 330 432 16912 0.74352 9.69856 51.31 61.7929 61.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1650 0.000256 4096 240 4824 71904 13.9719 1765.5 419.362 2198.88 2198.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1950 0.000256 4096 450 7440 69664 13.974 2640.67 419.085 3073.77 3073.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1850 0.000128 512 80 552 152320 3.0983 3.5072 55.1838 104.836 166.709 166.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1790 6.4e-05 1024 90 816 303744 17.4675 13.4979 250.781 418.52 700.366 700.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1160 6.4e-05 512 280 216 243712 14.8447 6.63882 32.5841 206.964 261.216 261.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 620 6.4e-05 2048 170 2112 186368 72.1121 27.9593 897.497 827.317 1825.08 1825.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1070 0.001024 1024 50 696 18368 0.745472 10.9199 50.0122 61.721 61.7804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 730 3.2e-05 1024 190 600 401408 77.4375 26.5155 271.543 827.03 1202.74 1202.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 490 6.4e-05 4096 125 4176 164864 133.452 55.5889 3032.9 1673.67 4895.76 4895.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1520 0.001024 1024 330 432 16800 0.749568 6.22973 51.2883 58.3109 58.3692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1650 0.000256 4096 240 4824 71680 13.9763 1161.2 418.362 1593.58 1593.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1950 0.000256 4096 450 7440 69440 13.9761 1736.06 418.081 2168.17 2168.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1850 0.000128 512 80 552 152640 2.94115 3.51846 72.8612 104.832 184.232 184.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1790 6.4e-05 1024 90 816 304320 17.5514 13.5287 371.01 418.638 820.829 820.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1160 6.4e-05 512 280 216 245760 15.0334 6.71738 48.3429 208.791 279.068 279.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 620 6.4e-05 2048 170 2112 188160 72.9957 28.3513 1327.68 834.595 2263.81 2263.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1070 0.001024 1024 50 696 18600 0.75776 16.5233 51.2378 68.5609 68.6166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 730 3.2e-05 1024 190 600 414720 77.1637 26.8718 411.502 834.551 1350.3 1350.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 490 6.4e-05 4096 125 4176 163200 134.169 55.6094 4394.5 1668.98 6253.43 6253.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1520 0.001024 1024 330 432 16920 0.746304 9.33357 51.3065 61.43 61.4847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1650 0.000256 4096 240 4824 71880 13.9837 1704.41 418.881 2137.32 2137.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1950 0.000256 4096 450 7440 69720 13.9877 2547.72 419.033 2980.79 2980.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1850 0.000128 512 80 552 152640 3.10074 3.51638 54.2711 104.907 165.876 165.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1790 6.4e-05 1024 90 816 304320 17.4908 13.5147 239.306 418.776 689.189 689.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1160 6.4e-05 512 280 216 238080 15.0796 6.62685 30.636 206.282 258.807 258.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 620 6.4e-05 2048 170 2112 184320 72.2962 28.2583 838.011 824.574 1763.33 1763.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1070 0.001024 1024 50 696 18480 0.75776 10.6731 51.2372 62.7105 62.7666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 730 3.2e-05 1024 190 600 399360 77.4759 26.4761 256.155 824.255 1184.57 1184.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 490 6.4e-05 4096 125 4176 161280 134.432 55.6032 2799.38 1670.16 4659.74 4659.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1520 0.001024 1024 330 432 16800 0.745728 6.12483 51.3045 58.2185 58.2748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1650 0.000256 4096 240 4824 71760 13.9889 1095.81 418.854 1528.71 1528.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1950 0.000256 4096 450 7440 69600 13.9858 1637.83 419.013 2070.88 2070.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1850 0.000128 512 80 552 152576 2.93254 3.51283 71.5644 104.847 182.937 183.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1790 6.4e-05 1024 90 816 304640 17.5123 16.1055 354.583 419.38 807.68 807.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1160 6.4e-05 512 280 216 245760 15.0076 6.70848 46.1577 209.108 277.165 277.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 620 6.4e-05 2048 170 2112 188416 72.7564 28.2668 1269.91 835.889 2207.01 2207.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1070 0.001024 1024 50 696 18560 0.7576 15.5587 51.2088 67.5683 67.6237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 730 3.2e-05 1024 190 600 409600 77.6977 26.824 387.981 835.716 1328.43 1328.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 490 6.4e-05 4096 125 4176 163840 133.684 55.5281 4219.74 1671.75 6080.87 6081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1520 0.001024 1024 330 432 16896 0.747808 8.83587 51.306 60.9322 60.9897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1650 0.000256 4096 240 4824 71808 13.9838 1628.63 418.83 2061.5 2061.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1950 0.000256 4096 450 7440 69632 13.9823 2435.69 423.078 2872.79 2872.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1850 0.000128 512 80 552 152064 3.11501 3.51568 52.963 104.79 164.466 164.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1790 6.4e-05 1024 90 816 303104 17.4773 13.5038 236.139 418.269 685.491 685.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1160 6.4e-05 512 280 216 245760 15.0309 6.70925 31.6482 209.252 262.828 262.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 620 6.4e-05 2048 170 2112 188416 72.8062 28.2563 860.845 836.445 1798.54 1798.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1070 0.001024 1024 50 696 18432 0.753312 10.6701 51.2158 62.6823 62.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 730 3.2e-05 1024 190 600 409600 77.7083 26.8247 262.968 836.105 1203.82 1203.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 490 6.4e-05 4096 125 4176 163840 133.791 55.5589 2876.92 1672.69 4739.12 4739.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1520 0.001024 1024 330 432 16640 0.74368 6.12938 50.0824 57.0005 57.0586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1650 0.000256 4096 240 4824 71680 13.9772 1110.2 419.047 1543.27 1543.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1950 0.000256 4096 450 7440 69376 13.9679 1659.86 418.311 2092.18 2092.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1850 0.000128 512 80 550 152832 3.10419 3.51443 61.3324 104.967 173.003 173.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1790 6.4e-05 1024 90 825 304896 17.4859 13.4963 286.133 419.469 736.683 736.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1160 6.4e-05 512 280 225 246784 15.0679 6.71507 70.853 209.762 302.581 302.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 620 6.4e-05 2048 170 2100 188416 73.0496 28.3751 1024.94 838.506 1965.06 1965.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1070 0.001024 1024 50 700 18720 0.760448 12.7292 51.3055 64.8403 64.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 730 3.2e-05 1024 190 600 417792 77.1074 26.878 384.9 838.459 1327.56 1327.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 490 6.4e-05 4096 125 4175 165376 133.58 55.5909 3486.73 1677.61 5353.67 5353.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1520 0.001024 1024 330 450 16896 0.747584 7.39965 51.3157 59.5095 59.5717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1650 0.000256 4096 240 4825 72000 13.9924 1339.3 419.41 1772.75 1772.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1950 0.000256 4096 450 7425 69824 13.9845 2001.14 419.379 2434.55 2434.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1850 0.000128 512 80 550 152880 3.1225 3.52214 56.2055 104.888 167.82 167.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1790 6.4e-05 1024 90 825 304800 17.5817 13.525 258.114 418.965 708.288 708.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1160 6.4e-05 512 280 225 247040 15.1277 6.72749 59.3575 209.588 290.993 291.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 620 6.4e-05 2048 170 2100 188160 73.4575 28.3561 922.702 837.816 1862.53 1862.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1070 0.001024 1024 50 700 18720 0.759232 11.2538 51.3011 63.3561 63.4107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 730 3.2e-05 1024 190 600 417280 77.5135 26.9443 319.997 837.761 1262.44 1262.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 490 6.4e-05 4096 125 4175 165760 133.995 55.7056 3135.48 1675.43 5000.78 5000.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1520 0.001024 1024 330 450 16880 0.747168 6.51264 51.289 58.5915 58.6486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1650 0.000256 4096 240 4825 72000 13.9885 1203.54 419.109 1636.68 1636.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1950 0.000256 4096 450 7425 69800 13.9813 1797.29 418.943 2230.27 2230.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1850 0.000128 512 80 550 152800 3.1 3.51315 37.1193 105 148.816 148.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1790 6.4e-05 1024 90 825 304640 17.5232 13.6177 166.478 419.372 617.088 617.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1160 6.4e-05 512 280 225 245760 15.1757 6.72627 60.4228 209.793 292.306 292.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 620 6.4e-05 2048 170 2100 186880 73.607 28.4091 590.626 838.625 1531.45 1531.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1070 0.001024 1024 50 700 18640 0.76128 7.33594 51.2618 59.4038 59.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 730 3.2e-05 1024 190 600 414720 77.5912 26.9167 262.17 838.524 1205.42 1205.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 490 6.4e-05 4096 125 4175 165120 133.846 55.6608 2012.13 1677.68 3879.49 3879.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1520 0.001024 1024 330 450 16800 0.74288 4.31414 51.2472 56.3464 56.4117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1650 0.000256 4096 240 4825 71920 13.9843 772.522 419.239 1205.79 1205.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1950 0.000256 4096 450 7425 69760 13.9837 1155.66 421.202 1590.89 1590.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1850 0.000128 512 80 550 152832 3.10272 3.52051 60.1285 105 171.835 171.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1790 6.4e-05 1024 90 825 304704 17.5465 13.5119 274.3 419.413 724.886 725.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1160 6.4e-05 512 280 225 245760 15.1202 6.72298 63.0199 209.427 294.479 294.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 620 6.4e-05 2048 170 2100 187392 73.3676 28.332 976.704 837.159 1915.76 1915.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1070 0.001024 1024 50 700 18672 0.761856 12.1832 51.273 64.2601 64.3179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 730 3.2e-05 1024 190 600 417792 76.9726 26.8923 305.247 837.103 1246.43 1246.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 490 6.4e-05 4096 125 4175 165120 133.612 55.6565 3331.57 1674.78 5195.79 5195.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1520 0.001024 1024 330 450 16848 0.745152 7.07933 51.2733 59.141 59.1954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1650 0.000256 4096 240 4825 71952 13.9776 1280.74 419.227 1713.99 1714.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1950 0.000256 4096 450 7425 69792 13.9838 1915.64 419.291 2348.96 2349.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1850 0.000128 512 80 550 152640 3.09824 3.51232 40.2451 104.968 151.908 151.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1790 6.4e-05 1024 90 825 304512 17.4542 13.5001 175.89 419.218 626.169 626.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1160 6.4e-05 512 280 225 242688 15.1138 6.68227 59.7214 208.435 290.138 290.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 620 6.4e-05 2048 170 2100 184320 73.3847 28.2077 619.797 833.175 1554.76 1554.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1070 0.001024 1024 50 700 18624 0.753664 7.82051 51.2643 59.8804 59.9364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 730 3.2e-05 1024 190 600 411648 77.0263 26.965 246.707 833.059 1183.97 1184.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 490 6.4e-05 4096 125 4175 164352 133.645 55.603 2142.23 1674.39 4006.04 4006.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1520 0.001024 1024 330 450 16800 0.745632 4.62234 51.2729 56.6839 56.7412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1650 0.000256 4096 240 4825 71904 13.974 825.489 419.244 1258.75 1258.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1950 0.000256 4096 450 7425 69696 13.9859 1236.35 419.044 1669.42 1669.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1850 0.000128 512 80 550 152768 3.1239 3.52051 62.2901 104.861 173.883 173.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1790 6.4e-05 1024 90 825 304640 17.5678 13.5308 292.323 418.817 742.34 742.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1160 6.4e-05 512 280 225 245504 15.1293 6.7312 39.5465 209.22 270.81 270.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 620 6.4e-05 2048 170 2100 188160 73.2245 28.3524 1057.31 836.346 1995.42 1995.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1070 0.001024 1024 50 700 18704 0.761856 13.3386 51.293 65.4373 65.4929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 730 3.2e-05 1024 190 600 415744 77.2236 26.9251 322.281 836.285 1262.93 1263.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 490 6.4e-05 4096 125 4175 164864 134.076 55.7166 3561.64 1672.49 5424.09 5424.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1520 0.001024 1024 330 450 16856 0.743424 7.77091 51.2671 59.825 59.8835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1650 0.000256 4096 240 4825 71960 13.9836 1372.31 418.899 1805.24 1805.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1950 0.000256 4096 450 7425 69776 13.9826 2048.91 418.83 2481.77 2481.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1850 0.000128 512 80 550 152768 3.09866 3.51869 42.3523 104.93 153.985 154.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1790 6.4e-05 1024 90 825 304640 17.5129 14.3005 186.08 419.031 637.03 637.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1160 6.4e-05 512 280 225 243712 15.2006 6.72154 68.9536 209.433 300.496 300.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 620 6.4e-05 2048 170 2100 186368 73.5571 28.3218 658.9 836.751 1597.73 1597.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1070 0.001024 1024 50 700 18592 0.758464 8.37574 51.2783 60.4554 60.5136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 730 3.2e-05 1024 190 600 415744 77.068 26.8998 212.528 836.903 1153.61 1153.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 490 6.4e-05 4096 125 4175 164864 133.764 55.6607 2243.54 1673.31 4106.44 4106.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1520 0.001024 1024 330 450 16800 0.744576 4.9216 51.9031 57.6116 57.6689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1650 0.000256 4096 240 4825 71904 13.9796 862.914 419.034 1295.97 1296.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1950 0.000256 4096 450 7425 69664 13.9793 1289.51 418.669 1722.21 1722.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1850 0.000128 512 80 550 152832 2.9729 3.51754 64.0125 104.902 175.493 175.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1790 6.4e-05 1024 90 825 304640 17.502 13.4964 307.463 418.993 757.56 757.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1160 6.4e-05 512 280 225 245760 14.9971 6.7072 40.9832 208.921 271.792 271.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 620 6.4e-05 2048 170 2100 186368 73.259 28.3498 1080.53 835.142 2017.47 2017.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1070 0.001024 1024 50 700 18688 0.758592 13.1034 51.2885 65.1939 65.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 730 3.2e-05 1024 190 600 413696 77.0822 27.3154 334.853 835.067 1274.54 1274.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 490 6.4e-05 4096 125 4175 164864 133.718 55.5996 3668.42 1675.57 5533.48 5533.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1520 0.001024 1024 330 450 16832 0.743968 7.89926 51.2476 59.9345 59.9902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1650 0.000256 4096 240 4825 71936 13.978 1377.04 418.889 1809.96 1810.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1950 0.000256 4096 450 7425 69760 13.9837 2053.74 418.858 2486.63 2486.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1850 0.000128 512 80 550 152576 3.11274 3.51027 44.9241 104.866 156.5 156.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1790 6.4e-05 1024 90 825 304640 17.5068 13.5003 204.381 419.437 654.928 655.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1160 6.4e-05 512 280 225 245760 14.995 6.70925 27.9911 209.152 259.032 259.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 620 6.4e-05 2048 170 2100 184320 73.7537 28.3221 704.133 836.017 1642.42 1642.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1070 0.001024 1024 50 700 18560 0.758432 8.32272 51.2223 60.3464 60.4038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 730 3.2e-05 1024 190 600 409600 77.6953 26.8452 227.056 836.066 1167.88 1168.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 490 6.4e-05 4096 125 4175 163840 133.712 55.5413 2397.36 1672.24 4259.02 4259.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1520 0.001024 1024 330 450 16768 0.744224 5.35328 51.2737 57.4134 57.4672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1650 0.000256 4096 240 4825 71808 13.9776 868.448 419.237 1301.71 1301.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1950 0.000256 4096 450 7425 69632 21.9259 1293.78 418.87 1734.63 1734.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1850 0.000128 512 80 550 152784 2.94016 3.51802 70.2504 104.887 181.677 181.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1790 6.4e-05 1024 90 825 304416 17.5612 13.525 323.336 418.898 773.42 773.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1160 6.4e-05 512 280 225 244224 15.1124 6.71539 42.9296 208.79 273.739 273.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 620 6.4e-05 2048 170 2100 186624 73.3124 28.3179 1151.15 834.598 2087.58 2087.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1070 0.001024 1024 50 700 18648 0.752096 14.4231 51.2412 66.4595 66.5143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 730 3.2e-05 1024 190 600 414720 77.1487 26.9025 353.713 834.505 1292.49 1292.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 490 6.4e-05 4096 125 4175 164736 134.017 55.7015 3930.51 1675.18 5795.58 5795.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1520 0.001024 1024 330 450 16848 0.745888 8.38198 51.2861 60.4572 60.5102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1650 0.000256 4096 240 4825 71928 13.977 1518.22 418.951 1951.2 1951.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1950 0.000256 4096 450 7425 69768 13.9796 2269.19 419.005 2702.22 2702.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1850 0.000128 512 80 550 152640 3.10682 3.51462 52.3294 104.992 164.027 164.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1790 6.4e-05 1024 90 825 304128 17.4863 13.5104 231.26 419.236 681.595 681.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1160 6.4e-05 512 280 225 239616 15.135 6.65939 30.5942 207.404 259.977 260.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 620 6.4e-05 2048 170 2100 184320 72.8195 28.0678 818.156 829.075 1748.31 1748.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1070 0.001024 1024 50 700 18576 0.75296 10.4376 51.2632 62.4966 62.5541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 730 3.2e-05 1024 190 600 405504 77.1689 26.5953 249.671 828.885 1182.54 1182.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 490 6.4e-05 4096 125 4175 163584 133.732 55.5578 2790.58 1670.99 4651.03 4651.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1520 0.001024 1024 330 450 16704 0.74528 6.01651 51.2065 58.0114 58.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1650 0.000256 4096 240 4825 71856 13.9735 1081.41 419.301 1514.73 1514.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1950 0.000256 4096 450 7425 69696 13.9775 1616.21 419.248 2049.49 2049.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1850 0.000128 512 80 550 152800 2.93392 3.51875 67.3421 104.988 178.865 178.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1790 6.4e-05 1024 90 825 304640 17.511 13.5134 315.212 419.301 765.642 765.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1160 6.4e-05 512 280 225 245760 15.1058 6.72358 42.0699 209.763 273.847 273.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 620 6.4e-05 2048 170 2100 186880 73.5443 28.4477 1121.47 838.515 2062.16 2062.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1070 0.001024 1024 50 700 18640 0.759808 13.8018 51.26 65.8643 65.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 730 3.2e-05 1024 190 600 414720 77.3268 26.9176 344.745 838.662 1287.87 1288.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 490 6.4e-05 4096 125 4175 165120 133.704 55.687 3815.17 1676.8 5681.53 5681.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1520 0.001024 1024 330 450 16800 0.74416 8.08755 51.248 60.1244 60.1784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1650 0.000256 4096 240 4825 71920 13.9776 1468.68 419.178 1901.89 1901.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1950 0.000256 4096 450 7425 69760 13.9756 2197.89 419.228 2631.14 2631.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1850 0.000128 512 80 550 152320 3.09843 3.5136 49.7623 105.781 162.239 162.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1790 6.4e-05 1024 90 825 304640 17.4781 13.4978 222.333 423.234 676.65 676.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1160 6.4e-05 512 280 225 245760 15.1014 6.71427 29.9674 211.729 263.704 263.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 620 6.4e-05 2048 170 2100 184320 74.0363 28.3771 779.408 846.357 1728.38 1728.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1070 0.001024 1024 50 700 18560 0.75776 9.86317 51.4891 62.152 62.2076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 730 3.2e-05 1024 190 600 409600 78.0337 26.8856 240.68 846.143 1191.96 1192.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 490 6.4e-05 4096 125 4175 163840 133.818 55.5971 2651.65 1693.19 4534.42 4534.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1520 0.001024 1024 330 450 16640 0.739296 5.75088 51.362 57.8967 57.9543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1650 0.000256 4096 240 4825 71840 13.9817 1024.87 423.02 1461.92 1461.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1950 0.000256 4096 450 7425 69600 13.9835 1529.05 422.618 1965.7 1965.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1850 0.000128 512 80 550 152640 2.9199 3.51091 78.5565 104.955 190.024 190.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1790 6.4e-05 1024 90 825 304512 17.4615 13.4963 385.714 419.158 835.933 836.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1160 6.4e-05 512 280 225 242688 15.0685 6.68134 51.1125 208.403 281.448 281.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 620 6.4e-05 2048 170 2100 184320 73.3558 28.2046 1344.92 833.238 2279.9 2280.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1070 0.001024 1024 50 700 18624 0.75984 17.7461 51.2644 69.8145 69.8675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 730 3.2e-05 1024 190 600 411648 76.8543 26.725 417.39 832.948 1354.13 1354.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 490 6.4e-05 4096 125 4175 164352 133.595 55.5793 4606.33 1674.4 6470.08 6470.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1520 0.001024 1024 330 450 16800 0.743424 10.1005 51.2695 62.1552 62.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1650 0.000256 4096 240 4825 71904 13.9784 1774 419.187 2207.21 2207.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1950 0.000256 4096 450 7425 69696 13.9817 2651.12 418.984 3084.13 3084.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1850 0.000128 512 80 550 152448 3.1143 3.50822 55.2221 104.833 166.764 166.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1790 6.4e-05 1024 90 825 304128 17.4967 13.5003 257.315 418.533 706.949 707.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1160 6.4e-05 512 280 225 239616 14.971 6.61914 34.0904 206.29 262.158 262.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 620 6.4e-05 2048 170 2100 178176 73.662 28.003 876.29 824.6 1802.75 1802.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1070 0.001024 1024 50 700 18432 0.751616 11.4367 50.0645 62.2988 62.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 730 3.2e-05 1024 190 600 405504 76.5028 27.1925 276.76 824.352 1205.02 1205.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 490 6.4e-05 4096 125 4175 162816 133.525 55.3738 3077.68 1666.38 4933.14 4933.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1520 0.001024 1024 330 450 16704 0.74416 6.8215 51.2545 58.8646 58.9189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1650 0.000256 4096 240 4825 71808 13.9817 1194.27 418.939 1627.24 1627.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1950 0.000256 4096 450 7425 69504 13.9793 1784.01 418.215 2216.25 2216.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1850 0.000128 512 80 550 152600 2.94502 3.52294 78.955 104.916 190.422 190.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1790 6.4e-05 1024 90 825 304800 17.601 13.5326 385.156 419.539 835.93 836.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1160 6.4e-05 512 280 225 243200 15.1221 6.70541 51.4089 208.549 281.972 282.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 620 6.4e-05 2048 170 2100 185600 73.368 28.4129 1357.53 833.618 2293.12 2293.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1070 0.001024 1024 50 700 18600 0.755872 17.8483 51.2388 69.8877 69.9426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 730 3.2e-05 1024 190 600 409600 77.408 26.8145 415.146 833.883 1353.47 1353.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 490 6.4e-05 4096 125 4175 164800 134.304 55.7385 4649.98 1675.64 6515.83 6515.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1520 0.001024 1024 330 450 16800 0.744352 10.4411 51.278 62.5073 62.5609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1650 0.000256 4096 240 4825 71900 13.9798 1786.76 419.288 2220.07 2220.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1950 0.000256 4096 450 7425 69700 13.9831 2663.96 419.124 3097.11 3097.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1850 0.000128 512 80 550 152400 3.12166 3.5225 58.2235 104.889 169.841 169.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1790 6.4e-05 1024 90 825 304000 17.5358 13.5369 257.569 418.739 707.483 707.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1160 6.4e-05 512 280 225 236800 15.1779 6.97139 33.6012 206.272 262.205 262.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 620 6.4e-05 2048 170 2100 179200 73.6345 28.0301 877.537 824.502 1803.9 1804.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1070 0.001024 1024 50 700 18400 0.753664 11.4751 50.0306 62.3023 62.3561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 730 3.2e-05 1024 190 600 396800 77.9956 26.5011 268.881 824.306 1197.9 1198.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 490 6.4e-05 4096 125 4175 163200 133.883 55.5334 3086.61 1665.99 4942.18 4942.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1520 0.001024 1024 330 450 16600 0.74272 6.65392 50.0664 57.5064 57.5607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1650 0.000256 4096 240 4825 71800 13.9796 1197.48 418.89 1630.39 1630.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1950 0.000256 4096 450 7425 69600 13.9757 1785.91 422.816 2222.75 2222.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1850 0.000128 512 80 550 152768 2.93398 3.51994 74.781 105.004 186.318 186.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1790 6.4e-05 1024 90 825 304640 17.4998 13.5128 376.018 419.324 826.458 826.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1160 6.4e-05 512 280 225 243712 15.188 6.72358 49.7397 209.475 281.307 281.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 620 6.4e-05 2048 170 2100 186368 73.56 28.3772 1323.38 837.328 2262.84 2262.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1070 0.001024 1024 50 700 18592 0.75776 16.7861 51.2468 68.8336 68.8879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 730 3.2e-05 1024 190 600 415744 77.1054 26.9025 411.607 837.208 1353.03 1353.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 490 6.4e-05 4096 125 4175 164864 133.708 55.6645 4480.84 1674.47 6344.84 6344.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1520 0.001024 1024 330 450 16800 0.744928 9.75667 51.2904 61.8354 61.8885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1650 0.000256 4096 240 4825 71904 13.9781 1723.17 419.333 2156.52 2156.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1950 0.000256 4096 450 7425 69664 13.9814 2569.94 422.798 3006.77 3006.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1850 0.000128 512 80 550 152320 3.09731 3.50784 53.7948 104.858 165.346 165.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1790 6.4e-05 1024 90 825 303744 17.4702 14.1237 245.303 418.578 695.582 695.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1160 6.4e-05 512 280 225 236544 15.2325 6.63939 31.8114 207.001 260.869 261.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 620 6.4e-05 2048 170 2100 179200 73.8099 27.9798 833.147 827.452 1762.58 1762.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1070 0.001024 1024 50 700 18368 0.747968 10.6983 50.0244 61.5151 61.5701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 730 3.2e-05 1024 190 600 401408 77.434 26.5093 259.92 827.142 1191.22 1191.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 490 6.4e-05 4096 125 4175 164864 133.466 55.6032 2930.23 1673.91 4793.39 4793.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1520 0.001024 1024 330 450 16576 0.741376 6.27357 50.0698 57.1279 57.1841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1650 0.000256 4096 240 4825 71680 13.9789 1123.6 418.533 1556.16 1556.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1950 0.000256 4096 450 7425 69440 13.9776 1674.93 418.056 2107.02 2107.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1850 0.000128 512 80 550 152640 2.94093 3.51846 72.2913 104.833 183.665 183.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1790 6.4e-05 1024 90 825 304320 17.5299 13.5237 363.467 418.649 813.273 813.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1160 6.4e-05 512 280 225 245760 15.0383 6.71539 48.7436 208.791 279.471 279.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 620 6.4e-05 2048 170 2100 184320 73.9107 28.3259 1265.72 834.617 2202.77 2202.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1070 0.001024 1024 50 700 18600 0.753344 16.0112 51.2426 68.0496 68.1062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 730 3.2e-05 1024 190 600 414720 77.1536 26.8759 396.408 834.452 1335.1 1335.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 490 6.4e-05 4096 125 4175 163200 134.171 55.6257 4289.09 1669.77 6148.83 6148.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1520 0.001024 1024 330 450 16800 0.745472 9.38819 51.28 61.4572 61.5124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1650 0.000256 4096 240 4825 71880 13.9748 1664.84 418.894 2097.75 2097.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1950 0.000256 4096 450 7425 69720 13.977 2485.73 418.956 2918.71 2918.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1850 0.000128 512 80 550 152640 3.10275 3.51824 54.0221 104.905 165.632 165.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1790 6.4e-05 1024 90 825 304320 17.4877 13.5199 239.528 418.749 689.386 689.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1160 6.4e-05 512 280 225 238080 15.091 6.62192 31.8636 206.272 260.034 260.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 620 6.4e-05 2048 170 2100 176640 74.2043 27.9352 808.683 824.528 1735.54 1735.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1070 0.001024 1024 50 700 18480 0.75584 10.83 51.241 62.8707 62.9268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 730 3.2e-05 1024 190 600 399360 77.4827 26.8559 254.961 824.213 1183.73 1183.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 490 6.4e-05 4096 125 4175 161280 134.446 55.5914 2832.6 1670.05 4692.85 4692.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1520 0.001024 1024 330 450 16560 0.741376 6.36621 50.0677 57.2173 57.2724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1650 0.000256 4096 240 4825 71760 13.9898 1111.63 422.182 1547.85 1547.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1950 0.000256 4096 450 7425 69600 13.9834 1659.47 418.897 2092.4 2092.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1850 0.000128 512 80 550 152576 2.92614 3.51232 72.6094 104.867 183.998 184.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1790 6.4e-05 1024 90 825 304640 17.5057 13.506 346.6 419.431 797.142 797.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1160 6.4e-05 512 280 225 245760 15.0053 6.70666 46.6255 209.145 277.666 277.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 620 6.4e-05 2048 170 2100 184320 73.7414 28.3472 1206.13 836.005 2144.42 2144.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1070 0.001024 1024 50 700 18560 0.753728 15.7575 51.2217 67.776 67.8323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 730 3.2e-05 1024 190 600 409600 77.6994 26.826 372.57 835.848 1313.16 1313.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 490 6.4e-05 4096 125 4175 163840 133.659 55.5335 4126.21 1672.74 5988.3 5988.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1520 0.001024 1024 330 450 16768 0.744384 9.17709 51.2696 61.234 61.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1650 0.000256 4096 240 4825 71808 13.9861 1594.41 418.896 2027.33 2027.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1950 0.000256 4096 450 7425 69632 13.9798 2376.34 418.866 2809.23 2809.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1850 0.000128 512 80 550 152064 3.11091 3.51357 53.426 104.704 164.838 164.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1790 6.4e-05 1024 90 825 303104 17.4796 13.7455 241.993 417.941 691.26 691.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1160 6.4e-05 512 280 225 245760 15.0271 6.70765 33.367 209.082 264.368 264.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 620 6.4e-05 2048 170 2100 180224 74.7077 28.4363 840.914 835.78 1780.03 1780.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1070 0.001024 1024 50 700 18432 0.751968 10.9546 51.1951 62.9476 63.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 730 3.2e-05 1024 190 600 409600 77.6986 26.8202 265.063 835.441 1205.24 1205.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 490 6.4e-05 4096 125 4175 163840 133.768 55.5846 2958.73 1671.35 4819.6 4819.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1520 0.001024 1024 330 450 16640 0.740896 6.50883 51.2553 58.549 58.6038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1650 0.000256 4096 240 4825 71680 13.9795 1142.27 418.607 1574.9 1574.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1950 0.000256 4096 450 7425 69376 13.9674 1700.57 417.884 2132.47 2132.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1850 0.000128 512 80 544 153024 3.10278 3.52054 53.9608 104.882 165.552 165.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1790 6.4e-05 1024 90 832 304768 17.5032 13.5067 251.187 419.12 701.427 701.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1160 6.4e-05 512 280 224 244736 15.2302 6.71744 58.3585 209.586 290.081 290.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 620 6.4e-05 2048 170 2112 189440 72.8149 28.2976 910.994 837.781 1850.09 1850.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1070 0.001024 1024 50 704 18720 0.75216 10.9957 51.2901 63.0817 63.1383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 730 3.2e-05 1024 190 608 407552 78.7222 26.8774 335.815 837.799 1279.44 1279.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 490 6.4e-05 4096 125 4192 165888 133.264 55.5872 3061.49 1675.38 4925.89 4926.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1520 0.001024 1024 330 448 16896 0.75008 6.27805 51.2768 58.3495 58.4131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1650 0.000256 4096 240 4832 72000 13.9912 1174.08 419.192 1607.31 1607.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1950 0.000256 4096 450 7424 69824 13.9675 1750.24 419.029 2183.28 2183.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1850 0.000128 512 80 544 152960 3.11642 3.51437 35.396 104.923 147.033 147.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1790 6.4e-05 1024 90 832 304640 17.5044 13.4889 162.823 419.062 612.979 613.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1160 6.4e-05 512 280 224 243712 15.1957 6.7072 58.9699 208.951 290.009 290.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 620 6.4e-05 2048 170 2112 188416 72.8271 28.2886 582.982 835.25 1519.54 1519.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1070 0.001024 1024 50 704 18688 0.759744 7.18422 51.2935 59.2802 59.3369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 730 3.2e-05 1024 190 608 405504 78.6225 26.8186 260.063 835.19 1200.91 1201.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 490 6.4e-05 4096 125 4192 165888 133.433 55.614 1968.94 1675.8 3833.96 3834.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1520 0.001024 1024 330 448 16832 0.744416 4.2119 51.2452 56.2437 56.2913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1650 0.000256 4096 240 4832 71936 13.9816 752.597 418.993 1185.62 1185.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1950 0.000256 4096 450 7424 69760 13.9684 1123.54 418.909 1556.46 1556.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1850 0.000128 512 80 544 152960 3.11834 3.52346 55.6957 104.978 167.398 167.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1790 6.4e-05 1024 90 832 304640 17.5848 13.5188 258.927 419.313 709.441 709.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1160 6.4e-05 512 280 224 244480 15.2732 6.72803 58.3299 209.771 290.289 290.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 620 6.4e-05 2048 170 2112 189440 73.0343 28.3681 930.785 838.529 1870.91 1871.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1070 0.001024 1024 50 704 18720 0.752512 11.5063 51.3231 63.626 63.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 730 3.2e-05 1024 190 608 407040 78.8446 26.943 323.516 838.473 1267.99 1268.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 490 6.4e-05 4096 125 4192 165760 133.929 55.7156 3133.08 1677.62 5000.5 5000.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1520 0.001024 1024 330 448 16880 0.747648 6.62118 51.2905 58.7026 58.7574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1650 0.000256 4096 240 4832 71960 13.9834 1200.31 419.43 1633.77 1633.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1950 0.000256 4096 450 7424 69800 13.9679 1790.42 419.398 2223.83 2223.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1850 0.000128 512 80 544 152960 3.10074 3.51619 36.976 104.93 148.605 148.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1790 6.4e-05 1024 90 832 304640 17.519 13.6835 165.554 419.068 615.93 616.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1160 6.4e-05 512 280 224 243200 15.3253 6.72483 59.597 209.646 291.479 291.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 620 6.4e-05 2048 170 2112 189440 72.9207 28.3566 598.622 838.041 1538.13 1538.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1070 0.001024 1024 50 704 18640 0.750336 7.37734 51.2512 59.4225 59.4728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 730 3.2e-05 1024 190 608 404480 79.0323 26.9182 237.661 837.945 1181.77 1181.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 490 6.4e-05 4096 125 4192 165120 133.797 55.687 2007.56 1675.87 3873.08 3873.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1520 0.001024 1024 330 448 16800 0.745088 4.30918 51.2166 56.3156 56.3688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1650 0.000256 4096 240 4832 71920 13.9857 769.008 418.99 1202.03 1202.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1950 0.000256 4096 450 7424 69760 13.9689 1152.04 419.005 1585.06 1585.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1850 0.000128 512 80 544 153024 3.1072 3.51789 60.8409 104.93 172.479 172.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1790 6.4e-05 1024 90 832 304704 17.5185 13.5066 278.508 419.129 728.764 728.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1160 6.4e-05 512 280 224 244224 15.1757 6.71949 37.2303 209.291 268.605 268.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 620 6.4e-05 2048 170 2112 188928 72.9183 28.3301 1007.01 836.598 1945.05 1945.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1070 0.001024 1024 50 704 18672 0.749888 12.6319 51.2581 64.6846 64.7407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 730 3.2e-05 1024 190 608 405504 78.6003 26.8918 308.592 836.545 1250.84 1251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 490 6.4e-05 4096 125 4192 165120 133.545 55.6507 3371.97 1673.02 5234.34 5234.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1520 0.001024 1024 330 448 16896 0.74752 7.33286 51.3028 59.4269 59.4801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1650 0.000256 4096 240 4832 71952 13.9999 1296.12 419.001 1729.17 1729.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1950 0.000256 4096 450 7424 69792 13.9715 1934.53 419.109 2367.66 2367.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1850 0.000128 512 80 544 152832 3.09907 3.51232 38.9241 104.882 150.504 150.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1790 6.4e-05 1024 90 832 304512 17.4463 13.4926 180.25 418.865 630.156 630.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1160 6.4e-05 512 280 224 242688 15.1113 6.68467 62.2767 208.372 292.624 292.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 620 6.4e-05 2048 170 2112 187392 72.6154 28.188 639.191 832.479 1572.67 1572.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1070 0.001024 1024 50 704 18624 0.753664 8.10982 51.2449 60.1494 60.2044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 730 3.2e-05 1024 190 608 399360 78.5182 26.7299 204.004 832.415 1141.88 1142.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 490 6.4e-05 4096 125 4192 164352 133.644 55.5838 2139.48 1672.97 4001.85 4001.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1520 0.001024 1024 330 448 16800 0.743424 4.7905 51.2337 56.8089 56.8668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1650 0.000256 4096 240 4832 71904 13.9756 824.159 418.933 1257.11 1257.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1950 0.000256 4096 450 7424 69696 13.9715 1229.33 418.688 1662.04 1662.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1850 0.000128 512 80 544 152992 3.11706 3.51802 58.2042 104.975 169.898 169.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1790 6.4e-05 1024 90 832 304640 17.5775 13.5199 276.874 419.293 727.365 727.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1160 6.4e-05 512 280 224 243712 15.2154 6.72368 36.3897 209.458 267.974 268.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 620 6.4e-05 2048 170 2112 188160 73.212 28.3911 984.897 837.277 1923.97 1924.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1070 0.001024 1024 50 704 18704 0.749344 12.1016 51.3272 64.2212 64.2765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 730 3.2e-05 1024 190 608 404992 78.8111 26.923 302.769 837.901 1246.61 1246.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 490 6.4e-05 4096 125 4192 164864 134.103 55.7178 3296.7 1674.37 5161.06 5161.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1520 0.001024 1024 330 448 16856 0.745504 6.98662 51.28 59.057 59.1105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1650 0.000256 4096 240 4832 71960 13.9857 1271.15 419.416 1704.6 1704.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1950 0.000256 4096 450 7424 69776 13.9366 0 419.303 433.249 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1850 0.000128 512 80 544 152992 3.10374 3.51642 38.1797 104.977 149.862 149.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1790 6.4e-05 1024 90 832 304640 17.4933 13.514 176.588 419.229 626.928 627.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1160 6.4e-05 512 280 224 243712 15.1764 6.72381 23.757 209.425 255.271 255.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 620 6.4e-05 2048 170 2112 186368 73.5645 28.3449 623.231 837.149 1562.49 1562.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1070 0.001024 1024 50 704 18592 0.751616 7.81334 51.2469 59.8549 59.9105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 730 3.2e-05 1024 190 608 401408 79.1021 26.9005 197.651 837.122 1140.99 1141.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 490 6.4e-05 4096 125 4192 164864 133.84 55.6687 2117.86 1674.1 3981.64 3981.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1520 0.001024 1024 330 448 16800 0.745952 4.53168 51.2748 56.596 56.6514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1650 0.000256 4096 240 4832 71904 13.9919 814.521 419.274 1247.83 1247.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1950 0.000256 4096 450 7424 69664 13.9592 1215.01 418.861 1647.88 1647.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1850 0.000128 512 80 544 152544 3.11894 3.5191 32.2132 104.887 143.824 143.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1790 6.4e-05 1024 90 832 303744 17.5745 14.5517 144.996 418.799 596.028 596.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1160 6.4e-05 512 280 224 241920 15.3999 6.73427 58.714 209.515 290.55 290.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 620 6.4e-05 2048 170 2112 188160 73.203 28.3379 515.691 837.484 1454.91 1455.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1070 0.001024 1024 50 704 18480 0.741376 6.4167 50.1203 57.3213 57.3796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 730 3.2e-05 1024 190 608 397824 80.0354 26.9287 219.003 837.261 1163.44 1163.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 490 6.4e-05 4096 125 4192 163968 134.444 55.7261 1731.37 1675.42 3597.13 3597.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1520 0.001024 1024 330 448 16632 0.741376 3.80723 50.0747 54.6665 54.7228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1650 0.000256 4096 240 4832 71736 13.9817 666.723 418.772 1099.52 1099.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1950 0.000256 4096 450 7424 69552 13.9468 997.988 418.639 1430.62 1430.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1850 0.000128 512 80 544 152960 2.93274 3.51098 58.5698 105.003 170.099 170.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1790 6.4e-05 1024 90 832 304640 17.5122 13.499 281.363 419.386 731.866 731.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1160 6.4e-05 512 280 224 243712 15.1199 6.70886 37.0416 209.12 268.174 268.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 620 6.4e-05 2048 170 2112 188416 72.7838 28.2993 994.742 835.929 1931.95 1932.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1070 0.001024 1024 50 704 18688 0.759808 11.9071 51.3179 64.0263 64.0818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 730 3.2e-05 1024 190 608 405504 78.3105 26.8246 307.413 835.849 1248.62 1248.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 490 6.4e-05 4096 125 4192 165888 133.387 55.5955 3347.83 1677.83 5214.81 5214.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1520 0.001024 1024 330 448 16832 0.74752 7.28307 51.2659 59.3385 59.3939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1650 0.000256 4096 240 4832 71936 13.9875 1234.6 419.452 1668.09 1668.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1950 0.000256 4096 450 7424 69760 13.9637 1838.43 419.256 2271.7 2271.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1850 0.000128 512 80 544 152576 3.10989 3.50864 40.7798 104.863 152.346 152.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1790 6.4e-05 1024 90 832 304640 17.4956 13.5299 189.932 419.433 640.493 640.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1160 6.4e-05 512 280 224 241664 15.2343 6.70938 25.3316 209.243 256.702 256.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 620 6.4e-05 2048 170 2112 188416 72.8004 28.3669 665.934 835.999 1603.28 1603.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1070 0.001024 1024 50 704 18560 0.754848 7.56934 51.2291 59.5995 59.6521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 730 3.2e-05 1024 190 608 401408 78.8093 26.8186 206.001 835.914 1147.75 1147.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 490 6.4e-05 4096 125 4192 163840 133.735 55.5372 2219.74 1671.8 4080.97 4081.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1520 0.001024 1024 330 448 16768 0.742048 4.85578 51.2618 56.9012 56.9513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1650 0.000256 4096 240 4832 71808 13.9815 788.597 418.936 1221.56 1221.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1950 0.000256 4096 450 7424 69632 13.9625 1172.28 418.866 1605.15 1605.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1850 0.000128 512 80 544 152448 3.11306 3.51222 34.3316 104.904 145.946 146.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1790 6.4e-05 1024 90 832 304128 17.4865 13.4986 157.517 418.828 607.432 607.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1160 6.4e-05 512 280 224 239616 15.0158 6.61472 52.1056 206.607 280.532 280.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 620 6.4e-05 2048 170 2112 184320 72.2316 27.9661 540.357 825.183 1465.93 1466.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1070 0.001024 1024 50 704 18432 0.749792 6.48682 50.0879 57.3682 57.4239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 730 3.2e-05 1024 190 608 393216 78.2539 26.4564 172.627 824.949 1102.5 1102.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 490 6.4e-05 4096 125 4192 162816 133.539 55.3575 1815.03 1667.84 3671.93 3672.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1520 0.001024 1024 330 448 16704 0.741376 4.02022 51.2613 56.0644 56.1195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1650 0.000256 4096 240 4832 71808 13.9796 657.98 419.293 1091.3 1091.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1950 0.000256 4096 450 7424 69504 13.9612 976.13 418.614 1408.75 1408.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1850 0.000128 512 80 544 152928 2.92634 3.51475 77.5636 104.87 188.958 189.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1790 6.4e-05 1024 90 832 304416 17.5541 13.5612 400.797 418.823 850.838 850.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1160 6.4e-05 512 280 224 241920 15.2437 6.71539 51.8715 208.751 282.768 282.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 620 6.4e-05 2048 170 2112 188928 72.7012 28.3607 1428.5 834.452 2364.21 2364.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1070 0.001024 1024 50 704 18648 0.756288 17.9658 51.2513 70.0174 70.0725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 730 3.2e-05 1024 190 608 405504 78.372 26.8616 437.113 834.36 1376.92 1377.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 490 6.4e-05 4096 125 4192 164736 133.984 55.6892 4739.76 1675.76 6605.36 6605.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1520 0.001024 1024 330 448 16848 0.745408 10.4588 51.2677 62.5141 62.5702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1650 0.000256 4096 240 4832 71928 13.9814 1824.57 418.926 2257.53 2257.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1950 0.000256 4096 450 7424 69768 13.9715 2720 418.935 3152.95 3153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1850 0.000128 512 80 544 152928 3.10272 3.51846 54.7841 104.928 166.414 166.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1790 6.4e-05 1024 90 832 304128 17.4957 13.5148 250.714 418.993 700.82 700.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1160 6.4e-05 512 280 224 239616 15.1371 7.55475 34.0261 207.285 264.182 264.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 620 6.4e-05 2048 170 2112 184320 72.8319 28.0303 890.849 828.604 1820.51 1820.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1070 0.001024 1024 50 704 18576 0.755712 11.705 51.2531 63.7573 63.8132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 730 3.2e-05 1024 190 608 396288 78.4447 26.5788 272.867 828.414 1206.52 1206.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 490 6.4e-05 4096 125 4192 163584 133.72 55.5733 3056.49 1669.67 4915.62 4915.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1520 0.001024 1024 330 448 16704 0.741376 6.84058 51.1759 58.8011 58.8536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1650 0.000256 4096 240 4832 71856 13.9798 1183.75 419.054 1616.83 1616.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1950 0.000256 4096 450 7424 69696 13.9633 1767.03 419.002 2200.04 2200.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1850 0.000128 512 80 544 152496 3.11968 3.51478 45.9878 104.945 157.647 157.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1790 6.4e-05 1024 90 832 304128 17.5291 13.5311 207.448 418.944 657.551 657.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1160 6.4e-05 512 280 224 241920 15.2538 6.71978 28.4309 209.007 259.593 259.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 620 6.4e-05 2048 170 2112 186624 73.4118 28.3382 739.721 835.457 1677.12 1677.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1070 0.001024 1024 50 704 18360 0.756288 9.55232 50.0203 60.3729 60.4301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 730 3.2e-05 1024 190 608 400896 79.0065 26.8739 227.866 835.191 1169.15 1169.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 490 6.4e-05 4096 125 4192 162432 134.368 55.6416 2469.62 1670.72 4330.51 4330.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1520 0.001024 1024 330 448 16632 0.741568 5.59309 51.19 57.5687 57.6245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1650 0.000256 4096 240 4832 71712 13.9832 964.374 418.95 1397.35 1397.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1950 0.000256 4096 450 7424 69552 13.93 1443.11 418.857 1875.95 1876.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1850 0.000128 512 80 544 152960 2.9336 3.51459 74.688 105.004 186.225 186.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1790 6.4e-05 1024 90 832 304640 17.5219 13.5162 372.651 419.367 823.161 823.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1160 6.4e-05 512 280 224 243200 15.261 6.72294 49.4193 209.796 281.386 281.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 620 6.4e-05 2048 170 2112 189440 72.8581 28.3493 1339.84 838.631 2279.87 2280.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1070 0.001024 1024 50 704 18640 0.749568 17.3281 51.2716 69.391 69.4467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 730 3.2e-05 1024 190 608 404480 78.8327 26.923 405.85 838.531 1350.35 1350.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 490 6.4e-05 4096 125 4192 165120 133.694 55.6708 4473.68 1677.75 6340.96 6341.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1520 0.001024 1024 330 448 16800 0.745472 10.0655 51.239 62.0913 62.1466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1650 0.000256 4096 240 4832 71920 13.9815 1716.6 419.293 2149.92 2149.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1950 0.000256 4096 450 7424 69760 13.9576 2562.24 419.289 2995.53 2995.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1850 0.000128 512 80 544 152640 3.10272 3.51181 55.247 104.759 166.708 166.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1790 6.4e-05 1024 90 832 304640 17.4716 13.5008 249.017 419.125 699.22 699.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1160 6.4e-05 512 280 224 240640 15.368 6.71117 32.6656 209.68 264.608 264.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 620 6.4e-05 2048 170 2112 189440 72.7603 28.322 895.412 838.143 1834.83 1834.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1070 0.001024 1024 50 704 18560 0.747168 11.1505 51.2508 63.1908 63.2484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 730 3.2e-05 1024 190 608 399360 79.5757 26.8936 266.612 837.939 1211.24 1211.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 490 6.4e-05 4096 125 4192 163840 133.914 55.5942 2982.24 1676.09 4848.01 4848.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1520 0.001024 1024 330 448 16640 0.740864 6.46528 50.053 57.3014 57.3608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1650 0.000256 4096 240 4832 71840 13.9819 1154.01 418.947 1586.98 1587.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1950 0.000256 4096 450 7424 69600 13.9667 1717.12 418.509 2149.64 2149.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1850 0.000128 512 80 544 152640 3.10416 3.51402 44.6658 104.989 156.356 156.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1790 6.4e-05 1024 90 832 304320 17.4861 13.5127 209.07 419.076 659.243 659.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1160 6.4e-05 512 280 224 238080 15.0713 6.62813 27.3625 206.431 255.675 255.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 620 6.4e-05 2048 170 2112 184320 72.2829 28.1325 733.23 825.171 1659 1659.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1070 0.001024 1024 50 704 18480 0.75776 9.32835 51.2661 61.3946 61.4503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 730 3.2e-05 1024 190 608 384000 79.6952 27.5505 216.963 824.856 1149.28 1149.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 490 6.4e-05 4096 125 4192 161280 134.456 55.5998 2476.53 1670.73 4337.49 4337.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1520 0.001024 1024 330 448 16560 0.740704 5.48659 50.0744 56.3433 56.3979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1650 0.000256 4096 240 4832 71760 13.9819 970.927 419.309 1404.26 1404.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1950 0.000256 4096 450 7424 69600 13.9633 1452.62 419.274 1885.9 1885.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1850 0.000128 512 80 544 152832 2.92102 3.51398 69.4999 104.871 180.888 180.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1790 6.4e-05 1024 90 832 304512 17.4533 13.4984 355.133 418.829 805.012 805.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1160 6.4e-05 512 280 224 242688 15.0786 6.67869 46.6321 208.237 276.809 276.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 620 6.4e-05 2048 170 2112 187392 72.6192 28.2399 1256.47 832.573 2190.1 2190.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1070 0.001024 1024 50 704 18624 0.755712 15.6765 51.2431 67.7171 67.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 730 3.2e-05 1024 190 608 399360 78.5428 26.7282 381.858 832.283 1319.63 1319.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 490 6.4e-05 4096 125 4192 164352 133.627 55.5807 4194.82 1673.46 6057.66 6057.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1520 0.001024 1024 330 448 16800 0.74512 9.09133 53.6146 63.4947 63.5455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1650 0.000256 4096 240 4832 71904 13.9786 1616.09 418.89 2049 2049.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1950 0.000256 4096 450 7424 69696 13.962 2410.23 418.655 2842.9 2842.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1850 0.000128 512 80 544 152448 3.11171 3.51424 50.8167 104.815 162.34 162.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1790 6.4e-05 1024 90 832 304128 17.4946 13.4984 229.363 418.47 678.93 679.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1160 6.4e-05 512 280 224 239616 14.9683 6.61546 30.5 206.255 258.522 258.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 620 6.4e-05 2048 170 2112 184320 72.2671 27.9007 806.206 824.474 1731.05 1731.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1070 0.001024 1024 50 704 18432 0.756384 10.4241 50.0644 61.2903 61.3459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 730 3.2e-05 1024 190 608 393216 78.2548 26.4417 245.891 824.232 1175.04 1175.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 490 6.4e-05 4096 125 4192 162816 133.499 55.3577 2708.87 1665.22 4563.13 4563.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1520 0.001024 1024 330 448 16704 0.743904 5.92282 51.2365 57.9464 58.0035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1650 0.000256 4096 240 4832 71808 13.9837 1052.86 419.037 1485.93 1485.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1950 0.000256 4096 450 7424 69504 13.9544 1570.79 421.403 2006.2 2006.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1850 0.000128 512 80 544 152064 3.09517 3.51232 45.2157 104.625 156.531 156.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1790 6.4e-05 1024 90 832 304128 17.4835 13.4964 199.96 419.111 650.156 650.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1160 6.4e-05 512 280 224 230400 15.2519 6.57482 25.0648 204.266 251.341 251.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 620 6.4e-05 2048 170 2112 175104 73.3183 27.775 662.746 816.495 1580.52 1580.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1070 0.001024 1024 50 704 18432 0.747264 8.68947 51.2482 60.7264 60.7826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 730 3.2e-05 1024 190 608 387072 77.7825 26.2283 209.302 816.131 1129.66 1129.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 490 6.4e-05 4096 125 4192 161280 133.14 55.1745 2321.35 1658.17 4168.01 4168.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1520 0.001024 1024 330 448 16416 0.739328 4.98483 49.9223 55.69 55.7486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1650 0.000256 4096 240 4832 71712 13.9838 909.259 418.923 1342.21 1342.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1950 0.000256 4096 450 7424 69408 13.9588 1352.51 418.16 1784.68 1784.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1850 0.000128 512 80 544 152800 2.95117 3.52211 71.9278 104.913 183.397 183.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1790 6.4e-05 1024 90 832 304800 17.6113 13.5519 348.942 419.519 799.73 799.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1160 6.4e-05 512 280 224 240000 15.3117 6.70195 45.3113 208.538 276.048 276.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 620 6.4e-05 2048 170 2112 185600 73.3781 28.2788 1221.42 833.797 2157.07 2157.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1070 0.001024 1024 50 704 18600 0.753248 15.8461 51.2474 67.8898 67.9502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 730 3.2e-05 1024 190 608 403200 78.4655 26.8267 377.845 833.471 1316.82 1316.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 490 6.4e-05 4096 125 4192 164800 134.29 55.7396 4142.47 1675.57 6008.24 6008.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1520 0.001024 1024 330 448 16800 0.743808 8.99642 51.2666 61.0503 61.1082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1650 0.000256 4096 240 4832 71900 13.9816 1594.39 419.304 2027.72 2027.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1950 0.000256 4096 450 7424 69700 13.9346 2373.43 419.113 2806.53 2806.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1850 0.000128 512 80 544 152800 3.11706 3.52077 52.2847 104.974 163.98 164.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1790 6.4e-05 1024 90 832 304000 17.5422 13.5213 240.265 419.101 690.527 690.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1160 6.4e-05 512 280 224 236800 15.1969 6.62854 31.808 206.446 260.262 260.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 620 6.4e-05 2048 170 2112 179200 73.6083 27.9798 828.86 825.203 1755.84 1755.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1070 0.001024 1024 50 704 18400 0.749568 10.8297 50.0586 61.6813 61.7373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 730 3.2e-05 1024 190 608 396800 77.9902 26.5031 260.813 824.947 1190.46 1190.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 490 6.4e-05 4096 125 4192 163200 133.894 55.5315 2906.52 1667.82 4763.93 4764.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1520 0.001024 1024 330 448 16600 0.741376 6.41808 50.0759 57.2785 57.3353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1650 0.000256 4096 240 4832 71800 13.9786 1129.32 421.166 1564.51 1564.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1950 0.000256 4096 450 7424 69600 13.938 1685.75 419.069 2118.81 2118.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1850 0.000128 512 80 544 151800 3.13446 3.52051 45.3094 104.63 156.678 156.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1790 6.4e-05 1024 90 832 303600 17.5857 13.5248 200.467 419.177 650.854 650.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1160 6.4e-05 512 280 224 230400 15.5905 6.6391 25.589 206.49 254.489 254.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 620 6.4e-05 2048 170 2112 182400 73.0915 27.9736 696.69 825.401 1623.35 1623.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1070 0.001024 1024 50 704 18300 0.747872 8.87811 50.0572 59.7252 59.7803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 730 3.2e-05 1024 190 608 384000 79.8743 26.5114 210.046 824.997 1141.64 1141.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 490 6.4e-05 4096 125 4192 163200 134.644 55.7588 2390.95 1676.34 4257.86 4258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1520 0.001024 1024 330 448 16500 0.739456 5.31258 50.0675 56.1632 56.2153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1650 0.000256 4096 240 4832 71700 13.983 928.844 419.306 1362.18 1362.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1950 0.000256 4096 450 7424 69300 13.9443 1379.44 418.032 1811.47 1811.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1850 0.000128 512 80 544 152992 2.93286 3.51437 68.5283 105.002 180.062 180.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1790 6.4e-05 1024 90 832 304640 17.5202 13.5127 337.604 419.319 788.06 788.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1160 6.4e-05 512 280 224 243712 15.1903 6.72266 44.7359 209.475 276.314 276.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 620 6.4e-05 2048 170 2112 186368 73.5514 28.3552 1201.63 837.318 2141.05 2141.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1070 0.001024 1024 50 704 18592 0.74944 15.1924 51.2535 67.2386 67.2973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 730 3.2e-05 1024 190 608 401408 79.1091 26.8984 367.575 837.192 1310.99 1311.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 490 6.4e-05 4096 125 4192 164864 133.702 55.6646 4064.17 1674.48 5928.18 5928.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1520 0.001024 1024 330 448 16800 0.743168 8.71142 51.2823 60.7797 60.8378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1650 0.000256 4096 240 4832 71904 13.9878 1561.95 419.365 1995.35 1995.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1950 0.000256 4096 450 7424 69664 13.9628 2331.01 418.943 2763.96 2764.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1850 0.000128 512 80 544 152768 3.09453 3.50618 51.2146 104.838 162.741 162.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1790 6.4e-05 1024 90 832 303744 17.4653 13.5025 233.915 418.516 683.504 683.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1160 6.4e-05 512 280 224 236544 15.2231 6.63962 30.6723 206.964 259.683 259.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 620 6.4e-05 2048 170 2112 179200 73.8277 27.9812 809.776 827.308 1739.09 1739.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1070 0.001024 1024 50 704 18368 0.744512 10.4265 50.0244 61.2396 61.2961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 730 3.2e-05 1024 190 608 387072 79.5999 26.5154 248.6 827.022 1181.95 1182.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 490 6.4e-05 4096 125 4192 164864 133.495 55.583 2845.85 1673.63 4708.73 4708.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1520 0.001024 1024 330 448 16576 0.741088 6.1769 50.0516 57.0145 57.0675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1650 0.000256 4096 240 4832 71680 13.9804 1092.72 418.466 1525.22 1525.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1950 0.000256 4096 450 7424 69440 13.9621 1628.3 418.034 2060.34 2060.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1850 0.000128 512 80 544 152544 3.10826 3.51517 43.4535 105.002 155.161 155.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1790 6.4e-05 1024 90 832 303744 17.4804 13.5254 194.246 419.025 644.378 644.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1160 6.4e-05 512 280 224 236544 15.6181 6.72131 25.432 209.625 257.582 257.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 620 6.4e-05 2048 170 2112 182784 74.4448 28.3427 674.223 837.942 1615.15 1615.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1070 0.001024 1024 50 704 18144 0.735968 8.52173 49.8934 59.1951 59.2489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 730 3.2e-05 1024 190 608 387072 81.3437 26.9066 204.127 837.502 1150.09 1150.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 490 6.4e-05 4096 125 4192 161280 134.756 55.66 2276.78 1675.67 4143.03 4143.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1520 0.001024 1024 330 448 16464 0.738848 5.20461 50.073 56.058 56.1132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1650 0.000256 4096 240 4832 71568 13.9822 892.081 418.761 1324.87 1324.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1950 0.000256 4096 450 7424 69216 13.9345 1328.4 417.739 1760.12 1760.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1850 0.000128 512 80 544 152640 2.94298 3.51843 68.2464 104.931 179.724 179.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1790 6.4e-05 1024 90 832 304320 17.5538 13.5291 326.732 419.038 776.959 777.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1160 6.4e-05 512 280 224 241920 15.2508 6.71744 43.5066 208.985 274.641 274.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 620 6.4e-05 2048 170 2112 188160 72.9957 28.4368 1188.33 835.384 2125.34 2125.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1070 0.001024 1024 50 704 18600 0.759808 15.1716 51.2719 67.2466 67.3034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 730 3.2e-05 1024 190 608 399360 79.3055 27.0172 354.957 835.257 1296.75 1296.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 490 6.4e-05 4096 125 4192 163200 134.209 55.627 3988.36 1671.19 5849.55 5849.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1520 0.001024 1024 330 448 16800 0.748352 8.73181 51.2922 60.8146 60.8701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1650 0.000256 4096 240 4832 71880 13.9936 1550.49 421.237 1985.76 1985.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1950 0.000256 4096 450 7424 69720 13.9603 2308.29 419.342 2741.64 2741.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1850 0.000128 512 80 544 152640 3.10291 3.51462 51.4387 105.009 163.152 163.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1790 6.4e-05 1024 90 832 304320 17.485 13.5144 237.569 419.195 687.861 687.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1160 6.4e-05 512 280 224 238080 15.0888 6.62166 30.8276 206.487 259.212 259.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 620 6.4e-05 2048 170 2112 184320 72.33 28.0718 831.909 825.405 1757.91 1758.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1070 0.001024 1024 50 704 18480 0.75744 10.3015 51.2723 62.3726 62.4288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 730 3.2e-05 1024 190 608 384000 79.7406 26.4678 247.223 825.086 1178.73 1178.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 490 6.4e-05 4096 125 4192 161280 134.495 55.5912 2770.45 1672.07 4632.77 4632.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1520 0.001024 1024 330 448 16560 0.7416 6.09862 50.0771 56.961 57.0163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1650 0.000256 4096 240 4832 71760 13.9826 1087.31 419.434 1520.79 1520.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1950 0.000256 4096 450 7424 69600 13.9735 1620.25 419.334 2053.6 2053.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1850 0.000128 512 80 544 151920 3.12541 3.52339 43.897 104.737 155.367 155.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1790 6.4e-05 1024 90 832 302400 17.5351 13.5168 194.862 417.925 643.941 644.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1160 6.4e-05 512 280 224 241920 15.2633 6.72256 26.3085 209.078 257.556 257.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 620 6.4e-05 2048 170 2112 184320 73.9318 28.3433 689.285 835.744 1627.49 1627.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1070 0.001024 1024 50 704 18360 0.756032 8.79206 51.2636 60.8544 60.9076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 730 3.2e-05 1024 190 608 391680 80.5244 26.8841 208.984 835.268 1151.88 1152.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 490 6.4e-05 4096 125 4192 161280 134.814 55.6585 2328.22 1671.29 4190.14 4190.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1520 0.001024 1024 330 448 16560 0.744768 5.23059 51.2833 57.3023 57.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1650 0.000256 4096 240 4832 71640 13.9802 910.637 419.187 1343.85 1343.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1950 0.000256 4096 450 7424 69480 13.9711 1363.79 419.189 1797 1797.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1850 0.000128 512 80 544 152576 2.93034 3.5113 67.5424 104.759 178.829 178.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1790 6.4e-05 1024 90 832 304640 17.5259 13.4981 334.314 419.015 784.457 784.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1160 6.4e-05 512 280 224 241664 15.2359 6.70858 43.5946 208.934 274.659 274.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 620 6.4e-05 2048 170 2112 188416 72.7921 28.2857 1194.07 835.17 2130.52 2130.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1070 0.001024 1024 50 704 18560 0.764384 14.5388 51.2043 66.5512 66.6056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 730 3.2e-05 1024 190 608 401408 78.8484 26.819 362.259 835.025 1303.17 1303.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 490 6.4e-05 4096 125 4192 163840 133.731 55.523 3956.97 1670.14 5816.54 5816.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1520 0.001024 1024 330 448 16768 0.7432 8.33981 51.233 60.3595 60.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1650 0.000256 4096 240 4832 71808 13.9837 1528.58 418.521 1961.13 1961.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1950 0.000256 4096 450 7424 69632 13.9693 2276.79 418.437 2709.24 2709.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1850 0.000128 512 80 544 152064 3.11296 3.51078 51.9861 104.712 163.406 163.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1790 6.4e-05 1024 90 832 303104 17.4774 13.4902 225.628 417.95 674.65 674.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1160 6.4e-05 512 280 224 237568 15.501 6.71075 29.5526 209.092 261.038 261.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 620 6.4e-05 2048 170 2112 188416 72.8169 28.2854 810.891 835.788 1747.98 1748.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1070 0.001024 1024 50 704 18432 0.753216 10.0965 51.2143 62.108 62.1637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 730 3.2e-05 1024 190 608 393216 80.1134 26.8301 241.74 835.469 1184.37 1184.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 490 6.4e-05 4096 125 4192 163840 133.73 55.548 2688.34 1671.38 4549.17 4549.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1520 0.001024 1024 330 448 16640 0.745824 5.91325 51.2443 57.9469 58.0035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1650 0.000256 4096 240 4832 71680 13.9899 1037.53 418.658 1470.22 1470.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1950 0.000256 4096 450 7424 69376 13.953 1542.29 417.895 1974.18 1974.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1850 0.000128 512 80 544 151296 3.09862 3.512 43.6367 104.529 154.864 154.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1790 6.4e-05 1024 90 832 304128 17.4752 13.5229 201.88 419.127 652.11 652.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1160 6.4e-05 512 280 224 233472 15.3587 6.81123 26.6058 206.594 255.558 255.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 620 6.4e-05 2048 170 2112 184320 72.3468 27.9039 719.113 825.812 1645.37 1645.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1070 0.001024 1024 50 704 18048 0.745664 8.97453 49.8344 59.6004 59.6581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 730 3.2e-05 1024 190 608 393216 78.2787 26.4418 217.462 825.298 1147.71 1147.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 490 6.4e-05 4096 125 4192 159744 132.78 54.9581 2402.97 1652.24 4243.11 4243.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1520 0.001024 1024 330 448 16512 0.74272 5.05088 51.2594 57.0953 57.1497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1650 0.000256 4096 240 4832 71424 13.9776 946.338 418.294 1378.65 1378.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1950 0.000256 4096 450 7424 69120 13.9346 1409.26 417.528 1840.77 1840.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1850 0.000128 512 80 560 152960 3.09917 3.51232 56.884 104.978 168.556 168.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1790 6.4e-05 1024 90 840 304640 17.4942 13.825 259.793 419.517 710.734 710.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1160 6.4e-05 512 280 240 246784 15.0789 6.71322 65.9577 209.791 297.724 297.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 620 6.4e-05 2048 170 2120 189440 72.7982 28.3436 928.5 838.587 1868.42 1868.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1070 0.001024 1024 50 720 18688 0.74656 11.6632 51.2958 63.7472 63.8013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 730 3.2e-05 1024 190 600 403456 79.1532 26.879 332.118 838.553 1276.92 1277.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 490 6.4e-05 4096 125 4200 165376 133.541 55.5907 3111.22 1677.61 4978.12 4978.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1520 0.001024 1024 330 440 16960 0.748544 6.47782 51.3242 58.5942 58.6547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1650 0.000256 4096 240 4840 71968 13.9835 1194.91 421.491 1630.43 1630.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1950 0.000256 4096 450 7440 69824 13.9893 1781.73 419.519 2215.29 2215.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1850 0.000128 512 80 560 152960 3.11606 3.51408 37.8105 105.003 149.528 149.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1790 6.4e-05 1024 90 840 304384 17.4965 13.5074 165.686 419.39 616.181 616.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1160 6.4e-05 512 280 240 245760 15.0751 6.70515 67.6325 209.218 298.814 298.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 620 6.4e-05 2048 170 2120 188416 72.7936 28.2604 593.132 835.921 1530.29 1530.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1070 0.001024 1024 50 720 18624 0.749056 7.5024 51.2537 59.5492 59.6029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 730 3.2e-05 1024 190 600 401408 79.1212 26.8472 255.841 835.855 1197.88 1198.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 490 6.4e-05 4096 125 4200 164864 133.743 55.603 1995.33 1677.13 3861.97 3862.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1520 0.001024 1024 330 440 16896 0.743328 4.19853 51.2876 56.2722 56.3175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1650 0.000256 4096 240 4840 71936 13.9904 764.87 419.379 1198.28 1198.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1950 0.000256 4096 450 7440 69760 13.9851 1145.1 419.357 1578.49 1578.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1850 0.000128 512 80 560 152960 2.96237 3.52051 61.4773 104.91 172.954 173.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1790 6.4e-05 1024 90 840 304480 17.5727 13.5352 291.602 419.012 741.819 741.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1160 6.4e-05 512 280 240 247040 15.1165 6.73107 72.7179 209.62 304.373 304.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 620 6.4e-05 2048 170 2120 189440 72.9621 28.3882 1060.9 837.932 2000.37 2000.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1070 0.001024 1024 50 720 18680 0.747232 13.3643 51.2743 65.4269 65.4825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 730 3.2e-05 1024 190 600 401920 79.3095 26.9673 316.793 838.041 1261.32 1261.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 490 6.4e-05 4096 125 4200 165120 134.121 55.7126 3553.63 1675.67 5419.29 5419.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1520 0.001024 1024 330 440 16920 0.746656 7.47994 51.263 59.5316 59.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1650 0.000256 4096 240 4840 71960 13.9871 1367.65 419.045 1800.73 1800.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1950 0.000256 4096 450 7440 69800 13.9756 2039.85 419.091 2472.97 2473.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1850 0.000128 512 80 560 152960 3.10477 3.51594 42.0424 104.928 153.678 153.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1790 6.4e-05 1024 90 840 304320 17.5063 13.5133 188.18 419.064 638.368 638.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1160 6.4e-05 512 280 240 245760 15.1303 6.72618 69.8091 209.76 301.611 301.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 620 6.4e-05 2048 170 2120 189440 72.8503 28.3388 672.834 838.043 1612.26 1612.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1070 0.001024 1024 50 720 18640 0.743648 8.53197 51.2795 60.5983 60.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 730 3.2e-05 1024 190 600 399360 79.7465 26.9292 253.017 838.009 1197.92 1198.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 490 6.4e-05 4096 125 4200 165120 133.724 55.6747 2242.99 1675.87 4108.43 4108.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1520 0.001024 1024 330 440 16880 0.743552 4.83869 51.2618 56.8867 56.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1650 0.000256 4096 240 4840 71920 13.9853 859.626 419.044 1292.7 1292.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1950 0.000256 4096 450 7440 69760 13.9849 1284.88 419.098 1718.01 1718.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1850 0.000128 512 80 560 152640 3.1232 3.51846 35.0965 104.919 146.739 146.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1790 6.4e-05 1024 90 840 303840 17.5579 13.6458 154.809 418.978 605.086 605.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1160 6.4e-05 512 280 240 245760 15.0709 6.71949 72.459 208.951 303.385 303.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 620 6.4e-05 2048 170 2120 188160 72.9883 28.433 544.829 835.287 1481.72 1481.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1070 0.001024 1024 50 720 18600 0.745632 7.15571 51.2887 59.2347 59.2912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 730 3.2e-05 1024 190 600 399360 79.478 26.9478 256.117 835.144 1197.9 1198.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 490 6.4e-05 4096 125 4200 163200 134.249 55.6155 1807.76 1670.37 3668.15 3668.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1520 0.001024 1024 330 440 16800 0.744064 3.96902 51.2293 55.9867 56.0497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1650 0.000256 4096 240 4840 71880 13.9858 701.327 419.341 1134.7 1134.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1950 0.000256 4096 450 7440 69720 13.9735 1046.89 419.38 1480.29 1480.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1850 0.000128 512 80 560 152928 3.10771 3.51683 59.6215 105.01 171.339 171.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1790 6.4e-05 1024 90 840 304512 17.5288 13.5188 272.225 419.62 722.994 723.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1160 6.4e-05 512 280 240 245760 15.0919 6.71949 39.5776 209.453 271.025 271.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 620 6.4e-05 2048 170 2120 188928 72.9268 28.3423 971.007 837.248 1909.71 1909.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1070 0.001024 1024 50 720 18672 0.752864 12.1469 51.2963 64.2389 64.2935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 730 3.2e-05 1024 190 600 402432 78.983 26.8891 290.376 837.201 1233.67 1233.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 490 6.4e-05 4096 125 4200 165120 133.56 55.6517 3251.78 1674.54 5115.7 5115.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1520 0.001024 1024 330 440 16944 0.747456 6.83648 51.3275 58.9567 59.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1650 0.000256 4096 240 4840 71952 13.9847 1250.98 419.49 1684.5 1684.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1950 0.000256 4096 450 7440 69792 13.9902 1867.12 419.436 2300.6 2300.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1850 0.000128 512 80 560 152832 3.10067 3.50854 39.1063 104.863 150.666 150.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1790 6.4e-05 1024 90 840 304128 17.4524 13.4927 177.959 418.785 627.789 627.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1160 6.4e-05 512 280 240 242688 15.1144 6.68227 59.7285 208.332 290.039 290.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 620 6.4e-05 2048 170 2120 187392 72.6211 28.1551 628.827 832.327 1562.12 1562.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1070 0.001024 1024 50 720 18624 0.76064 7.95398 51.2676 60.026 60.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 730 3.2e-05 1024 190 600 399360 78.4865 26.7182 190.967 832.272 1128.66 1128.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 490 6.4e-05 4096 125 4200 164352 133.601 55.5826 2109.55 1673.22 3972.12 3972.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1520 0.001024 1024 330 440 16896 0.74544 4.49738 51.3035 56.5878 56.6436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1650 0.000256 4096 240 4840 71904 13.9885 812.812 418.913 1245.76 1245.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1950 0.000256 4096 450 7440 69696 13.9694 1212.76 418.699 1645.47 1645.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1850 0.000128 512 80 560 152640 3.10522 3.51661 32.6966 104.892 144.296 144.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1790 6.4e-05 1024 90 840 304128 17.4931 13.6253 147.144 418.824 597.192 597.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1160 6.4e-05 512 280 240 239616 15.1863 6.65805 60.3957 207.204 289.632 289.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 620 6.4e-05 2048 170 2120 184320 72.7734 28.0269 507.862 828.277 1437.13 1437.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1070 0.001024 1024 50 720 18576 0.75776 6.70717 51.2663 58.7727 58.8253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 730 3.2e-05 1024 190 600 396288 78.6131 26.5813 205.572 828.088 1139.07 1139.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 490 6.4e-05 4096 125 4200 163584 133.73 55.5745 1726.2 1669.28 3584.95 3585.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1520 0.001024 1024 330 440 16848 0.743424 3.70528 51.2969 55.7895 55.8428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1650 0.000256 4096 240 4840 71856 13.986 669.02 418.891 1101.94 1102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1950 0.000256 4096 450 7440 69696 13.9821 996.773 419.336 1430.14 1430.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1850 0.000128 512 80 560 152880 2.93373 3.52096 74.9165 104.978 186.429 186.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1790 6.4e-05 1024 90 840 304416 17.5392 13.526 394.289 419.296 844.752 844.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1160 6.4e-05 512 280 240 245504 15.1293 6.72669 56.152 209.461 287.653 287.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 620 6.4e-05 2048 170 2120 188160 73.1912 28.5901 1384.75 837.471 2324.19 2324.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1070 0.001024 1024 50 720 18648 0.745568 18.3706 51.2769 70.4356 70.4908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 730 3.2e-05 1024 190 600 401408 79.1806 26.9266 416.945 837.188 1360.45 1360.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 490 6.4e-05 4096 125 4200 164864 134.038 55.6933 4607.04 1674.36 6471.29 6471.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1520 0.001024 1024 330 440 16912 0.743424 10.1252 51.294 62.2037 62.2575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1650 0.000256 4096 240 4840 71960 13.9812 1766.24 419.476 2199.74 2199.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1950 0.000256 4096 450 7440 69776 13.9849 2632.59 421.688 3068.3 3068.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1850 0.000128 512 80 560 152768 3.10304 3.5143 51.9986 104.931 163.628 163.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1790 6.4e-05 1024 90 840 304192 17.4968 13.5168 246.285 419.03 696.428 696.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1160 6.4e-05 512 280 240 243712 15.179 6.72154 35.5722 209.331 266.987 267.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 620 6.4e-05 2048 170 2120 186368 73.5293 28.3425 865.853 836.733 1804.64 1804.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1070 0.001024 1024 50 720 18592 0.747008 11.0551 51.2506 63.0951 63.1518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 730 3.2e-05 1024 190 600 401408 79.1086 26.8952 260.853 836.579 1203.65 1203.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 490 6.4e-05 4096 125 4200 164864 133.758 55.6483 2909.19 1673.31 4772.06 4772.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1520 0.001024 1024 330 440 16800 0.743424 6.27712 51.1949 58.2574 58.3127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1650 0.000256 4096 240 4840 71904 13.986 1116.23 419.136 1549.4 1549.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1950 0.000256 4096 450 7440 69664 13.9737 1661.29 418.742 2094.05 2094.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1850 0.000128 512 80 560 152544 3.11693 3.52067 44.0854 104.899 155.71 155.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1790 6.4e-05 1024 90 840 303744 17.5479 13.5422 200.27 418.839 650.303 650.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1160 6.4e-05 512 280 240 241920 15.3258 6.72973 91.7572 209.53 323.536 323.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 620 6.4e-05 2048 170 2120 188160 73.2145 28.3342 708.322 837.576 1647.64 1647.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1070 0.001024 1024 50 720 18480 0.742016 9.26515 51.1981 61.25 61.3067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 730 3.2e-05 1024 190 600 397824 79.8959 26.9214 219.803 837.356 1164.2 1164.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 490 6.4e-05 4096 125 4200 163968 134.394 55.7428 2348.09 1674.93 4213.32 4213.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1520 0.001024 1024 330 440 16800 0.743936 5.26627 51.2942 57.3488 57.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1650 0.000256 4096 240 4840 71736 13.9964 905.886 418.873 1338.8 1338.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1950 0.000256 4096 450 7440 69552 13.987 1354.94 418.783 1787.75 1787.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1850 0.000128 512 80 560 152960 2.92864 3.5136 72.7409 104.968 184.235 184.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1790 6.4e-05 1024 90 840 304384 17.4996 13.4982 368.447 419.265 818.811 818.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1160 6.4e-05 512 280 240 245760 15.0011 6.71011 52.7243 209.056 283.675 283.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 620 6.4e-05 2048 170 2120 188416 72.8044 28.2754 1290.05 835.677 2227 2227.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1070 0.001024 1024 50 720 18624 0.746368 16.6439 51.2492 68.6817 68.7354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 730 3.2e-05 1024 190 600 401408 78.8223 26.9005 387.802 835.609 1329.35 1329.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 490 6.4e-05 4096 125 4200 164864 133.691 55.6257 4285.13 1676.66 6151.28 6151.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1520 0.001024 1024 330 440 16896 0.748384 9.34278 51.2815 61.4147 61.4705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1650 0.000256 4096 240 4840 71936 13.9905 1629.98 419.275 2063.29 2063.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1950 0.000256 4096 450 7440 69760 13.979 2426.74 419.232 2860 2860.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1850 0.000128 512 80 560 152576 3.11091 3.50928 50.7431 104.776 162.225 162.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1790 6.4e-05 1024 90 840 304128 17.5076 13.5022 234.451 419.277 684.844 684.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1160 6.4e-05 512 280 240 245760 15.0073 6.70797 34.6597 208.968 265.529 265.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 620 6.4e-05 2048 170 2120 188416 72.7915 28.2652 818.95 835.327 1755.54 1755.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1070 0.001024 1024 50 720 18560 0.746208 10.2877 51.2266 62.3042 62.3598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 730 3.2e-05 1024 190 600 401408 78.835 26.8334 246.136 835.16 1187.19 1187.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 490 6.4e-05 4096 125 4200 163840 133.72 55.5394 2699.35 1671.33 4560.11 4560.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1520 0.001024 1024 330 440 16768 0.74208 6.05037 51.1695 58.006 58.0628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1650 0.000256 4096 240 4840 71808 13.9804 991.355 421.243 1426.62 1426.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1950 0.000256 4096 450 7440 69632 13.9851 1474.91 418.662 1907.6 1907.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1850 0.000128 512 80 560 152448 3.10877 3.51232 41.1821 104.92 152.806 152.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1790 6.4e-05 1024 90 840 303360 17.4956 13.4966 189.043 418.878 639.019 639.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1160 6.4e-05 512 280 240 239616 14.9698 6.61885 27.2772 207.894 256.947 257.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 620 6.4e-05 2048 170 2120 184320 72.2391 28.0985 648.46 825.277 1574.26 1574.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1070 0.001024 1024 50 720 18432 0.744 8.14547 50.1168 59.0507 59.1085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 730 3.2e-05 1024 190 600 393216 78.2032 26.4419 194.428 825.027 1124.31 1124.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 490 6.4e-05 4096 125 4200 162816 133.529 55.3716 2182.26 1666.84 4038.17 4038.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1520 0.001024 1024 330 440 16704 0.74352 4.96938 51.1983 56.9559 57.0141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1650 0.000256 4096 240 4840 71808 13.9873 820.248 419.387 1253.67 1253.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1950 0.000256 4096 450 7440 69504 13.9767 1221.33 418.674 1654.02 1654.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1850 0.000128 512 80 560 152784 2.92682 3.51875 72.3511 104.952 183.833 183.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1790 6.4e-05 1024 90 840 304416 17.5608 13.5241 374.77 419.184 825.14 825.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1160 6.4e-05 512 280 240 244224 15.1128 6.71597 54.0845 208.925 285.027 285.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 620 6.4e-05 2048 170 2120 188928 72.697 28.3544 1330.21 835.158 2266.61 2266.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1070 0.001024 1024 50 720 18648 0.749568 16.9697 51.2906 69.0518 69.1077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 730 3.2e-05 1024 190 600 400896 78.9452 26.8657 394.123 835.094 1335.25 1335.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 490 6.4e-05 4096 125 4200 164736 133.998 55.7014 4403.33 1677.49 6270.69 6270.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1520 0.001024 1024 330 440 16920 0.745472 9.57686 51.3213 61.6868 61.7467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1650 0.000256 4096 240 4840 71928 13.9878 1692.35 419.573 2125.96 2126.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1950 0.000256 4096 450 7440 69768 13.9776 2527.44 419.387 2960.85 2960.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1850 0.000128 512 80 560 152640 3.10666 3.52019 53.9958 104.999 165.705 165.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1790 6.4e-05 1024 90 840 304128 17.4954 13.5112 243.294 419.272 693.675 693.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1160 6.4e-05 512 280 240 239616 15.1218 6.65645 34.433 207.429 263.825 263.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 620 6.4e-05 2048 170 2120 184320 72.8124 28.1118 841.31 829.17 1771.6 1771.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1070 0.001024 1024 50 720 18576 0.758528 10.918 51.2925 63.0143 63.0723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 730 3.2e-05 1024 190 600 396288 78.4484 26.581 252.425 828.985 1186.65 1186.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 490 6.4e-05 4096 125 4200 163584 133.741 55.5659 2835.59 1670.52 4695.58 4695.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1520 0.001024 1024 330 440 16848 0.750688 5.96582 51.3257 58.0836 58.1379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1650 0.000256 4096 240 4840 71856 13.9807 1097.42 419.428 1530.87 1530.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1950 0.000256 4096 450 7440 69696 13.9821 1635.64 422.897 2072.57 2072.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1850 0.000128 512 80 560 152496 3.11469 3.51299 47.5798 104.881 159.173 159.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1790 6.4e-05 1024 90 840 304128 17.5411 13.9884 213.724 418.708 664.07 664.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1160 6.4e-05 512 280 240 241920 15.268 6.71744 30.8751 208.894 261.937 262.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 620 6.4e-05 2048 170 2120 186624 73.4319 28.4814 752.019 835.003 1689.13 1689.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1070 0.001024 1024 50 720 18360 0.744832 9.44096 50.0258 60.2541 60.3115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 730 3.2e-05 1024 190 600 400896 79.0283 26.8739 225.404 834.72 1166.25 1166.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 490 6.4e-05 4096 125 4200 162432 134.365 55.6579 2491.13 1670.4 4351.72 4351.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1520 0.001024 1024 330 440 16632 0.74 5.36986 50.0626 56.2139 56.2713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1650 0.000256 4096 240 4840 71712 13.981 968.899 418.941 1401.87 1401.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1950 0.000256 4096 450 7440 69552 13.9729 1445.67 418.722 1878.41 1878.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1850 0.000128 512 80 560 152064 3.09811 3.5135 42.5459 104.698 153.939 154.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1790 6.4e-05 1024 90 840 304128 17.4757 13.4967 189.471 419.411 639.958 640.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1160 6.4e-05 512 280 240 230400 15.2511 6.56826 26.5058 204.516 253.028 253.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 620 6.4e-05 2048 170 2120 175104 73.2904 27.8112 627.588 817.086 1545.96 1546.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1070 0.001024 1024 50 720 18432 0.750976 8.52784 51.2898 60.6114 60.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 730 3.2e-05 1024 190 600 387072 77.7858 26.282 200.102 816.7 1121.08 1121.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 490 6.4e-05 4096 125 4200 161280 133.147 55.1468 2207.8 1658.95 4055.22 4055.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1520 0.001024 1024 330 440 16704 0.75008 4.94093 51.3211 57.0544 57.1105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1650 0.000256 4096 240 4840 71712 13.9852 869.468 419.285 1302.79 1302.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1950 0.000256 4096 450 7440 69408 13.9779 1295 418.563 1727.59 1727.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1850 0.000128 512 80 560 152960 2.93318 3.52256 72.749 104.929 184.216 184.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1790 6.4e-05 1024 90 840 304320 17.5017 13.5143 350.213 419.074 800.404 800.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1160 6.4e-05 512 280 240 245760 15.1147 6.7271 50.6279 209.651 282.309 282.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 620 6.4e-05 2048 170 2120 189440 72.8545 28.3225 1246.99 838.05 2186.41 2186.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1070 0.001024 1024 50 720 18640 0.745344 15.9683 51.2744 68.0322 68.0858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 730 3.2e-05 1024 190 600 399360 79.6334 26.9202 365.901 837.951 1310.61 1310.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 490 6.4e-05 4096 125 4200 165120 133.683 55.6667 4140.96 1675.89 6006.36 6006.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1520 0.001024 1024 330 440 16880 0.745408 8.92051 51.2686 60.9759 61.0284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1650 0.000256 4096 240 4840 71920 13.9802 1587.94 423.168 2025.13 2025.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1950 0.000256 4096 450 7440 69760 13.9837 2368.83 419.088 2801.95 2802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1850 0.000128 512 80 560 152640 3.10541 3.51139 52.9193 104.854 164.474 164.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1790 6.4e-05 1024 90 840 304000 17.4817 13.5011 237.124 419.52 687.73 687.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1160 6.4e-05 512 280 240 245760 15.0995 6.71488 35.1141 209.871 266.984 267.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 620 6.4e-05 2048 170 2120 189440 72.7745 28.4296 852.652 838.937 1792.99 1793.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1070 0.001024 1024 50 720 18560 0.745472 10.8759 51.2975 62.9601 63.0184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 730 3.2e-05 1024 190 600 399360 79.5648 26.8841 250.633 838.815 1196.12 1196.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 490 6.4e-05 4096 125 4200 163840 133.865 55.6012 2823.93 1677.66 4691.23 4691.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1520 0.001024 1024 330 440 16800 0.746784 6.10867 51.2812 58.179 58.2356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1650 0.000256 4096 240 4840 71840 13.994 1089.91 419.488 1523.43 1523.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1950 0.000256 4096 450 7440 69600 13.9796 1625.76 423.083 2062.88 2062.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1850 0.000128 512 80 560 152640 3.1033 3.51651 46.5801 105.015 158.302 158.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1790 6.4e-05 1024 90 840 303360 17.4983 13.5148 199.264 419.192 649.572 649.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1160 6.4e-05 512 280 240 238080 15.0833 6.62938 28.579 206.492 256.967 257.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 620 6.4e-05 2048 170 2120 184320 72.3054 28.0118 697.952 825.407 1623.87 1624.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1070 0.001024 1024 50 720 18480 0.748704 9.13654 51.2933 61.221 61.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 730 3.2e-05 1024 190 600 384000 79.7202 26.4765 203.121 825.09 1134.62 1134.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 490 6.4e-05 4096 125 4200 161280 134.48 55.6008 2325.08 1671.83 4187.16 4187.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1520 0.001024 1024 330 440 16560 0.740128 5.23962 50.0165 56.0407 56.0968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1650 0.000256 4096 240 4840 71760 13.988 911.837 419.384 1345.26 1345.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1950 0.000256 4096 450 7440 69600 13.9769 1361.28 419.426 1794.73 1794.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1850 0.000128 512 80 560 152320 3.10595 3.51427 42.2024 104.748 153.653 153.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1790 6.4e-05 1024 90 840 302080 17.482 14.304 192.442 418.003 642.332 642.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1160 6.4e-05 512 280 240 235520 15.2039 6.62528 27.8442 206.539 256.395 256.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 620 6.4e-05 2048 170 2120 184320 72.2988 27.9345 683.653 825.599 1609.68 1609.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1070 0.001024 1024 50 720 18240 0.74208 8.69581 50.0306 59.5126 59.5681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 730 3.2e-05 1024 190 600 389120 78.8984 26.4393 197.93 825.176 1128.66 1128.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 490 6.4e-05 4096 125 4200 158720 133.433 54.9543 2281.18 1651 4120.72 4120.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1520 0.001024 1024 330 440 16640 0.746176 5.04758 51.2842 57.1201 57.1791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1650 0.000256 4096 240 4840 71680 13.984 914.885 419.376 1348.29 1348.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1950 0.000256 4096 450 7440 69440 13.9801 1363.33 419.054 1796.41 1796.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1850 0.000128 512 80 560 152832 2.92454 3.512 70.0331 104.867 181.415 181.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1790 6.4e-05 1024 90 840 304128 17.4763 13.4963 326.786 418.787 776.649 776.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1160 6.4e-05 512 280 240 242688 15.0687 6.68448 47.0909 208.227 277.257 277.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 620 6.4e-05 2048 170 2120 187392 72.6156 28.1887 1165.26 832.506 2098.75 2098.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1070 0.001024 1024 50 720 18624 0.759808 15.2396 51.268 67.3101 67.3646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 730 3.2e-05 1024 190 600 399360 78.5031 26.7653 342.534 832.213 1280.22 1280.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 490 6.4e-05 4096 125 4200 164352 133.577 55.5807 3947.97 1673.56 5810.86 5810.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1520 0.001024 1024 330 440 16896 0.747104 8.48003 53.678 62.9486 63.0073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1650 0.000256 4096 240 4840 71904 13.9741 1522.54 418.914 1955.47 1955.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1950 0.000256 4096 450 7440 69696 13.9759 2272.01 418.696 2704.72 2704.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1850 0.000128 512 80 560 152448 3.10995 3.50822 51.2779 104.893 162.877 162.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1790 6.4e-05 1024 90 840 303360 17.4988 13.4943 233.488 418.796 683.377 683.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1160 6.4e-05 512 280 240 239616 14.9664 6.61536 33.421 206.418 261.61 261.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 620 6.4e-05 2048 170 2120 184320 72.224 28.0245 818.646 825.125 1744.21 1744.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1070 0.001024 1024 50 720 18432 0.743424 10.441 50.1101 61.3373 61.3933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 730 3.2e-05 1024 190 600 393216 78.2443 26.436 243.096 824.87 1172.86 1173.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 490 6.4e-05 4096 125 4200 162816 133.501 55.3643 2754.44 1666.52 4610 4610.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1520 0.001024 1024 330 440 16704 0.74112 5.99187 51.1918 57.9681 58.0234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1650 0.000256 4096 240 4840 71808 13.983 1069.56 419.418 1503.01 1503.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1950 0.000256 4096 450 7440 69504 13.9793 1594.16 418.585 2026.78 2026.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1850 0.000128 512 80 560 152064 3.09248 3.51187 43.7275 104.714 155.128 155.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1790 6.4e-05 1024 90 840 304128 17.4716 13.688 193.623 419.467 644.358 644.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1160 6.4e-05 512 280 240 230400 15.2564 6.57613 26.8694 204.44 253.328 253.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 620 6.4e-05 2048 170 2120 175104 73.3283 27.7269 639.436 817.197 1557.89 1558.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1070 0.001024 1024 50 720 18432 0.755744 8.48077 51.2942 60.5748 60.6328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 730 3.2e-05 1024 190 600 387072 77.8148 26.2337 197.676 816.811 1118.75 1118.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 490 6.4e-05 4096 125 4200 161280 133.131 55.1383 2245.21 1658.9 4092.55 4092.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1520 0.001024 1024 330 440 16704 0.74752 4.9793 51.3284 57.0991 57.1585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1650 0.000256 4096 240 4840 71712 13.9837 880.288 421.264 1315.58 1315.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1950 0.000256 4096 450 7440 69408 13.9779 1314.32 418.613 1746.96 1747.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1850 0.000128 512 80 560 151296 3.09453 3.50874 40.235 104.511 151.436 151.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1790 6.4e-05 1024 90 840 302592 17.5111 13.5 181.778 419.257 632.15 632.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1160 6.4e-05 512 280 240 233472 15.3621 6.62198 25.5343 206.639 254.343 254.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 620 6.4e-05 2048 170 2120 184320 72.3382 27.9968 632.093 825.601 1558.21 1558.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1070 0.001024 1024 50 720 18048 0.739328 8.06966 49.8501 58.7027 58.7581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 730 3.2e-05 1024 190 600 393216 78.2702 26.4412 188.228 825.096 1118.25 1118.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 490 6.4e-05 4096 125 4200 159744 132.772 54.9663 2079.47 1651.03 3918.4 3918.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1520 0.001024 1024 330 440 16512 0.739328 4.36019 51.1958 56.3382 56.3939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1650 0.000256 4096 240 4840 71424 13.973 818.287 419.694 1252 1252.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1950 0.000256 4096 450 7440 69120 13.9567 1219.29 417.544 1650.83 1650.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1850 0.000128 512 80 560 152800 2.95101 3.52659 69.7472 104.891 181.196 181.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1790 6.4e-05 1024 90 840 304400 17.6006 13.537 342.583 419.427 793.247 793.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1160 6.4e-05 512 280 240 243200 15.1223 6.70515 49.3254 208.489 279.826 279.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 620 6.4e-05 2048 170 2120 185600 73.3932 28.2773 1200.09 833.367 2135.32 2135.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1070 0.001024 1024 50 720 18600 0.75712 15.3887 51.2619 67.4518 67.5082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 730 3.2e-05 1024 190 600 396800 79.3212 26.8249 357.46 833.253 1297.07 1297.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 490 6.4e-05 4096 125 4200 164800 134.235 55.756 4054.89 1675.15 5920.19 5920.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1520 0.001024 1024 330 440 16800 0.742848 8.56474 51.2004 60.5493 60.6065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1650 0.000256 4096 240 4840 71900 13.9858 1556.33 419.32 1989.68 1989.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1950 0.000256 4096 450 7440 69700 13.975 2319.74 419.092 2752.85 2752.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1850 0.000128 512 80 560 152800 3.12115 3.52048 54.8005 104.905 166.433 166.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1790 6.4e-05 1024 90 840 304000 17.5466 13.6663 233.511 418.806 683.63 683.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1160 6.4e-05 512 280 240 236800 15.1718 6.62733 33.0787 206.292 261.356 261.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 620 6.4e-05 2048 170 2120 179200 73.6199 27.9639 787.244 824.63 1713.65 1713.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1070 0.001024 1024 50 720 18400 0.743168 10.4272 50.0634 61.2778 61.3338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 730 3.2e-05 1024 190 600 384000 79.875 26.5871 235.713 824.38 1166.77 1166.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 490 6.4e-05 4096 125 4200 163200 133.867 55.5479 2728.17 1666.23 4583.98 4584.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1520 0.001024 1024 330 440 16600 0.73936 5.89414 49.9945 56.6749 56.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1650 0.000256 4096 240 4840 71800 13.9858 1058.94 419.043 1492.02 1492.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1950 0.000256 4096 450 7440 69600 13.9828 1574.49 418.88 2007.39 2007.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1850 0.000128 512 80 560 151800 3.13069 3.52256 45.4567 104.569 156.763 156.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1790 6.4e-05 1024 90 840 303600 17.5816 13.5332 200.389 418.933 650.538 650.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1160 6.4e-05 512 280 240 240000 15.0186 6.63542 29.2774 206.367 257.477 257.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 620 6.4e-05 2048 170 2120 182400 73.0777 28.0022 698.629 824.9 1624.8 1624.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1070 0.001024 1024 50 720 18300 0.74496 9.19069 50.0586 60.0365 60.0906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 730 3.2e-05 1024 190 600 384000 79.8681 26.5216 204.445 824.504 1135.55 1135.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 490 6.4e-05 4096 125 4200 163200 134.649 55.7307 2439.33 1675.35 4305.21 4305.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1520 0.001024 1024 330 440 16500 0.7392 4.94966 49.9937 55.7253 55.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1650 0.000256 4096 240 4840 71700 13.9817 953.73 419.15 1386.91 1386.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1950 0.000256 4096 450 7440 69300 13.9712 1413.3 417.808 1845.13 1845.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1850 0.000128 512 80 560 152000 3.09462 3.51226 42.7272 104.563 153.979 154.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1790 6.4e-05 1024 90 840 304000 17.5121 13.5125 185.456 419.325 635.905 635.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1160 6.4e-05 512 280 240 230400 15.5445 6.63488 25.9144 219.452 267.728 267.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 620 6.4e-05 2048 170 2120 179200 73.5466 27.9757 627.116 825.677 1554.5 1554.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1070 0.001024 1024 50 720 18000 0.7352 8.0113 49.8093 58.5978 58.6547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 730 3.2e-05 1024 190 600 384000 79.7298 26.4724 188.134 825.14 1119.68 1119.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 490 6.4e-05 4096 125 4200 160000 132.825 55.0204 2132.06 1651.29 3971.35 3971.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1520 0.001024 1024 330 440 16400 0.739328 4.68029 50.0104 55.473 55.5284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1650 0.000256 4096 240 4840 71600 13.9846 840.91 419.298 1274.24 1274.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1950 0.000256 4096 450 7440 69200 13.9674 1249.22 418.067 1681.3 1681.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1850 0.000128 512 80 576 152640 2.9303 3.51478 62.9939 104.898 174.416 174.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1790 6.4e-05 1024 90 816 304512 17.4953 13.4974 277.945 419.191 728.228 728.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1160 6.4e-05 512 280 240 236544 15.6475 6.71571 66.9725 209.623 299.143 299.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 620 6.4e-05 2048 170 2112 185344 73.7865 28.3095 978.376 837.936 1918.6 1918.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1070 0.001024 1024 50 720 18688 0.748192 12.8635 51.2758 64.9316 64.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 730 3.2e-05 1024 190 624 415744 77.1358 26.8782 393.101 837.901 1335.24 1335.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 490 6.4e-05 4096 125 4176 164352 133.953 55.5807 3324.59 1676.35 5190.64 5190.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1520 0.001024 1024 330 432 16992 0.743648 7.08243 51.2877 59.1567 59.2207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1650 0.000256 4096 240 4848 71968 13.9749 1290.8 422.402 1727.22 1727.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1950 0.000256 4096 450 7440 69824 13.9872 1924 419.184 2357.22 2357.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1850 0.000128 512 80 576 152576 3.11066 3.51392 41.589 104.891 153.191 153.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1790 6.4e-05 1024 90 816 304384 17.4944 13.4943 178.14 418.943 628.175 628.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1160 6.4e-05 512 280 240 235520 15.6406 6.708 65.0458 209.012 296.591 296.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 620 6.4e-05 2048 170 2112 184320 73.6961 28.2558 622.775 835.033 1559.95 1560.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1070 0.001024 1024 50 720 18624 0.755712 8.25549 51.2243 60.2802 60.3341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 730 3.2e-05 1024 190 624 413696 77.1886 26.8207 305.087 834.96 1244.28 1244.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 490 6.4e-05 4096 125 4176 163840 134.119 55.6212 2116.41 1675.37 3981.68 3981.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1520 0.001024 1024 330 432 16960 0.743424 4.6121 51.2828 56.68 56.7419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1650 0.000256 4096 240 4848 71936 13.9776 821.866 419.004 1254.89 1254.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1950 0.000256 4096 450 7440 69760 13.9756 1224.8 418.903 1657.72 1657.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1850 0.000128 512 80 576 152448 3.09549 3.51366 34.4918 104.858 146.044 146.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1790 6.4e-05 1024 90 816 304128 17.4787 13.6294 147.583 418.756 597.55 597.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1160 6.4e-05 512 280 240 233472 15.6603 6.68611 68.0128 208.198 298.746 298.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 620 6.4e-05 2048 170 2112 181248 74.1205 28.2092 507.46 832.251 1442.23 1442.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1070 0.001024 1024 50 720 18624 0.757728 6.63018 51.7888 59.22 59.2726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 730 3.2e-05 1024 190 624 411648 76.9243 26.726 279.67 832.133 1215.67 1215.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 490 6.4e-05 4096 125 4176 162816 134.087 55.59 1740.86 1672.55 3603.25 3603.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1520 0.001024 1024 330 432 16896 0.743776 3.76438 51.2353 55.7858 55.8326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1650 0.000256 4096 240 4848 71904 13.9796 680.411 418.943 1113.38 1113.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1950 0.000256 4096 450 7440 69696 13.984 1012.18 418.664 1444.87 1444.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1850 0.000128 512 80 576 152640 3.12182 3.52394 61.4109 104.9 173.038 173.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1790 6.4e-05 1024 90 816 304320 17.5608 13.5286 266.641 419.016 716.849 716.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1160 6.4e-05 512 280 240 236800 15.7119 6.73178 60.0016 209.618 292.246 292.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 620 6.4e-05 2048 170 2112 185600 74.0203 28.3777 946.917 837.903 1887.4 1887.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1070 0.001024 1024 50 720 18680 0.749568 12.1733 51.2779 64.244 64.2987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 730 3.2e-05 1024 190 624 414720 77.4317 26.9476 315.786 837.868 1258.25 1258.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 490 6.4e-05 4096 125 4176 164480 134.37 55.7158 3220.99 1676.53 5087.77 5087.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1520 0.001024 1024 330 432 17000 0.74464 6.6815 51.3056 58.7752 58.8297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1650 0.000256 4096 240 4848 71960 13.978 1248.44 419.199 1681.66 1681.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1950 0.000256 4096 450 7440 69800 13.9828 1861.94 419.094 2295.07 2295.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1850 0.000128 512 80 576 152640 3.10323 3.51728 41.0121 105.003 152.719 152.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1790 6.4e-05 1024 90 816 304320 17.4954 13.5189 175.27 419.364 625.752 625.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1160 6.4e-05 512 280 240 235520 15.7799 6.72909 57.0277 209.896 289.615 289.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 620 6.4e-05 2048 170 2112 184320 74.1335 28.4201 614.877 838.609 1556.24 1556.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1070 0.001024 1024 50 720 18640 0.747872 7.91194 51.2962 59.9993 60.0515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 730 3.2e-05 1024 190 624 414720 77.4808 26.923 260.446 838.567 1203.64 1203.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 490 6.4e-05 4096 125 4176 163840 134.19 55.6913 2092.04 1677.02 3959.11 3959.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1520 0.001024 1024 330 432 16960 0.746368 4.46259 51.3271 56.5796 56.6335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1650 0.000256 4096 240 4848 71920 13.9807 812.514 419.389 1245.93 1245.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1950 0.000256 4096 450 7440 69760 13.9793 1211.3 419.383 1644.71 1644.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1850 0.000128 512 80 576 152400 3.12246 3.5145 34.1625 104.833 145.711 145.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1790 6.4e-05 1024 90 816 303840 17.5452 13.527 144.139 418.63 593.944 594.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1160 6.4e-05 512 280 240 234240 15.776 6.71744 58.5864 208.789 290.048 290.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 620 6.4e-05 2048 170 2112 184320 73.8951 28.399 501.435 834.576 1438.49 1438.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1070 0.001024 1024 50 720 18600 0.759264 6.69642 51.2682 58.7665 58.8227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 730 3.2e-05 1024 190 624 407040 78.4051 26.8745 223.606 834.449 1163.55 1163.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 490 6.4e-05 4096 125 4176 163200 134.197 55.6241 1704.58 1668.97 3563.54 3563.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1520 0.001024 1024 330 432 16920 0.745472 3.69242 51.3046 55.7843 55.8408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1650 0.000256 4096 240 4848 71880 13.9721 665.32 419.046 1098.38 1098.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1950 0.000256 4096 450 7440 69720 13.983 989.989 419.02 1423.04 1423.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1850 0.000128 512 80 576 152640 2.9248 3.51846 76.2299 104.998 187.754 187.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1790 6.4e-05 1024 90 816 304320 17.5007 13.5127 378.536 419.401 829.054 829.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1160 6.4e-05 512 280 240 236544 15.5924 6.71978 50.3569 209.428 282.274 282.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 620 6.4e-05 2048 170 2112 184320 74.1032 28.3587 1312.71 837.156 2252.52 2252.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1070 0.001024 1024 50 720 18672 0.746624 17.7575 51.2953 69.8412 69.8989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 730 3.2e-05 1024 190 624 414720 77.1169 26.8941 444.361 837.102 1385.69 1385.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 490 6.4e-05 4096 125 4176 163584 134.119 55.6564 4426.82 1674.13 6290.89 6291.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1520 0.001024 1024 330 432 16992 0.743424 9.65427 51.3269 61.7691 61.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1650 0.000256 4096 240 4848 71952 13.9819 1717.88 419.407 2151.32 2151.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1950 0.000256 4096 450 7440 69792 13.9842 2556.97 419.374 2990.37 2990.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1850 0.000128 512 80 576 152448 3.09453 3.51002 52.798 104.984 164.472 164.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1790 6.4e-05 1024 90 816 304128 17.4696 13.4947 236.175 419.273 686.515 686.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1160 6.4e-05 512 280 240 233472 15.6246 6.68058 78.7001 208.46 309.649 309.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 620 6.4e-05 2048 170 2112 181248 74.1425 28.148 814.538 833.278 1750.3 1750.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1070 0.001024 1024 50 720 18624 0.756064 10.7787 51.2922 62.8699 62.9273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 730 3.2e-05 1024 190 624 411648 76.8306 26.7305 280.079 833.153 1217.01 1217.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 490 6.4e-05 4096 125 4176 162816 134.095 55.5872 2782.28 1674.6 4646.72 4646.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1520 0.001024 1024 330 432 16896 0.745376 6.02208 51.2654 58.0756 58.1325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1650 0.000256 4096 240 4848 71904 13.9854 1085.52 419.494 1519.05 1519.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1950 0.000256 4096 450 7440 69696 13.9799 1614.96 419.177 2048.16 2048.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1850 0.000128 512 80 576 152352 3.10797 3.51875 44.959 105.008 156.677 156.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1790 6.4e-05 1024 90 816 304128 17.487 13.5107 190.839 419.291 641.226 641.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1160 6.4e-05 512 280 240 230400 15.6652 6.656 81.1213 207.435 311.06 311.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 620 6.4e-05 2048 170 2112 179712 73.934 28.0129 650.199 829.183 1581.52 1581.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1070 0.001024 1024 50 720 18576 0.754144 8.95354 51.2975 61.048 61.1022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 730 3.2e-05 1024 190 624 405504 77.1231 26.5784 230.799 829.004 1163.73 1163.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 490 6.4e-05 4096 125 4176 161280 134.435 55.5563 2223.25 1671.16 4084.56 4084.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1520 0.001024 1024 330 432 16848 0.74176 4.9553 51.2719 57.0112 57.0667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1650 0.000256 4096 240 4848 71856 13.9809 880.48 419.393 1313.9 1313.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1950 0.000256 4096 450 7440 69696 13.9838 1310.04 419.883 1743.96 1744.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1850 0.000128 512 80 576 152064 3.11181 3.51539 38.2218 104.896 149.831 149.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1790 6.4e-05 1024 90 816 303360 17.4884 13.5942 161.13 418.786 611.099 611.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1160 6.4e-05 512 280 240 227328 15.6741 6.62154 74.7212 206.494 303.701 303.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 620 6.4e-05 2048 170 2112 178176 73.6655 27.9329 544.639 825.08 1471.51 1471.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1070 0.001024 1024 50 720 18432 0.753664 7.68672 50.109 58.592 58.6496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 730 3.2e-05 1024 190 624 405504 76.489 26.5564 275.288 824.856 1203.41 1203.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 490 6.4e-05 4096 125 4176 159744 134.39 55.3637 1859.84 1666.92 3716.67 3716.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1520 0.001024 1024 330 432 16704 0.739328 4.20646 50.0763 55.0662 55.1208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1650 0.000256 4096 240 4848 71808 13.9756 739.671 419.352 1173.04 1173.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1950 0.000256 4096 450 7440 69504 13.9694 1100.31 421.665 1535.98 1536.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1850 0.000128 512 80 576 152544 2.92982 3.51642 72.7494 104.879 184.157 184.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1790 6.4e-05 1024 90 816 304192 17.5534 13.5475 350.635 418.888 800.727 800.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1160 6.4e-05 512 280 240 236544 15.6389 6.72339 47.1894 209.254 278.994 279.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 620 6.4e-05 2048 170 2112 184576 74.2077 28.455 1216.97 836.683 2156.5 2156.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1070 0.001024 1024 50 720 18648 0.751616 16.7095 51.249 68.7516 68.8084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 730 3.2e-05 1024 190 624 412160 77.694 26.9185 406.425 836.41 1347.66 1347.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 490 6.4e-05 4096 125 4176 163968 134.277 55.7076 4096.92 1673.61 5960.69 5960.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1520 0.001024 1024 330 432 16968 0.744064 9.26515 51.2821 61.3366 61.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1650 0.000256 4096 240 4848 71960 13.9828 1584.93 419.121 2018.07 2018.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1950 0.000256 4096 450 7440 69776 13.9844 2358.53 418.987 2791.54 2791.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1850 0.000128 512 80 576 152544 3.10016 3.51427 51.5383 104.991 163.227 163.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1790 6.4e-05 1024 90 816 304192 17.4944 13.5109 220.283 419.271 670.661 670.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1160 6.4e-05 512 280 240 236544 15.5945 6.72755 31.4051 209.446 263.359 263.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 620 6.4e-05 2048 170 2112 182784 74.4752 28.372 763.893 837.241 1704.16 1704.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1070 0.001024 1024 50 720 18592 0.74736 10.3722 51.2688 62.4322 62.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 730 3.2e-05 1024 190 624 408576 78.1174 26.8943 255.284 837.087 1197.6 1197.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 490 6.4e-05 4096 125 4176 163072 134.289 55.6525 2588.6 1674.91 4453.62 4453.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1520 0.001024 1024 330 432 16912 0.745472 5.65546 51.306 57.7498 57.8064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1650 0.000256 4096 240 4848 71904 13.9878 1011.05 419.529 1444.62 1444.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1950 0.000256 4096 450 7440 69664 13.9801 1501.21 422.296 1937.53 1937.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1850 0.000128 512 80 576 152208 3.12525 3.51805 42.7354 104.895 154.354 154.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1790 6.4e-05 1024 90 816 303744 17.5569 13.5253 180.358 418.833 630.374 630.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1160 6.4e-05 512 280 240 236544 15.6376 6.72611 25.3888 209.635 257.568 257.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 620 6.4e-05 2048 170 2112 182784 74.606 28.3683 622.849 837.56 1563.58 1563.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1070 0.001024 1024 50 720 18480 0.744096 8.50438 51.1938 60.4839 60.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 730 3.2e-05 1024 190 624 408576 78.1918 26.9271 214.472 837.343 1157.15 1157.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 490 6.4e-05 4096 125 4176 163968 134.393 55.7319 2137.61 1675.69 4003.59 4003.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1520 0.001024 1024 330 432 16800 0.740992 4.80048 51.2348 56.8187 56.8747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1650 0.000256 4096 240 4848 71736 13.9718 828.794 418.912 1261.72 1261.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1950 0.000256 4096 450 7440 69552 13.9817 1233.44 420.746 1668.22 1668.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1850 0.000128 512 80 576 152320 3.10285 3.50557 37.9666 104.815 149.476 149.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1790 6.4e-05 1024 90 816 303744 17.4672 13.5016 162.225 418.437 611.732 611.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1160 6.4e-05 512 280 240 229376 15.6693 6.64307 69.7372 206.924 299.16 299.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 620 6.4e-05 2048 170 2112 179200 73.8077 28.026 552.91 827.142 1482.08 1482.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1070 0.001024 1024 50 720 18368 0.74416 7.75475 50.0488 58.5898 58.6466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 730 3.2e-05 1024 190 624 401408 77.4309 26.5093 192.766 826.849 1123.77 1123.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 490 6.4e-05 4096 125 4176 161280 134.432 55.593 1898.89 1673.94 3763.02 3763.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1520 0.001024 1024 330 432 16800 0.74752 4.11526 51.2819 56.1877 56.2428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1650 0.000256 4096 240 4848 71680 13.9684 746.097 418.439 1178.55 1178.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1950 0.000256 4096 450 7440 69440 13.9739 1113.15 417.991 1545.17 1545.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1850 0.000128 512 80 576 152576 2.9328 3.51414 71.3032 104.917 182.75 182.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1790 6.4e-05 1024 90 816 304384 17.5128 13.4943 339.179 419.054 789.345 789.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1160 6.4e-05 512 280 240 235520 15.59 6.70586 46.7025 208.95 278.135 278.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 620 6.4e-05 2048 170 2112 184320 73.701 28.2711 1177.29 835.234 2114.68 2114.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1070 0.001024 1024 50 720 18624 0.759808 15.5409 51.227 67.5684 67.6229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 730 3.2e-05 1024 190 624 413696 77.019 26.8161 392.403 835.166 1331.62 1331.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 490 6.4e-05 4096 125 4176 163840 134.073 55.5889 3958.03 1676.47 5824.33 5824.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1520 0.001024 1024 330 432 16960 0.742464 8.77798 53.4155 62.9778 63.0282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1650 0.000256 4096 240 4848 71936 13.9761 1493.52 419.102 1926.65 1926.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1950 0.000256 4096 450 7440 69760 13.9715 2221.79 419.01 2654.81 2654.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1850 0.000128 512 80 576 152320 3.11091 3.51654 50.6593 104.864 162.237 162.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1790 6.4e-05 1024 90 816 304128 17.5068 13.5007 219.474 419.427 670.012 670.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1160 6.4e-05 512 280 240 233472 15.7092 6.7055 30.0622 209.14 261.805 261.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 620 6.4e-05 2048 170 2112 184320 73.7432 28.311 761.463 836 1699.71 1699.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1070 0.001024 1024 50 720 18560 0.759808 9.67222 51.2504 61.7248 61.7802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 730 3.2e-05 1024 190 624 409600 77.6785 26.8247 250.056 835.834 1190.61 1190.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 490 6.4e-05 4096 125 4176 161792 134.3 55.5377 2529.65 1672.47 4392.12 4392.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1520 0.001024 1024 330 432 16896 0.744032 5.59328 51.3065 57.6883 57.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1650 0.000256 4096 240 4848 71808 13.9674 951.347 419.151 1384.51 1384.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1950 0.000256 4096 450 7440 69632 13.9775 1404.97 422.451 1841.44 1841.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1850 0.000128 512 80 576 152064 3.11254 3.51027 42.6529 104.905 154.265 154.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1790 6.4e-05 1024 90 816 303360 17.4975 13.4963 183.884 418.828 633.809 633.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1160 6.4e-05 512 280 240 227328 15.6833 6.61504 24.6601 206.54 253.678 253.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 620 6.4e-05 2048 170 2112 178176 73.6712 27.895 610.426 825.167 1537.35 1537.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1070 0.001024 1024 50 720 18432 0.749568 7.94829 50.1084 58.8501 58.9046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 730 3.2e-05 1024 190 624 405504 76.4168 26.4412 208.114 824.932 1136.12 1136.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 490 6.4e-05 4096 125 4176 159744 134.388 55.3956 2077.14 1667.26 3934.35 3934.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1520 0.001024 1024 330 432 16704 0.739328 4.6809 50.0796 55.5407 55.5971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1650 0.000256 4096 240 4848 71808 13.978 779.39 419.392 1212.8 1212.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1950 0.000256 4096 450 7440 69504 13.9796 1155.42 418.621 1588.07 1588.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1850 0.000128 512 80 576 152064 3.11296 3.5193 38.3127 104.689 149.72 149.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1790 6.4e-05 1024 90 816 303104 17.4731 13.4886 161.17 417.885 610.121 610.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1160 6.4e-05 512 280 240 229376 15.9602 6.70925 21.8787 209.052 253.785 253.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 620 6.4e-05 2048 170 2112 180224 74.7016 28.279 545.693 835.653 1484.52 1484.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1070 0.001024 1024 50 720 18432 0.752384 6.72973 51.2315 58.7596 58.8156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 730 3.2e-05 1024 190 624 409600 77.7054 26.8238 192.282 835.323 1132.35 1132.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 490 6.4e-05 4096 125 4176 159744 134.899 55.5623 1836.91 1671.74 3699.28 3699.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1520 0.001024 1024 330 432 16640 0.739424 4.08013 50.0545 54.917 54.9731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1650 0.000256 4096 240 4848 71680 13.9657 686.247 418.715 1118.97 1119.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1950 0.000256 4096 450 7440 69376 13.9681 1017.08 417.921 1449.02 1449.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1850 0.000128 512 80 576 152496 2.93312 3.51754 73.2867 104.949 184.764 184.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1790 6.4e-05 1024 90 816 304128 17.5562 13.5169 325.923 419.185 776.285 776.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1160 6.4e-05 512 280 240 235008 15.648 6.71606 45.0844 208.933 276.562 276.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 620 6.4e-05 2048 170 2112 184320 73.8746 28.3506 1158.51 835.172 2096.09 2096.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1070 0.001024 1024 50 720 18648 0.759808 15.7225 51.2954 67.8213 67.8748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 730 3.2e-05 1024 190 624 410112 77.6684 26.8661 376.102 835.08 1315.94 1316.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 490 6.4e-05 4096 125 4176 163584 134.412 55.6971 3946.5 1676.98 5813.75 5813.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1520 0.001024 1024 330 432 16920 0.743392 8.67738 51.2614 60.7248 60.7798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1650 0.000256 4096 240 4848 71928 13.9809 1536.92 422.741 1973.69 1973.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1950 0.000256 4096 450 7440 69768 13.9837 2291.84 419.386 2725.26 2725.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1850 0.000128 512 80 576 152352 3.10042 3.51488 54.8668 104.918 166.483 166.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1790 6.4e-05 1024 90 816 304128 17.4804 13.5123 228.668 418.927 678.69 678.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1160 6.4e-05 512 280 240 230400 15.6365 6.65642 30.7991 207.257 260.532 260.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 620 6.4e-05 2048 170 2112 179712 73.941 28.0205 782.045 828.485 1712.68 1712.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1070 0.001024 1024 50 720 18576 0.750336 10.5148 51.2699 62.5783 62.6347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 730 3.2e-05 1024 190 624 405504 77.1392 26.5805 259.903 828.294 1192.13 1192.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 490 6.4e-05 4096 125 4176 161280 134.491 55.5561 2688.27 1669.09 4547.58 4547.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1520 0.001024 1024 330 432 16848 0.743424 5.82944 51.2448 57.8607 57.9173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1650 0.000256 4096 240 4848 71856 13.9746 1060.11 419.094 1493.22 1493.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1950 0.000256 4096 450 7440 69696 13.9839 1575.56 419.03 2008.63 2008.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1850 0.000128 512 80 576 152064 3.11258 3.51779 46.591 104.865 158.17 158.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1790 6.4e-05 1024 90 816 303264 17.5441 13.525 193.111 418.624 642.912 643.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1160 6.4e-05 512 280 240 235008 15.6619 6.71565 26.3977 208.845 257.805 257.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 620 6.4e-05 2048 170 2112 179712 74.9436 28.3631 661.64 834.83 1599.96 1600.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1070 0.001024 1024 50 720 18360 0.754976 8.71843 50.0283 59.5447 59.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 730 3.2e-05 1024 190 624 400896 79.0117 26.9975 217.708 834.555 1158.48 1158.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 490 6.4e-05 4096 125 4176 162432 134.327 55.6424 2289.2 1669.46 4148.79 4148.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1520 0.001024 1024 330 432 16632 0.739488 4.97661 52.1885 57.9471 57.9998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1650 0.000256 4096 240 4848 71712 13.9677 897.827 418.646 1330.49 1330.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1950 0.000256 4096 450 7440 69552 13.9796 1337.76 418.861 1770.65 1770.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1850 0.000128 512 80 576 151488 3.09382 3.51232 44.1173 104.726 155.535 155.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1790 6.4e-05 1024 90 816 304128 17.4809 14.082 191.76 419.511 642.933 643.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1160 6.4e-05 512 280 240 221184 15.7625 6.57306 25.53 204.459 252.505 252.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 620 6.4e-05 2048 170 2112 175104 73.3066 27.6768 646.666 817.29 1565.12 1565.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1070 0.001024 1024 50 720 18432 0.748608 8.9431 51.294 61.0264 61.0804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 730 3.2e-05 1024 190 624 387072 77.8037 26.2287 209.673 816.906 1130.82 1130.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 490 6.4e-05 4096 125 4176 156672 134.315 55.1342 2210.99 1659.1 4059.7 4059.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1520 0.001024 1024 330 432 16704 0.74384 4.82819 51.2649 56.8796 56.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1650 0.000256 4096 240 4848 71712 13.9737 900.143 419.44 1333.6 1333.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1950 0.000256 4096 450 7440 69408 13.9784 1338.03 418.658 1770.71 1770.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1850 0.000128 512 80 576 152640 2.93312 3.52246 71.5359 105.005 183.079 183.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1790 6.4e-05 1024 90 816 304320 17.5268 13.5496 322.661 419.369 773.213 773.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1160 6.4e-05 512 280 240 235520 15.7303 6.7215 44.3892 210.235 277.319 277.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 620 6.4e-05 2048 170 2112 184320 74.1257 28.3507 1143.43 838.629 2084.73 2084.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1070 0.001024 1024 50 720 18640 0.747936 15.298 51.2768 67.3657 67.4208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 730 3.2e-05 1024 190 624 414720 77.314 26.9201 373.475 838.54 1316.47 1316.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 490 6.4e-05 4096 125 4176 163840 134.175 55.6699 3916.18 1677.06 5783.26 5783.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1520 0.001024 1024 330 432 16960 0.74928 8.50522 51.3253 60.6239 60.6818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1650 0.000256 4096 240 4848 71920 13.9796 1523.07 419.392 1956.49 1956.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1950 0.000256 4096 450 7440 69760 13.9893 2271.22 419.391 2704.65 2704.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1850 0.000128 512 80 576 152320 3.09936 3.51043 54.3632 104.75 165.812 165.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1790 6.4e-05 1024 90 816 304000 17.4762 13.4963 232.116 419.111 682.299 682.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1160 6.4e-05 512 280 240 235520 15.6936 6.71498 32.0521 209.672 264.315 264.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 620 6.4e-05 2048 170 2112 184320 74.0368 28.3732 821.432 838.143 1762.18 1762.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1070 0.001024 1024 50 720 18560 0.74752 10.5675 51.2697 62.6263 62.6807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 730 3.2e-05 1024 190 624 409600 78.0417 26.8861 268.352 837.924 1211.42 1211.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 490 6.4e-05 4096 125 4176 163840 133.863 55.5916 2786 1676.29 4651.91 4652.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1520 0.001024 1024 330 432 16800 0.74448 5.71114 51.1966 57.6932 57.7516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1650 0.000256 4096 240 4848 71840 13.9794 1080.24 419.032 1513.29 1513.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1950 0.000256 4096 450 7440 69600 13.9803 1607.69 418.599 2040.31 2040.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1850 0.000128 512 80 576 152160 3.10301 3.5167 46.5115 105.003 158.217 158.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1790 6.4e-05 1024 90 816 303360 17.5152 14.2581 192.221 419.155 643.251 643.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1160 6.4e-05 512 280 240 230400 15.5381 6.62333 26.2246 206.468 255.038 255.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 620 6.4e-05 2048 170 2112 176640 74.1916 27.9443 646.422 825.318 1574.07 1574.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1070 0.001024 1024 50 720 18480 0.757376 8.62867 51.2903 60.7196 60.7744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 730 3.2e-05 1024 190 624 399360 77.4598 27.5098 216.125 825 1146.31 1146.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 490 6.4e-05 4096 125 4176 161280 134.485 55.5889 2254.83 1671.03 4116.1 4116.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1520 0.001024 1024 330 432 16800 0.743424 5.02374 51.3271 57.1372 57.1947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1650 0.000256 4096 240 4848 71760 13.9851 891.728 419.397 1325.15 1325.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1950 0.000256 4096 450 7440 69600 13.9846 1330.12 419.395 1763.55 1763.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1850 0.000128 512 80 576 151680 3.10323 3.51341 42.9623 104.622 154.288 154.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1790 6.4e-05 1024 90 816 302080 17.4785 13.482 179.239 417.52 627.82 627.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1160 6.4e-05 512 280 240 225280 15.8252 6.62528 23.7371 206.418 252.787 252.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 620 6.4e-05 2048 170 2112 174080 74.7564 28.0063 594.022 824.635 1521.61 1521.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1070 0.001024 1024 50 720 18240 0.750496 8.08797 49.9998 58.8815 58.9374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 730 3.2e-05 1024 190 624 389120 78.9362 26.4423 196.39 824.216 1126.19 1126.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 490 6.4e-05 4096 125 4176 158720 133.473 54.9468 2064.39 1649.08 3902.06 3902.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1520 0.001024 1024 330 432 16640 0.741344 4.42896 51.2001 56.4116 56.4706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1650 0.000256 4096 240 4848 71680 13.9735 825.031 418.947 1257.99 1258.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1950 0.000256 4096 450 7440 69440 13.9817 1225.84 418.513 1658.38 1658.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1850 0.000128 512 80 550 152640 3.09862 3.51229 61.8341 104.982 173.514 173.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1790 6.4e-05 1024 90 850 304128 17.4975 13.4928 298.58 419.519 749.196 749.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1160 6.4e-05 512 280 250 236544 15.6491 6.7185 69.642 209.789 301.988 302.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 620 6.4e-05 2048 170 2100 186368 73.5739 28.2997 1026.32 838.576 1966.97 1967.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1070 0.001024 1024 50 700 18720 0.761856 12.9538 51.3143 65.0732 65.1284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 730 3.2e-05 1024 190 600 407552 78.4413 26.8762 375.498 838.549 1319.59 1319.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 490 6.4e-05 4096 125 4200 165376 133.454 55.5904 3525.98 1676.99 5392.18 5392.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1520 0.001024 1024 330 450 16896 0.744736 7.50784 51.3208 59.6153 59.6788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1650 0.000256 4096 240 4850 71968 13.9796 1351.37 419.564 1784.96 1785.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1950 0.000256 4096 450 7450 69792 13.9901 2023.22 419.507 2456.77 2456.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1850 0.000128 512 80 550 152576 3.11514 3.51869 42.5073 104.906 154.131 154.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1790 6.4e-05 1024 90 850 303872 17.4916 13.5025 191.871 419.083 642.051 642.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1160 6.4e-05 512 280 250 235520 15.6413 6.71203 67.7017 209.032 299.278 299.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 620 6.4e-05 2048 170 2100 184320 73.7111 28.2489 645.978 835.145 1583.28 1583.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1070 0.001024 1024 50 700 18688 0.755712 8.35578 51.2843 60.4385 60.4973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 730 3.2e-05 1024 190 600 405504 78.5065 26.8244 289.227 835.158 1229.94 1230.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 490 6.4e-05 4096 125 4200 164864 133.683 55.6206 2228.54 1675.56 4093.57 4093.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1520 0.001024 1024 330 450 16832 0.745856 4.83091 51.2532 56.8729 56.9388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1650 0.000256 4096 240 4850 71936 13.9852 854.153 419.058 1287.24 1287.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1950 0.000256 4096 450 7450 69760 13.9983 1277.14 419.006 1710.19 1710.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1850 0.000128 512 80 550 152448 3.10067 3.51034 35.2678 104.955 146.919 147.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1790 6.4e-05 1024 90 850 303744 17.4716 13.4949 158.09 419.156 608.317 608.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1160 6.4e-05 512 280 250 233472 15.6492 6.68467 69.5731 208.404 300.502 300.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 620 6.4e-05 2048 170 2100 184320 73.322 28.1441 528.86 833.056 1463.57 1463.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1070 0.001024 1024 50 700 18624 0.757184 6.83738 51.2613 58.8965 58.9525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 730 3.2e-05 1024 190 600 399360 78.685 26.7264 259.843 833.07 1198.55 1198.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 490 6.4e-05 4096 125 4200 164352 133.627 55.5727 1818.24 1674.13 3681.74 3681.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1520 0.001024 1024 330 450 16800 0.743392 4.12006 51.2696 56.1777 56.2223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1650 0.000256 4096 240 4850 71904 13.9735 700.972 419.342 1134.33 1134.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1950 0.000256 4096 450 7450 69696 13.9889 1043 419.12 1476.15 1476.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1850 0.000128 512 80 550 152640 3.1232 3.524 58.0194 104.983 169.737 169.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1790 6.4e-05 1024 90 850 304000 17.5679 13.525 280.197 419.612 731.008 731.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1160 6.4e-05 512 280 250 236800 15.7273 6.7335 61.3654 209.791 293.804 293.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 620 6.4e-05 2048 170 2100 185600 74.0133 28.3674 950.512 838.61 1891.7 1891.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1070 0.001024 1024 50 700 18720 0.761856 11.9931 51.3284 64.1265 64.1812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 730 3.2e-05 1024 190 600 407040 78.5764 27.0111 297.36 838.558 1241.72 1241.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 490 6.4e-05 4096 125 4200 165120 134.14 55.7078 3263.9 1677.01 5130.93 5131.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1520 0.001024 1024 330 450 16880 0.745184 6.9591 51.3068 59.0563 59.1114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1650 0.000256 4096 240 4850 71960 13.987 1254.19 419.449 1687.67 1687.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1950 0.000256 4096 450 7450 69800 13.9914 1869.03 419.49 2302.55 2302.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1850 0.000128 512 80 550 152640 3.10659 3.51613 39.7277 104.888 151.323 151.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1790 6.4e-05 1024 90 850 304000 17.5111 13.5163 180.177 418.907 630.215 630.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1160 6.4e-05 512 280 250 235520 15.7948 6.72486 58.3724 209.684 290.762 290.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 620 6.4e-05 2048 170 2100 184320 74.1482 28.3782 607.516 837.715 1547.95 1548.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1070 0.001024 1024 50 700 18640 0.756032 7.63085 51.2371 59.668 59.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 730 3.2e-05 1024 190 600 404480 79.1679 26.9226 235.307 837.68 1179.29 1179.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 490 6.4e-05 4096 125 4200 165120 133.76 55.6605 2096.86 1675.22 3961.66 3961.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1520 0.001024 1024 330 450 16800 0.743424 4.49043 51.2266 56.5012 56.5564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1650 0.000256 4096 240 4850 71920 13.9944 803.399 418.961 1236.4 1236.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1950 0.000256 4096 450 7450 69760 13.9937 1199.69 418.994 1632.73 1632.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1850 0.000128 512 80 550 152400 3.12458 3.5121 33.2186 104.81 144.754 144.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1790 6.4e-05 1024 90 850 303360 17.5592 14.59 150.94 418.557 601.749 601.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1160 6.4e-05 512 280 250 234240 15.7928 6.71414 60.6781 208.748 292.12 292.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 620 6.4e-05 2048 170 2100 184320 73.849 28.3197 506.104 834.43 1442.9 1443.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1070 0.001024 1024 50 700 18600 0.7488 6.42656 51.2402 58.4586 58.5147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 730 3.2e-05 1024 190 600 399360 79.4807 26.8734 202.744 834.284 1143.6 1143.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 490 6.4e-05 4096 125 4200 163200 134.202 55.62 1729.32 1668.89 3588.2 3588.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1520 0.001024 1024 330 450 16800 0.745312 3.86048 51.276 55.9256 55.9857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1650 0.000256 4096 240 4850 71880 13.9757 669.823 420.264 1104.11 1104.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1950 0.000256 4096 450 7450 69720 13.9888 998.017 419.009 1431.06 1431.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1850 0.000128 512 80 550 152320 3.10214 3.51232 29.2728 104.745 140.716 140.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1790 6.4e-05 1024 90 850 304000 17.4876 13.5194 129.518 419.076 579.705 579.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1160 6.4e-05 512 280 250 235520 15.7755 6.71539 60.6529 209.647 292.978 293.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 620 6.4e-05 2048 170 2100 184320 74.0198 28.4713 434.803 838.039 1375.53 1375.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1070 0.001024 1024 50 700 18560 0.753664 5.51488 51.2365 57.5521 57.6082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 730 3.2e-05 1024 190 600 399360 79.7972 26.882 222.882 837.837 1167.62 1167.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 490 6.4e-05 4096 125 4200 163840 133.868 55.5872 1493.4 1675.88 3358.9 3359.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1520 0.001024 1024 330 450 16640 0.741184 3.26176 50.0732 54.1179 54.1803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1650 0.000256 4096 240 4850 71840 13.9858 575.765 419.006 1008.8 1008.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1950 0.000256 4096 450 7450 69600 13.9858 858.747 418.633 1291.41 1291.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1850 0.000128 512 80 550 152640 2.94102 3.51754 73.8997 104.911 185.354 185.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1790 6.4e-05 1024 90 850 304128 17.5198 13.5127 388.211 419.049 838.397 838.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1160 6.4e-05 512 280 250 235008 15.7073 6.72339 50.1634 209.251 282.03 282.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 620 6.4e-05 2048 170 2100 185856 73.6972 28.3462 1301.99 836.44 2240.67 2240.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1070 0.001024 1024 50 700 18672 0.762496 16.848 51.2437 68.8963 68.9541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 730 3.2e-05 1024 190 600 405504 78.53 26.897 406.997 836.381 1349.03 1349.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 490 6.4e-05 4096 125 4200 164352 133.807 55.6524 4407.76 1672.7 6270.08 6270.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1520 0.001024 1024 330 450 16848 0.743456 9.7983 51.2538 61.8385 61.8947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1650 0.000256 4096 240 4850 71952 13.9908 1694.25 419.056 2127.35 2127.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1950 0.000256 4096 450 7450 69792 13.9867 2523.57 419.082 2956.69 2956.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1850 0.000128 512 80 550 152448 3.09664 3.51037 50.4044 104.883 161.98 162.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1790 6.4e-05 1024 90 850 303744 17.4645 13.9349 239.279 418.857 689.639 689.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1160 6.4e-05 512 280 250 233472 15.6284 6.68262 78.6296 208.259 309.383 309.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 620 6.4e-05 2048 170 2100 184320 73.3383 28.1546 803.638 832.497 1737.82 1737.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1070 0.001024 1024 50 700 18624 0.75728 10.2195 51.2409 62.2612 62.3165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 730 3.2e-05 1024 190 600 399360 78.5409 26.7312 252.546 832.341 1190.37 1190.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 490 6.4e-05 4096 125 4200 164352 133.592 55.5852 2741.26 1672.96 4603.56 4603.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1520 0.001024 1024 330 450 16800 0.743968 6.13523 51.2512 58.1723 58.2264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1650 0.000256 4096 240 4850 71904 13.9882 1056.25 419.146 1489.43 1489.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1950 0.000256 4096 450 7450 69696 13.9905 1571.88 418.828 2004.74 2004.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1850 0.000128 512 80 550 152352 3.1064 3.51901 42.2243 104.918 153.852 153.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1790 6.4e-05 1024 90 850 303552 17.5075 13.5745 195.171 418.943 645.297 645.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1160 6.4e-05 512 280 250 230400 15.668 6.65187 81.0655 207.35 310.917 311.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 620 6.4e-05 2048 170 2100 179712 73.8866 28.1399 638.296 828.505 1569.01 1569.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1070 0.001024 1024 50 700 18576 0.747808 8.38307 51.2417 60.4157 60.4726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 730 3.2e-05 1024 190 600 396288 78.395 26.5815 211.351 828.333 1144.88 1145.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 490 6.4e-05 4096 125 4200 163584 133.722 55.5599 2229.85 1669.15 4088.44 4088.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1520 0.001024 1024 330 450 16704 0.738272 4.97677 51.1871 56.9456 57.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1650 0.000256 4096 240 4850 71856 13.9824 863.922 422.415 1300.36 1300.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1950 0.000256 4096 450 7450 69696 13.9913 1287.01 419.113 1720.16 1720.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1850 0.000128 512 80 550 152064 3.10832 3.51037 36.5627 104.92 148.183 148.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1790 6.4e-05 1024 90 850 303360 17.5094 13.4995 166.107 418.928 616.142 616.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1160 6.4e-05 512 280 250 227328 15.6812 6.61917 75.1724 206.502 304.157 304.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 620 6.4e-05 2048 170 2100 178176 73.6523 28.0394 539.79 825.464 1467.14 1467.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1070 0.001024 1024 50 700 18432 0.751616 7.16448 50.0971 58.0569 58.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 730 3.2e-05 1024 190 600 393216 78.2683 26.8338 240.617 825.469 1171.41 1171.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 490 6.4e-05 4096 125 4200 162816 133.469 55.3606 1890.5 1667.38 3746.87 3747.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1520 0.001024 1024 330 450 16704 0.743424 4.28746 51.2945 56.3699 56.4262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1650 0.000256 4096 240 4850 71808 13.9871 733.018 420.932 1167.98 1168.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1950 0.000256 4096 450 7450 69504 13.9823 1092.38 418.951 1525.36 1525.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1850 0.000128 512 80 550 152544 2.9399 3.51859 71.0036 104.875 182.421 182.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1790 6.4e-05 1024 90 850 303968 17.5585 13.5201 356.8 418.906 806.883 806.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1160 6.4e-05 512 280 250 234752 15.7743 6.73024 46.7822 209.254 278.726 278.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 620 6.4e-05 2048 170 2100 184576 74.2413 28.4716 1192.24 836.49 2131.64 2131.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1070 0.001024 1024 50 700 18704 0.759808 15.8083 51.2988 67.9127 67.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 730 3.2e-05 1024 190 600 404992 78.7928 26.9271 373.122 836.429 1315.48 1315.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 490 6.4e-05 4096 125 4200 164864 134.047 55.7097 4063.49 1672.78 5926.18 5926.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1520 0.001024 1024 330 450 16856 0.746048 9.1712 51.2665 61.228 61.2819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1650 0.000256 4096 240 4850 71904 13.9812 1549.89 418.84 1982.75 1982.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1950 0.000256 4096 450 7450 69776 13.9861 2312.04 423.179 2749.24 2749.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1850 0.000128 512 80 550 152544 3.1041 3.51712 49.1138 104.917 160.739 160.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1790 6.4e-05 1024 90 850 303744 17.5112 13.7216 225.05 418.968 675.35 675.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1160 6.4e-05 512 280 250 232960 15.7919 6.72176 31.1492 209.299 263.151 263.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 620 6.4e-05 2048 170 2100 182784 74.448 28.3423 751.12 836.647 1690.75 1690.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1070 0.001024 1024 50 700 18592 0.758784 10.0291 51.2216 62.0521 62.1052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 730 3.2e-05 1024 190 600 401408 79.1282 26.8962 234.698 836.506 1177.44 1177.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 490 6.4e-05 4096 125 4200 164864 133.757 55.6503 2588.19 1673.08 4450.84 4450.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1520 0.001024 1024 330 450 16800 0.746048 5.76717 51.2717 57.828 57.8859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1650 0.000256 4096 240 4850 71792 13.9773 990.833 418.647 1423.5 1423.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1950 0.000256 4096 450 7450 69664 13.9833 1475.87 418.758 1908.65 1908.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1850 0.000128 512 80 550 152208 3.12506 3.52016 40.5414 104.888 152.158 152.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1790 6.4e-05 1024 90 850 303072 17.5597 13.5274 183.682 418.798 633.668 633.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1160 6.4e-05 512 280 250 231168 15.965 6.72637 25.1858 209.619 257.679 257.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 620 6.4e-05 2048 170 2100 182784 74.6051 28.375 610.242 837.486 1550.89 1551.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1070 0.001024 1024 50 700 18480 0.753728 7.9913 50.1159 58.9043 58.9627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 730 3.2e-05 1024 190 600 397824 79.8703 26.9266 195.546 837.431 1139.98 1140.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 490 6.4e-05 4096 125 4200 163968 134.413 55.734 2105.73 1674.75 3970.79 3970.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1520 0.001024 1024 330 450 16632 0.742144 4.89462 50.0901 55.7694 55.8263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1650 0.000256 4096 240 4850 71736 13.9804 811.922 418.878 1244.83 1244.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1950 0.000256 4096 450 7450 69552 13.9827 1209.78 418.8 1642.61 1642.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1850 0.000128 512 80 550 152320 3.10243 3.50771 35.947 104.933 147.573 147.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1790 6.4e-05 1024 90 850 302848 17.4793 13.4984 165.187 418.915 615.179 615.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1160 6.4e-05 512 280 250 229376 15.6708 6.6392 69.4999 207.242 299.237 299.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 620 6.4e-05 2048 170 2100 179200 73.8274 27.9324 542.242 828.092 1472.28 1472.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1070 0.001024 1024 50 700 18368 0.747584 7.01651 50.0424 57.8513 57.9095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 730 3.2e-05 1024 190 600 387072 79.6007 26.5148 172.924 827.832 1107.1 1107.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 490 6.4e-05 4096 125 4200 164864 133.494 55.6114 1910.8 1675.23 3775.3 3775.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1520 0.001024 1024 330 450 16576 0.742432 4.13491 50.0934 55.0139 55.0728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1650 0.000256 4096 240 4850 71680 13.9821 730.841 418.928 1163.8 1163.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1950 0.000256 4096 450 7450 69440 13.9817 1089.27 418.536 1521.83 1521.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1850 0.000128 512 80 550 152576 2.93274 3.51949 68.2621 104.904 179.704 179.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1790 6.4e-05 1024 90 850 303872 17.5121 13.4973 350.806 418.993 800.914 801.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1160 6.4e-05 512 280 250 235520 15.6022 6.70582 47.4172 208.923 278.83 278.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 620 6.4e-05 2048 170 2100 184320 73.7112 28.4373 1175.15 835.13 2112.63 2112.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1070 0.001024 1024 50 700 18688 0.75728 15.0769 51.286 67.1633 67.2204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 730 3.2e-05 1024 190 600 405504 78.3258 26.8228 364.318 835.066 1304.76 1304.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 490 6.4e-05 4096 125 4200 164864 133.658 55.5868 4004.66 1675.56 5869.63 5869.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1520 0.001024 1024 330 450 16832 0.747264 8.72624 51.2538 60.7709 60.8297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1650 0.000256 4096 240 4850 71936 13.9857 1496.09 419.054 1929.18 1929.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1950 0.000256 4096 450 7450 69760 13.9946 2224.06 419.002 2657.11 2657.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1850 0.000128 512 80 550 152320 3.11043 3.51232 49.3756 104.777 160.86 160.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1790 6.4e-05 1024 90 850 303616 17.5076 13.7134 226.679 419.083 677.087 677.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1160 6.4e-05 512 280 250 233472 15.7075 6.704 30.7576 208.975 262.332 262.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 620 6.4e-05 2048 170 2100 184320 73.7192 28.2658 759.683 835.317 1697.18 1697.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1070 0.001024 1024 50 700 18560 0.753664 9.32909 51.1986 61.3248 61.3786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 730 3.2e-05 1024 190 600 401408 78.8367 26.827 233.573 835.15 1174.61 1174.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 490 6.4e-05 4096 125 4200 163840 133.735 55.5405 2586.6 1670.43 4446.47 4446.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1520 0.001024 1024 330 450 16768 0.742272 5.80074 51.254 57.8421 57.8947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1650 0.000256 4096 240 4850 71808 13.9791 974.948 418.888 1407.86 1407.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1950 0.000256 4096 450 7450 69632 13.9851 1453.64 418.658 1886.33 1886.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1850 0.000128 512 80 550 152064 3.11101 3.50637 42.3612 104.903 153.971 154.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1790 6.4e-05 1024 90 850 303360 17.49 13.5145 193.069 418.828 643.006 643.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1160 6.4e-05 512 280 250 227328 15.673 6.61706 25.499 206.542 254.521 254.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 620 6.4e-05 2048 170 2100 178176 73.657 27.9081 620.686 825.196 1547.64 1547.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1070 0.001024 1024 50 700 18432 0.751616 7.80986 50.0837 58.688 58.7431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 730 3.2e-05 1024 190 600 393216 78.191 26.4449 195.063 824.918 1124.84 1125.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 490 6.4e-05 4096 125 4200 162816 133.522 55.372 2164.7 1667.26 4021.02 4021.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1520 0.001024 1024 330 450 16704 0.74544 4.92342 51.2721 56.9853 57.0429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1650 0.000256 4096 240 4850 71808 13.9837 804.921 419.406 1238.36 1238.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1950 0.000256 4096 450 7450 69504 13.9776 1189.34 422.011 1625.37 1625.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1850 0.000128 512 80 550 152064 3.11466 3.51475 37.5636 104.681 148.957 149.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1790 6.4e-05 1024 90 850 302080 17.4697 13.4896 169.668 417.832 618.558 618.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1160 6.4e-05 512 280 250 229376 15.9457 6.71302 23.0792 209.138 255.06 255.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 620 6.4e-05 2048 170 2100 180224 74.6892 28.2788 553.833 835.544 1492.53 1492.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1070 0.001024 1024 50 700 18432 0.75312 6.74595 51.1937 58.7357 58.7917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 730 3.2e-05 1024 190 600 393216 80.0999 26.8251 178.826 835.231 1121.2 1121.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 490 6.4e-05 4096 125 4200 163840 133.743 55.5544 1935.38 1671.54 3796.38 3796.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1520 0.001024 1024 330 450 16640 0.744704 4.3408 51.2515 56.3787 56.4342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1650 0.000256 4096 240 4850 71680 13.9806 701.375 418.662 1134.06 1134.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1950 0.000256 4096 450 7450 69376 13.9674 1038.99 417.926 1470.92 1470.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1850 0.000128 512 80 550 152496 2.93846 3.51843 73.0765 104.95 184.564 184.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1790 6.4e-05 1024 90 850 303840 17.5592 13.5229 356.328 419.183 806.693 806.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1160 6.4e-05 512 280 250 235008 15.6488 6.71664 47.5459 208.93 279.022 279.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 620 6.4e-05 2048 170 2100 184320 73.846 28.3116 1202.34 835.158 2139.83 2139.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1070 0.001024 1024 50 700 18648 0.75136 15.532 51.2672 67.594 67.6498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 730 3.2e-05 1024 190 600 405504 78.4148 26.865 368.981 835.084 1309.56 1309.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 490 6.4e-05 4096 125 4200 164736 134.001 55.6965 4141.75 1677.01 6008.61 6008.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1520 0.001024 1024 330 450 16848 0.745696 9.00394 51.9429 61.7385 61.7939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1650 0.000256 4096 240 4850 71928 13.9914 1595.42 419.41 2028.87 2028.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1950 0.000256 4096 450 7450 69768 13.9909 2377.32 419.445 2810.81 2810.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1850 0.000128 512 80 550 152352 3.11245 3.51642 54.8165 104.915 166.443 166.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1790 6.4e-05 1024 90 850 303552 17.5116 13.7521 252.714 418.933 703.011 703.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1160 6.4e-05 512 280 250 230400 15.6541 6.65693 33.6052 207.262 263.364 263.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 620 6.4e-05 2048 170 2100 179712 73.9112 28.0309 836.696 828.496 1767.32 1767.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1070 0.001024 1024 50 700 18576 0.74848 10.77 51.2453 62.8064 62.8615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 730 3.2e-05 1024 190 600 396288 78.4486 26.5812 258.236 828.313 1191.8 1191.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 490 6.4e-05 4096 125 4200 163584 133.73 55.552 2932.18 1669.16 4790.78 4790.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1520 0.001024 1024 330 450 16704 0.746624 6.36963 51.1833 58.3399 58.3955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1650 0.000256 4096 240 4850 71856 13.9825 1135.88 422.961 1572.87 1572.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1950 0.000256 4096 450 7450 69696 13.9858 1692.34 419.097 2125.47 2125.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1850 0.000128 512 80 550 152064 3.11984 3.51632 46.6887 104.861 158.269 158.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1790 6.4e-05 1024 90 850 303264 17.5577 14.342 208.379 418.612 658.986 659.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1160 6.4e-05 512 280 250 235008 15.6689 6.72358 28.1032 208.839 259.517 259.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 620 6.4e-05 2048 170 2100 179712 74.9493 28.3335 689.467 834.832 1627.77 1627.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1070 0.001024 1024 50 700 18360 0.747456 8.96403 49.9901 59.746 59.8001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 730 3.2e-05 1024 190 600 400896 79.0357 26.8657 216.204 834.519 1156.84 1157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 490 6.4e-05 4096 125 4200 162432 134.353 55.6493 2398.47 1669.39 4258.03 4258.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1520 0.001024 1024 330 450 16632 0.74144 5.36781 51.187 57.3399 57.3946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1650 0.000256 4096 240 4850 71712 13.9776 932.778 418.744 1365.54 1365.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1950 0.000256 4096 450 7450 69552 13.9756 1392.17 418.681 1824.87 1824.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1850 0.000128 512 80 550 151488 3.10272 3.51232 43.0469 104.704 154.454 154.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1790 6.4e-05 1024 90 850 302976 17.5022 13.5066 199.009 419.432 649.551 649.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1160 6.4e-05 512 280 250 221184 15.7679 6.57789 25.6512 204.425 252.603 252.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 620 6.4e-05 2048 170 2100 175104 73.3024 27.7499 635.466 817.116 1553.83 1553.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1070 0.001024 1024 50 700 18432 0.74144 8.67664 51.267 60.7266 60.7841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 730 3.2e-05 1024 190 600 387072 77.7949 26.3195 197.664 816.75 1118.74 1118.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 490 6.4e-05 4096 125 4200 161280 133.097 55.146 2242.42 1658.76 4089.6 4089.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1520 0.001024 1024 330 450 16416 0.736352 4.95824 49.961 55.6992 55.7584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1650 0.000256 4096 240 4850 71712 13.9793 878.051 419.361 1311.44 1311.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1950 0.000256 4096 450 7450 69408 13.9735 1304.87 418.634 1737.53 1737.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1850 0.000128 512 80 550 151920 3.12371 3.52256 41.3534 104.761 152.848 152.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1790 6.4e-05 1024 90 850 302400 17.5349 13.6426 181.833 418.018 631.132 631.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1160 6.4e-05 512 280 250 230400 15.9322 6.72499 24.5498 209.226 256.62 256.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 620 6.4e-05 2048 170 2100 184320 73.8532 28.358 613.965 835.924 1552.29 1552.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1070 0.001024 1024 50 700 18360 0.755616 7.88387 51.2609 59.943 60.0004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 730 3.2e-05 1024 190 600 391680 80.503 26.8938 188.165 835.455 1131.23 1131.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 490 6.4e-05 4096 125 4200 161280 134.766 55.6739 2053.9 1671.65 3916.15 3916.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1520 0.001024 1024 330 450 16560 0.743424 5.00531 51.3087 57.0999 57.1568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1650 0.000256 4096 240 4850 71640 13.9787 805.346 419.398 1238.77 1238.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1950 0.000256 4096 450 7450 69480 14.0023 1200.14 419.451 1633.64 1633.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1850 0.000128 512 80 550 152640 2.93517 3.51846 71.6206 104.914 183.075 183.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1790 6.4e-05 1024 90 850 304000 17.5304 13.5143 347.211 419.031 797.392 797.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1160 6.4e-05 512 280 250 235520 15.7295 6.72678 46.8451 209.626 279.118 279.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 620 6.4e-05 2048 170 2100 184320 74.137 28.4733 1168.7 837.942 2109.45 2109.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1070 0.001024 1024 50 700 18640 0.757248 14.7452 51.2447 66.7912 66.8464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 730 3.2e-05 1024 190 600 404480 78.7986 28.2393 360.52 837.844 1305.62 1305.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 490 6.4e-05 4096 125 4200 165120 133.695 55.6837 4021.51 1676.32 5887.38 5887.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1520 0.001024 1024 330 450 16800 0.743424 8.61184 51.2285 60.626 60.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1650 0.000256 4096 240 4850 71920 13.9896 1540 422.42 1976.46 1976.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1950 0.000256 4096 450 7450 69760 13.9858 2298.5 419.1 2731.63 2731.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1850 0.000128 512 80 550 152320 3.10282 3.51555 54.001 104.855 165.559 165.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1790 6.4e-05 1024 90 850 304000 17.4803 13.4988 239.005 419.522 689.612 689.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1160 6.4e-05 512 280 250 235520 15.7116 6.7113 32.1585 209.871 264.643 264.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 620 6.4e-05 2048 170 2100 184320 74.0356 28.3292 802.102 838.925 1743.58 1743.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1070 0.001024 1024 50 700 18560 0.761696 9.96605 51.2675 62.038 62.0954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 730 3.2e-05 1024 190 600 399360 79.5928 26.8882 244.082 838.71 1189.49 1189.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 490 6.4e-05 4096 125 4200 163840 133.924 55.6056 2731.73 1677.8 4599.22 4599.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1520 0.001024 1024 330 450 16640 0.738848 5.81418 50.0938 56.69 56.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1650 0.000256 4096 240 4850 71840 13.9864 1054.69 419.55 1488.28 1488.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1950 0.000256 4096 450 7450 69600 13.9821 1569.3 419.052 2002.39 2002.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1850 0.000128 512 80 550 152160 3.10272 3.51654 45.2895 104.911 156.904 156.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1790 6.4e-05 1024 90 850 303360 17.504 13.6641 201.964 418.789 652.023 652.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1160 6.4e-05 512 280 250 230400 15.5446 6.62746 27.0593 206.295 255.708 255.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 620 6.4e-05 2048 170 2100 176640 74.1987 27.9323 653.993 824.834 1581.15 1581.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1070 0.001024 1024 50 700 18480 0.75632 8.54179 51.2415 60.5827 60.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 730 3.2e-05 1024 190 600 384000 79.7223 26.4711 199.61 824.294 1130.31 1130.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 490 6.4e-05 4096 125 4200 161280 134.443 55.5889 2317.43 1670.23 4177.85 4177.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1520 0.001024 1024 330 450 16560 0.7424 5.22326 50.0676 56.0748 56.1305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1650 0.000256 4096 240 4850 71760 13.9895 912.966 419.049 1346.05 1346.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1950 0.000256 4096 450 7450 69600 13.9891 1363.17 421.886 1799.09 1799.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1850 0.000128 512 80 550 151680 3.1192 3.50992 42.1174 104.746 153.577 153.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1790 6.4e-05 1024 90 850 302080 17.4746 13.5256 185.928 418.012 635.042 635.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1160 6.4e-05 512 280 250 225280 15.8246 6.62118 24.3342 206.647 253.611 253.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 620 6.4e-05 2048 170 2100 174080 74.7767 28.0273 593.217 825.607 1521.82 1521.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1070 0.001024 1024 50 700 18240 0.751616 7.84179 50.0012 58.6382 58.6952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 730 3.2e-05 1024 190 600 389120 78.9148 26.4376 186.891 825.18 1117.65 1117.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 490 6.4e-05 4096 125 4200 158720 133.441 54.9618 2081.86 1651.63 3922.06 3922.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1520 0.001024 1024 330 450 16320 0.739264 4.60109 49.8786 55.2609 55.3183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1650 0.000256 4096 240 4850 71680 13.9878 828.231 419.447 1261.71 1261.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1950 0.000256 4096 450 7450 69440 13.9878 1234.93 419.063 1668.03 1668.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1850 0.000128 512 80 550 151200 3.09818 3.51437 42.2242 104.584 153.508 153.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1790 6.4e-05 1024 90 850 302400 17.5574 13.5885 177.691 419.414 628.357 628.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1160 6.4e-05 512 280 250 230400 15.5459 6.62912 24.3419 206.699 253.407 253.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 620 6.4e-05 2048 170 2100 179200 73.5531 28.1187 585.778 825.833 1513.48 1513.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1070 0.001024 1024 50 700 18000 0.743456 7.72915 49.7849 58.3011 58.3632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 730 3.2e-05 1024 190 600 384000 79.7738 26.4764 177.005 825.305 1108.78 1108.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 490 6.4e-05 4096 125 4200 160000 132.796 55.0276 2024.35 1651.46 3863.8 3863.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1520 0.001024 1024 330 450 16400 0.745248 4.69402 50.0893 55.5723 55.6284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1650 0.000256 4096 240 4850 71600 13.9819 798.528 419.447 1232.01 1232.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1950 0.000256 4096 450 7450 69200 13.9653 1192.66 418.2 1624.87 1624.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1850 0.000128 512 80 540 152832 3.09898 3.51232 58.27 104.878 169.843 169.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1790 6.4e-05 1024 90 840 304000 17.4919 13.4988 275.588 419.329 726.011 726.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1160 6.4e-05 512 280 240 246784 15.0841 6.71318 66.1056 209.584 297.682 297.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 620 6.4e-05 2048 170 2100 187392 73.3091 28.2951 950.675 837.91 1890.38 1890.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1070 0.001024 1024 50 720 18688 0.75824 12.0975 51.267 64.1658 64.2195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 730 3.2e-05 1024 190 600 389120 81.2446 26.8831 320.309 837.749 1266.41 1266.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 490 6.4e-05 4096 125 4200 164352 133.896 55.5784 3226.33 1675.38 5091.35 5091.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1520 0.001024 1024 330 480 16704 0.749728 7.27859 51.2652 59.338 59.3879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1650 0.000256 4096 240 4860 71968 13.9982 1247 419.315 1680.36 1680.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1950 0.000256 4096 450 7440 69824 13.9817 1854.08 419.247 2287.35 2287.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1850 0.000128 512 80 540 152832 3.11645 3.51232 38.2348 104.897 149.846 149.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1790 6.4e-05 1024 90 840 303872 17.4958 15.1982 181.086 418.96 632.839 632.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1160 6.4e-05 512 280 240 245760 15.0773 6.70515 64.5884 209.012 295.574 295.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 620 6.4e-05 2048 170 2100 186368 73.2636 28.4447 619.363 835.112 1556.38 1556.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1070 0.001024 1024 50 720 18624 0.75584 7.86928 51.2207 59.8901 59.9443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 730 3.2e-05 1024 190 600 385024 81.3093 26.8227 257.462 835.054 1200.86 1201.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 490 6.4e-05 4096 125 4200 163840 134.081 55.5937 2097.13 1675.44 3962.41 3962.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1520 0.001024 1024 330 480 16640 0.749568 4.74317 51.2305 56.769 56.8286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1650 0.000256 4096 240 4860 71936 13.9888 809.824 419.094 1242.95 1243.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1950 0.000256 4096 450 7440 69760 13.9798 1204.83 418.922 1637.78 1637.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1850 0.000128 512 80 540 152640 3.10339 3.51027 31.7863 104.882 143.365 143.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1790 6.4e-05 1024 90 840 303744 17.4742 13.4922 147.901 418.864 597.835 597.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1160 6.4e-05 512 280 240 242688 15.136 6.67949 65.5284 208.256 295.794 295.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 620 6.4e-05 2048 170 2100 184320 73.3378 28.1523 495.376 832.469 1429.53 1429.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1070 0.001024 1024 50 720 18624 0.755424 6.65414 51.2693 58.7211 58.7753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 730 3.2e-05 1024 190 600 380928 81.5293 26.7284 236.636 832.361 1177.48 1177.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 490 6.4e-05 4096 125 4200 162816 134.064 55.5848 1688.87 1672.99 3551.67 3551.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1520 0.001024 1024 330 480 16608 0.74176 4.06726 51.2261 56.078 56.1197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1650 0.000256 4096 240 4860 71904 14.0019 657.926 419.135 1091.11 1091.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1950 0.000256 4096 450 7440 69696 13.9837 974.205 418.768 1407 1407.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1850 0.000128 512 80 540 152576 3.11075 3.51443 27.9313 104.862 139.502 139.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1790 6.4e-05 1024 90 840 303616 17.5108 13.5026 127.587 419.432 578.135 578.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1160 6.4e-05 512 280 240 245760 15.0726 6.70355 66.3152 209.133 297.415 297.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 620 6.4e-05 2048 170 2100 184320 73.7372 28.3604 429.958 836.002 1368.24 1368.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1070 0.001024 1024 50 720 18560 0.755712 5.6895 51.2508 57.7388 57.7923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 730 3.2e-05 1024 190 600 385024 81.9762 26.9578 473.378 835.843 1418.37 1418.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 490 6.4e-05 4096 125 4200 161792 134.271 55.5426 1456.36 1671.78 3318.12 3318.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1520 0.001024 1024 330 480 16512 0.741184 3.54464 50.1048 54.4485 54.4952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1650 0.000256 4096 240 4860 71808 13.9837 569.045 419.139 1002.21 1002.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1950 0.000256 4096 450 7440 69632 13.9836 844.02 418.951 1277 1277.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1850 0.000128 512 80 540 152800 2.94285 3.52282 71.1297 104.89 182.568 182.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1790 6.4e-05 1024 90 840 303840 17.5613 13.5213 386.932 418.956 837.074 837.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1160 6.4e-05 512 280 240 247040 15.0637 6.72947 92.3808 209.592 323.954 324.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 620 6.4e-05 2048 170 2100 186880 73.6478 28.4846 1312.56 837.803 2252.69 2252.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1070 0.001024 1024 50 720 18680 0.759328 17.2892 51.3459 69.4383 69.4907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 730 3.2e-05 1024 190 600 389120 81.2461 26.9441 399.371 837.757 1345.54 1345.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 490 6.4e-05 4096 125 4200 164480 134.319 55.7097 4412.57 1675.44 6278.21 6278.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1520 0.001024 1024 330 480 16720 0.745472 10.2685 51.2984 62.3567 62.4139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1650 0.000256 4096 240 4860 71960 13.9928 1697.92 419.122 2131.08 2131.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1950 0.000256 4096 450 7440 69800 13.9794 2521.41 419.037 2954.47 2954.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1850 0.000128 512 80 540 152800 3.10272 3.51437 49.1014 105.006 160.809 160.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1790 6.4e-05 1024 90 840 303680 17.5218 13.5295 238.821 419.373 689.347 689.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1160 6.4e-05 512 280 240 245760 15.1042 6.72694 87.5285 209.805 319.349 319.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 620 6.4e-05 2048 170 2100 186880 73.5559 28.3144 816.772 838.63 1757.46 1757.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1070 0.001024 1024 50 720 18640 0.758752 10.7151 51.2901 62.8073 62.8617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 730 3.2e-05 1024 190 600 389120 81.2171 26.9148 324.866 838.523 1271.74 1271.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 490 6.4e-05 4096 125 4200 163840 134.11 55.6641 2736.46 1677.07 4603.47 4603.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1520 0.001024 1024 330 480 16640 0.744256 6.38678 51.2686 58.4414 58.4956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1650 0.000256 4096 240 4860 71920 13.994 1058.48 419.481 1492 1492.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1950 0.000256 4096 450 7440 69760 13.9779 1572.29 419.386 2005.71 2005.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1850 0.000128 512 80 540 152640 3.12413 3.51712 41.0298 104.834 152.587 152.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1790 6.4e-05 1024 90 840 303360 17.5548 13.5232 194.854 418.626 644.662 644.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1160 6.4e-05 512 280 240 245760 15.0516 6.71914 84.613 208.784 315.357 315.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 620 6.4e-05 2048 170 2100 184320 73.8659 28.3546 657.338 834.572 1594.33 1594.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1070 0.001024 1024 50 720 18600 0.7504 8.704 51.2699 60.7679 60.8231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 730 3.2e-05 1024 190 600 384000 81.4913 26.8768 273.66 834.45 1216.7 1216.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 490 6.4e-05 4096 125 4200 163200 134.125 55.636 2227.97 1669.62 4087.52 4087.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1520 0.001024 1024 330 480 16560 0.739744 5.29517 51.1933 57.2705 57.3256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1650 0.000256 4096 240 4860 71880 13.9904 865.294 419.115 1298.45 1298.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1950 0.000256 4096 450 7440 69720 13.9844 1285.15 419.665 1718.84 1718.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1850 0.000128 512 80 540 152320 3.10656 3.50563 35.4394 104.851 146.987 147.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1790 6.4e-05 1024 90 840 303360 17.4886 13.5005 164.94 419.516 615.547 615.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1160 6.4e-05 512 280 240 245760 15.089 6.71574 87.9802 209.867 319.842 319.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 620 6.4e-05 2048 170 2100 184320 73.9952 28.4307 555.545 838.916 1497.08 1497.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1070 0.001024 1024 50 720 18560 0.755712 7.47165 51.2938 59.5645 59.6203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 730 3.2e-05 1024 190 600 389120 81.0437 26.8845 307.366 838.718 1254.23 1254.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 490 6.4e-05 4096 125 4200 163840 133.896 55.5923 1896.82 1678.43 3764.91 3765.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1520 0.001024 1024 330 480 16480 0.739328 4.64358 50.1186 55.5446 55.6079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1650 0.000256 4096 240 4860 71840 13.993 734.293 419.511 1167.84 1167.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1950 0.000256 4096 450 7440 69600 13.9754 1088.51 420.727 1523.26 1523.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1850 0.000128 512 80 540 152832 2.93478 3.51866 68.9791 105.01 180.525 180.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1790 6.4e-05 1024 90 840 303936 17.5278 13.5393 356.224 419.455 806.849 806.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1160 6.4e-05 512 280 240 245760 15.0809 6.7215 48.9237 209.452 280.361 280.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 620 6.4e-05 2048 170 2100 185856 73.6482 28.3721 1202.87 837.506 2142.58 2142.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1070 0.001024 1024 50 720 18672 0.763648 16.126 51.295 68.2282 68.2857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 730 3.2e-05 1024 190 600 387072 81.3021 26.8923 366.254 837.226 1311.89 1312.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 490 6.4e-05 4096 125 4200 163584 134.165 55.6519 4035.04 1674.34 5899.37 5899.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1520 0.001024 1024 330 480 16704 0.746816 9.58259 51.3134 61.6868 61.7413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1650 0.000256 4096 240 4860 71952 13.9943 1556.11 419.528 1989.68 1989.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1950 0.000256 4096 450 7440 69792 13.9811 2310.12 419.434 2743.58 2743.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1850 0.000128 512 80 540 152640 3.10477 3.5089 47.3556 104.883 158.936 159.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1790 6.4e-05 1024 90 840 303744 17.4511 13.4925 222.73 418.865 672.641 672.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1160 6.4e-05 512 280 240 242688 15.0738 6.68598 41.247 208.257 271.449 271.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 620 6.4e-05 2048 170 2100 184320 73.3588 28.1932 748.535 832.495 1682.77 1682.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1070 0.001024 1024 50 720 18624 0.755584 10.1975 51.2737 62.2702 62.3223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 730 3.2e-05 1024 190 600 380928 81.342 26.7225 230.578 832.378 1171.23 1171.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 490 6.4e-05 4096 125 4200 162816 134.09 55.5969 2522.79 1673.63 4386.27 4386.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1520 0.001024 1024 330 480 16608 0.74032 6.12563 51.2268 58.1373 58.1919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1650 0.000256 4096 240 4860 71904 13.9992 981.18 419.234 1414.46 1414.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1950 0.000256 4096 450 7440 69696 13.9796 1454.82 418.772 1887.62 1887.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1850 0.000128 512 80 540 152640 3.1111 3.51408 39.2682 104.992 150.972 151.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1790 6.4e-05 1024 90 840 303552 17.5175 13.5086 181.649 419.236 632.022 632.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1160 6.4e-05 512 280 240 239616 15.1602 6.65459 74.3912 207.508 303.903 304.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 620 6.4e-05 2048 170 2100 179712 73.8963 28.0412 596.207 829.092 1527.43 1527.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1070 0.001024 1024 50 720 18576 0.750336 8.11606 51.2964 60.2071 60.2644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 730 3.2e-05 1024 190 600 377856 81.1844 26.5715 187.905 828.916 1124.79 1124.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 490 6.4e-05 4096 125 4200 161280 134.436 55.5643 2056.29 1670.57 3917.03 3917.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1520 0.001024 1024 330 480 16560 0.741632 4.96013 51.2437 56.991 57.0448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1650 0.000256 4096 240 4860 71856 13.996 808.766 419.432 1242.24 1242.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1950 0.000256 4096 450 7440 69696 13.9843 1199.79 419.347 1633.17 1633.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1850 0.000128 512 80 540 152448 3.10925 3.51046 34.6199 104.818 146.144 146.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1790 6.4e-05 1024 90 840 303360 17.4867 13.6164 163.414 418.466 613.085 613.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1160 6.4e-05 512 280 240 239616 14.9775 6.61744 70.6452 206.258 298.683 298.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 620 6.4e-05 2048 170 2100 178176 73.646 28.1307 534.901 824.468 1461.34 1461.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1070 0.001024 1024 50 720 18432 0.756256 7.03898 50.0858 57.9234 57.9811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 730 3.2e-05 1024 190 600 368640 82.1592 26.4397 227.764 824.211 1160.79 1160.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 490 6.4e-05 4096 125 4200 159744 134.355 55.3727 1836.47 1665.21 3691.58 3691.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1520 0.001024 1024 330 480 16512 0.741376 4.54656 51.2222 56.5533 56.6074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1650 0.000256 4096 240 4860 71808 13.9878 726.302 419.117 1159.45 1159.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1950 0.000256 4096 450 7440 69504 13.9674 1078.25 418.248 1510.52 1510.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1850 0.000128 512 80 540 152640 3.1072 3.51478 31.0965 104.896 142.701 142.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1790 6.4e-05 1024 90 840 303360 17.5124 13.5087 142.127 418.733 591.982 592.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1160 6.4e-05 512 280 240 238080 15.0891 6.62528 72.518 206.263 300.683 300.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 620 6.4e-05 2048 170 2100 176640 74.1697 28.0166 460.937 824.478 1387.79 1387.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1070 0.001024 1024 50 720 18480 0.75776 6.41843 51.2704 58.4892 58.5462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 730 3.2e-05 1024 190 600 368640 82.1824 26.6482 215.761 824.191 1149 1149.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 490 6.4e-05 4096 125 4200 161280 134.459 55.5912 1614.74 1669.37 3474.33 3474.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1520 0.001024 1024 330 480 16320 0.736672 3.67222 49.9791 54.4292 54.4852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1650 0.000256 4096 240 4860 71760 13.9925 631.771 419.057 1064.87 1064.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1950 0.000256 4096 450 7440 69600 13.9851 937.905 418.966 1370.9 1370.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1850 0.000128 512 80 540 152768 3.03066 3.51936 65.4014 104.98 177.011 177.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1790 6.4e-05 1024 90 840 303744 17.5737 13.5133 337.563 419.471 788.222 788.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1160 6.4e-05 512 280 240 245504 15.1221 6.73062 48.0236 209.461 279.524 279.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 620 6.4e-05 2048 170 2100 186368 73.7025 28.394 1149.18 837.283 2088.75 2088.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1070 0.001024 1024 50 720 18648 0.758272 14.8337 51.2793 66.9139 66.9671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 730 3.2e-05 1024 190 600 387072 81.442 26.9783 342.639 837.272 1288.55 1288.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 490 6.4e-05 4096 125 4200 163968 134.262 55.7033 3869.27 1674.6 5734.01 5734.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1520 0.001024 1024 330 480 16688 0.748896 9.02758 51.2983 61.1178 61.1739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1650 0.000256 4096 240 4860 71904 13.9855 1490.74 419.308 1924.08 1924.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1950 0.000256 4096 450 7440 69776 13.9837 2215.24 424.085 2653.35 2653.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1850 0.000128 512 80 540 152768 3.11251 3.51622 45.687 104.914 157.317 157.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1790 6.4e-05 1024 90 840 303744 17.5029 13.5129 214.166 418.972 664.256 664.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1160 6.4e-05 512 280 240 243712 15.1992 6.72768 30.6388 209.3 262.052 262.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 620 6.4e-05 2048 170 2100 186368 73.569 28.3368 728.269 836.636 1667.01 1667.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1070 0.001024 1024 50 720 18592 0.761696 9.65626 51.2504 61.7138 61.7696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 730 3.2e-05 1024 190 600 387072 81.342 27.166 217.833 836.494 1163.05 1163.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 490 6.4e-05 4096 125 4200 163072 134.306 55.6692 2437.71 1673.05 4300.92 4301.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1520 0.001024 1024 330 480 16576 0.746528 5.8112 51.1995 57.7998 57.8562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1650 0.000256 4096 240 4860 71792 13.9946 945.951 418.716 1378.71 1378.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1950 0.000256 4096 450 7440 69664 13.9779 1404.6 418.684 1837.31 1837.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1850 0.000128 512 80 540 152544 3.12115 3.52086 38.5131 104.804 150.043 150.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1790 6.4e-05 1024 90 840 303072 17.5732 13.527 179.171 418.433 628.809 628.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1160 6.4e-05 512 280 240 241920 15.3447 6.73434 26.2447 209.44 257.949 258.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 620 6.4e-05 2048 170 2100 182784 74.6373 28.37 597.494 836.776 1537.46 1537.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1070 0.001024 1024 50 720 18480 0.758304 8.12077 51.1716 60.0946 60.1501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 730 3.2e-05 1024 190 600 387072 81.3756 26.9251 190.473 836.561 1135.55 1135.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 490 6.4e-05 4096 125 4200 163968 134.415 55.7392 2063.62 1673.33 3927.27 3927.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1520 0.001024 1024 330 480 16464 0.742496 4.90534 50.0755 55.7667 55.8241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1650 0.000256 4096 240 4860 71736 13.9843 797.98 418.597 1230.61 1230.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1950 0.000256 4096 450 7440 69552 13.9788 1183.06 418.391 1615.47 1615.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1850 0.000128 512 80 540 152320 3.10157 3.51034 33.6663 104.829 145.191 145.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1790 6.4e-05 1024 90 840 302848 17.4916 13.6705 157.033 418.513 606.811 606.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1160 6.4e-05 512 280 240 236544 15.2588 6.63552 63.9972 206.945 293.021 293.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 620 6.4e-05 2048 170 2100 179200 73.8518 28.0256 519.166 827.238 1448.49 1448.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1070 0.001024 1024 50 720 18368 0.747424 7.06877 50.047 57.9039 57.9572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 730 3.2e-05 1024 190 600 372736 81.8723 26.5114 163.377 826.939 1098.92 1099.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 490 6.4e-05 4096 125 4200 161280 134.518 55.6181 1788.19 1673.48 3651.97 3652.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1520 0.001024 1024 330 480 16352 0.73888 4.25731 50.0016 55.0407 55.0969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1650 0.000256 4096 240 4860 71680 13.9878 699.212 418.57 1131.81 1131.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1950 0.000256 4096 450 7440 69440 13.9759 1037.37 418.044 1469.44 1469.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1850 0.000128 512 80 540 152320 3.13274 3.51984 30.3049 104.82 141.862 141.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1790 6.4e-05 1024 90 840 302400 17.5672 13.5271 138.894 418.337 588.429 588.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1160 6.4e-05 512 280 240 232960 15.188 6.59142 65.5967 204.776 292.338 292.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 620 6.4e-05 2048 170 2100 179200 72.8984 27.7176 457.492 818.538 1376.84 1376.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1070 0.001024 1024 50 720 18200 0.74096 6.23526 49.9235 56.9417 56.9977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 730 3.2e-05 1024 190 600 358400 82.7674 26.3168 141.217 818.179 1068.69 1068.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 490 6.4e-05 4096 125 4200 161280 133.904 55.3012 1581.34 1660.95 3431.65 3431.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1520 0.001024 1024 330 480 16240 0.7368 3.65734 49.9444 54.3796 54.4363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1650 0.000256 4096 240 4860 71680 13.9793 617.998 420.649 1052.67 1052.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1950 0.000256 4096 450 7440 69440 13.9839 916.992 418.743 1349.76 1349.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1850 0.000128 512 80 540 152832 2.94502 3.5167 64.6087 104.985 176.139 176.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1790 6.4e-05 1024 90 840 303872 17.5087 13.4952 323.029 419.309 773.444 773.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1160 6.4e-05 512 280 240 245760 15.0001 6.70874 46.5513 209.081 277.523 277.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 620 6.4e-05 2048 170 2100 186368 73.2523 28.3366 1091.31 835.759 2028.85 2028.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1070 0.001024 1024 50 720 18624 0.756128 14.0774 51.2503 66.1276 66.1832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 730 3.2e-05 1024 190 600 385024 81.2407 26.8398 326.198 835.685 1270.18 1270.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 490 6.4e-05 4096 125 4200 163840 134.043 55.5909 3639.97 1676.82 5506.59 5506.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1520 0.001024 1024 330 480 16640 0.742432 8.63078 51.2433 60.6597 60.7165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1650 0.000256 4096 240 4860 71936 13.9887 1361.37 419.441 1794.85 1794.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1950 0.000256 4096 450 7440 69760 13.9807 2021.74 419.269 2455.04 2455.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1850 0.000128 512 80 540 152576 3.1208 3.51168 46.3346 104.791 157.842 157.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1790 6.4e-05 1024 90 840 303616 17.5016 13.503 218.279 419.145 668.529 668.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1160 6.4e-05 512 280 240 245760 15.0151 6.7031 31.8225 208.995 262.717 262.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 620 6.4e-05 2048 170 2100 184320 73.7403 28.3361 731.575 835.429 1669.27 1669.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1070 0.001024 1024 50 720 18560 0.757728 9.19962 51.2279 61.2276 61.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 730 3.2e-05 1024 190 600 385024 81.238 26.8188 222.529 835.325 1166.13 1166.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 490 6.4e-05 4096 125 4200 161792 134.295 55.5415 2453.51 1671.26 4314.77 4314.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1520 0.001024 1024 330 480 16512 0.741312 5.93715 50.0913 56.8131 56.8663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1650 0.000256 4096 240 4860 71808 13.9796 910.915 418.949 1343.89 1343.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1950 0.000256 4096 450 7440 69632 13.9739 1350.74 418.665 1783.42 1783.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1850 0.000128 512 80 540 152448 3.1096 3.51027 39.1058 104.821 150.631 150.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1790 6.4e-05 1024 90 840 303360 17.4905 13.4998 181.365 418.483 630.94 631.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1160 6.4e-05 512 280 240 239616 14.9545 6.61165 25.8757 206.376 254.002 254.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 620 6.4e-05 2048 170 2100 178176 73.6427 27.9705 584.437 824.513 1510.75 1510.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1070 0.001024 1024 50 720 18432 0.751616 7.35504 50.0861 58.2352 58.2922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 730 3.2e-05 1024 190 600 368640 82.0562 26.4432 176.138 824.267 1109.12 1109.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 490 6.4e-05 4096 125 4200 159744 134.371 55.3615 2003.89 1665.3 3859.08 3859.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1520 0.001024 1024 330 480 16512 0.742496 5.0473 51.2265 57.0586 57.1146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1650 0.000256 4096 240 4860 71808 13.9917 752.378 419.127 1185.55 1185.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1950 0.000256 4096 450 7440 69504 13.9694 1111.02 418.266 1543.3 1543.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1850 0.000128 512 80 540 152064 3.11514 3.51971 35.207 104.671 146.599 146.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1790 6.4e-05 1024 90 840 302080 17.4835 14.4939 168.612 417.794 618.488 618.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1160 6.4e-05 512 280 240 245760 15.0336 6.70925 24.4318 209.013 255.373 255.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 620 6.4e-05 2048 170 2100 180224 74.713 28.3642 547.112 835.471 1485.86 1486.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1070 0.001024 1024 50 720 18432 0.754496 6.70822 51.2252 58.7328 58.7894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 730 3.2e-05 1024 190 600 376832 82.7829 26.8286 168.441 835.138 1113.42 1113.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 490 6.4e-05 4096 125 4200 159744 134.917 55.5459 1840.93 1671.2 3702.76 3702.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1520 0.001024 1024 330 480 16384 0.739488 4.54042 50.0817 55.4053 55.4624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1650 0.000256 4096 240 4860 71680 13.9789 669.665 418.705 1102.39 1102.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1950 0.000256 4096 450 7440 69376 13.9947 988.179 417.837 1420.06 1420.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1850 0.000128 512 80 540 151680 3.11702 3.51168 32.4564 104.663 143.833 143.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1790 6.4e-05 1024 90 840 302080 17.4806 13.4918 153.122 417.688 601.886 601.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1160 6.4e-05 512 280 240 235520 15.2123 6.61914 21.628 206.381 250.026 250.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 620 6.4e-05 2048 170 2100 174080 74.8118 27.9417 480.129 824.973 1408.05 1408.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1070 0.001024 1024 50 720 18240 0.751136 6.4519 50.0062 57.254 57.3172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 730 3.2e-05 1024 190 600 368640 82.1757 26.4398 155.899 824.556 1089.29 1089.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 490 6.4e-05 4096 125 4200 158720 133.425 54.9582 1678.42 1650.38 3517.35 3517.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1520 0.001024 1024 330 480 16320 0.741376 3.86819 50.0881 54.741 54.7994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1650 0.000256 4096 240 4860 71680 13.9987 618.879 419.202 1052.13 1052.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1950 0.000256 4096 450 7440 69440 13.9824 911.873 418.674 1344.58 1344.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1850 0.000128 512 80 576 152640 3.10333 3.51302 59.2744 104.867 170.844 170.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1790 6.4e-05 1024 90 832 304384 17.4798 13.505 265.644 419.049 715.784 715.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1160 6.4e-05 512 280 256 242688 15.3303 6.71942 66.8948 209.553 298.684 298.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 620 6.4e-05 2048 170 2112 183296 74.209 28.2972 919.223 837.645 1859.56 1859.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1070 0.001024 1024 50 704 18720 0.746816 11.7637 51.288 63.8421 63.8976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 730 3.2e-05 1024 190 640 385024 81.8901 26.8828 328.965 837.612 1275.57 1275.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 490 6.4e-05 4096 125 4224 163328 134.078 55.5832 3152.08 1675.91 5017.81 5017.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1520 0.001024 1024 330 448 16896 0.745472 6.84442 51.2762 58.9078 58.9632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1650 0.000256 4096 240 4864 71936 13.9544 1226.82 421.968 1662.78 1662.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1950 0.000256 4096 450 7424 69824 13.9747 1818.4 418.963 2251.38 2251.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1850 0.000128 512 80 576 152576 3.11834 3.51293 39.9827 105.005 151.701 151.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1790 6.4e-05 1024 90 832 304128 17.4949 13.4991 170.639 419.53 621.268 621.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1160 6.4e-05 512 280 256 241664 15.2938 6.70762 64.7066 209.221 296.118 296.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 620 6.4e-05 2048 170 2112 182272 74.2883 28.2655 586.98 835.917 1525.64 1525.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1070 0.001024 1024 50 704 18688 0.75936 7.58784 51.3147 59.707 59.7621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 730 3.2e-05 1024 190 640 380928 82.2494 26.8226 265.833 835.897 1211.02 1211.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 490 6.4e-05 4096 125 4224 162816 134.36 55.6032 2016.82 1677.36 3884.3 3884.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1520 0.001024 1024 330 448 16832 0.742496 4.46467 51.2555 56.5052 56.5658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1650 0.000256 4096 240 4864 71872 13.9575 782.941 419.203 1216.15 1216.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1950 0.000256 4096 450 7424 69760 13.9622 1163.7 419.254 1596.96 1597.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1850 0.000128 512 80 576 152448 3.10061 3.51437 33.4091 104.968 145.078 145.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1790 6.4e-05 1024 90 832 304128 17.4824 13.4987 141.995 419.211 592.29 592.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1160 6.4e-05 512 280 256 239616 15.3042 6.68547 64.6627 208.428 295.267 295.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 620 6.4e-05 2048 170 2112 181248 74.1263 28.1689 481.053 833.157 1416.7 1416.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1070 0.001024 1024 50 704 18624 0.75424 6.36928 51.2693 58.436 58.4924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 730 3.2e-05 1024 190 640 380928 81.6276 26.7196 243.685 833.039 1185.28 1185.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 490 6.4e-05 4096 125 4224 162816 134.115 55.5889 1664.79 1674.37 3529.03 3529.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1520 0.001024 1024 330 448 16800 0.741696 3.83482 51.2573 55.8782 55.9391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1650 0.000256 4096 240 4864 71808 13.9469 647.099 420.039 1081.13 1081.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1950 0.000256 4096 450 7424 69696 13.9613 958.238 419.023 1391.27 1391.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1850 0.000128 512 80 576 152320 3.10758 3.50858 29.2728 104.775 140.746 140.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1790 6.4e-05 1024 90 832 304128 17.5039 13.6707 122.001 419.075 572.35 572.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1160 6.4e-05 512 280 256 241664 15.3067 6.70915 67.1663 208.969 298.331 298.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 620 6.4e-05 2048 170 2112 180224 74.6618 28.2932 413.673 835.296 1352.1 1352.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1070 0.001024 1024 50 704 18560 0.755392 5.45619 51.2075 57.462 57.5162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 730 3.2e-05 1024 190 640 376832 83.0279 26.8309 224.031 835.139 1169.25 1169.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 490 6.4e-05 4096 125 4224 161792 134.284 55.5418 1428.42 1670.4 3288.81 3288.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1520 0.001024 1024 330 448 16768 0.741376 3.25018 51.2366 55.2709 55.3182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1650 0.000256 4096 240 4864 71808 13.9569 561.611 420.52 996.131 996.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1950 0.000256 4096 450 7424 69632 13.9672 827.056 418.563 1259.63 1259.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1850 0.000128 512 80 576 152640 2.93478 3.52275 73 104.987 184.527 184.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1790 6.4e-05 1024 90 832 304160 17.5573 13.5287 361.61 419.358 812.156 812.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1160 6.4e-05 512 280 256 241920 15.3552 6.73245 91.9605 209.797 324.03 324.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 620 6.4e-05 2048 170 2112 183040 74.5709 28.4017 1242.02 838.773 2183.96 2184.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1070 0.001024 1024 50 704 18720 0.749568 16.3005 51.3237 68.4176 68.4708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 730 3.2e-05 1024 190 640 384000 82.021 26.9438 399.119 838.576 1346.88 1347.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 490 6.4e-05 4096 125 4224 163200 134.534 55.7054 4220.88 1677.26 6088.54 6088.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1520 0.001024 1024 330 448 16880 0.741376 9.44742 51.2897 61.5204 61.5732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1650 0.000256 4096 240 4864 71920 13.9696 1637.66 419.337 2071.01 2071.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1950 0.000256 4096 450 7424 69800 13.9696 2425.96 419.349 2859.33 2859.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1850 0.000128 512 80 576 152640 3.09664 3.51814 50.3394 104.912 161.946 162.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1790 6.4e-05 1024 90 832 304000 17.5073 13.5244 220.979 419.014 671.122 671.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1160 6.4e-05 512 280 256 240640 15.4012 6.72349 87.7426 209.621 319.668 319.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 620 6.4e-05 2048 170 2112 181760 74.6649 28.3118 752.735 837.908 1693.81 1693.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1070 0.001024 1024 50 704 18640 0.74752 10.0044 51.2512 62.0454 62.1036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 730 3.2e-05 1024 190 640 384000 81.9554 26.9206 321.46 837.805 1268.36 1268.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 490 6.4e-05 4096 125 4224 162560 134.47 55.665 2554.81 1675.63 4420.73 4420.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1520 0.001024 1024 330 448 16800 0.742112 5.77536 51.2163 57.7765 57.8337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1650 0.000256 4096 240 4864 71840 13.9325 995.658 418.814 1428.45 1428.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1950 0.000256 4096 450 7424 69760 13.9629 1475.74 418.933 1908.68 1908.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1850 0.000128 512 80 576 152400 3.12595 3.51466 41.3621 104.907 152.998 153.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1790 6.4e-05 1024 90 832 303840 17.5442 13.5363 182.094 418.946 632.221 632.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1160 6.4e-05 512 280 256 238080 15.5127 6.71421 82.8276 209.044 314.287 314.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 620 6.4e-05 2048 170 2112 180480 74.8411 28.3832 616.288 835.207 1554.91 1555.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1070 0.001024 1024 50 704 18600 0.759808 8.12851 51.2673 60.2008 60.2539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 730 3.2e-05 1024 190 640 376320 82.9826 26.8677 269.544 835.046 1214.66 1214.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 490 6.4e-05 4096 125 4224 161280 134.802 55.6257 2103.74 1670.21 3964.55 3964.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1520 0.001024 1024 330 448 16800 0.745472 4.71773 51.287 56.7939 56.8484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1650 0.000256 4096 240 4864 71760 13.9726 826.016 418.814 1258.85 1258.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1950 0.000256 4096 450 7424 69720 13.9694 1224.8 419.256 1658.08 1658.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1850 0.000128 512 80 576 152320 3.10483 3.51312 36.5968 104.754 148.054 148.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1790 6.4e-05 1024 90 832 304000 17.4735 13.7419 156.273 419.121 606.714 606.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1160 6.4e-05 512 280 256 240640 15.3812 6.71334 87.7429 209.68 319.703 319.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 620 6.4e-05 2048 170 2112 179200 75.094 28.3787 525.883 838.147 1467.69 1467.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1070 0.001024 1024 50 704 18560 0.74752 6.99763 51.2505 59.038 59.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 730 3.2e-05 1024 190 640 378880 82.7935 26.8867 256.977 837.954 1204.82 1205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 490 6.4e-05 4096 125 4224 161280 134.744 55.5906 1806.14 1676.07 3672.71 3672.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1520 0.001024 1024 330 448 16640 0.739616 4.08144 50.0551 54.9224 54.9763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1650 0.000256 4096 240 4864 71680 13.9508 707.885 418.299 1140.18 1140.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1950 0.000256 4096 450 7424 69600 13.9653 1048.83 418.511 1481.36 1481.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1850 0.000128 512 80 576 152400 3.12618 3.52355 32.6783 104.894 144.306 144.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1790 6.4e-05 1024 90 832 303200 17.55 13.5251 142.204 418.757 592.136 592.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1160 6.4e-05 512 280 256 236800 15.1878 6.63075 91.5322 206.272 319.808 319.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 620 6.4e-05 2048 170 2112 172800 75.17 28.0787 466.059 824.535 1394.03 1394.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1070 0.001024 1024 50 704 18400 0.753408 6.21904 50.0369 57.0526 57.1064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 730 3.2e-05 1024 190 640 371200 81.9174 26.5026 288.798 824.274 1221.7 1221.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 490 6.4e-05 4096 125 4224 160000 134.839 55.5452 1646.39 1666.02 3502.95 3503.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1520 0.001024 1024 330 448 16600 0.737632 3.72995 50.0515 54.5635 54.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1650 0.000256 4096 240 4864 71600 13.958 648.114 418.102 1080.22 1080.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1950 0.000256 4096 450 7424 69600 13.9326 960.592 418.721 1393.29 1393.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1850 0.000128 512 80 576 152640 2.93402 3.51498 70.5236 104.991 182.043 182.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1790 6.4e-05 1024 90 832 304320 17.5144 13.5107 335.638 419.361 786.13 786.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1160 6.4e-05 512 280 256 241152 15.3168 6.71744 49.553 209.405 281.18 281.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 620 6.4e-05 2048 170 2112 182784 74.458 28.3212 1145.13 837.065 2085.17 2085.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1070 0.001024 1024 50 704 18672 0.749568 15.1087 51.2695 67.1704 67.2265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 730 3.2e-05 1024 190 640 384000 81.8156 26.8923 371.281 837.012 1317.22 1317.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 490 6.4e-05 4096 125 4224 162816 134.437 55.6641 3883.13 1673.94 5747.33 5747.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1520 0.001024 1024 330 448 16896 0.748672 8.88234 51.3183 60.9908 61.0471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1650 0.000256 4096 240 4864 71904 13.9405 0 419.211 433.16 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1850 0.000128 512 80 576 152448 3.09277 3.51437 48.9661 104.884 160.54 160.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1790 6.4e-05 1024 90 832 304128 17.4607 13.4964 209.365 418.856 659.282 659.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1160 6.4e-05 512 280 256 239616 15.237 6.68314 32.9772 208.255 263.339 263.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 620 6.4e-05 2048 170 2112 181248 74.1114 28.2886 712.997 832.465 1648.05 1648.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1070 0.001024 1024 50 704 18624 0.75584 9.60512 51.2473 61.6518 61.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 730 3.2e-05 1024 190 640 380928 81.3429 26.7284 234.645 832.35 1175.29 1175.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 490 6.4e-05 4096 125 4224 162816 134.12 55.5684 2433.54 1672.98 4296.38 4296.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1520 0.001024 1024 330 448 16800 0.74432 5.70368 51.2359 57.7279 57.7823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1650 0.000256 4096 240 4864 71808 13.9446 943.917 418.718 1376.63 1376.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1950 0.000256 4096 450 7424 69696 13.9633 1398 418.677 1830.68 1830.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1850 0.000128 512 80 576 152352 3.11104 3.52186 40.2183 105.002 151.937 152.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1790 6.4e-05 1024 90 832 304128 17.4874 13.5146 170.731 419.281 621.116 621.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1160 6.4e-05 512 280 256 235008 15.4295 6.6567 73.9416 207.535 303.747 303.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 620 6.4e-05 2048 170 2112 179712 73.9254 27.9859 576.496 829.175 1507.76 1507.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1070 0.001024 1024 50 704 18576 0.74976 7.58045 51.2754 59.6485 59.7034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 730 3.2e-05 1024 190 640 377856 81.5321 26.5772 190.208 828.989 1127.52 1127.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 490 6.4e-05 4096 125 4224 161280 134.448 55.5692 1982.36 1670.53 3843.07 3843.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1520 0.001024 1024 330 448 16704 0.74256 4.36282 51.1915 56.3423 56.3978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1650 0.000256 4096 240 4864 71712 13.9389 778.225 418.724 1210.93 1210.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1950 0.000256 4096 450 7424 69696 13.9633 1154.53 419.282 1587.82 1587.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1850 0.000128 512 80 576 152064 3.11501 3.51066 35.701 104.812 147.222 147.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1790 6.4e-05 1024 90 832 303360 17.4782 14.0251 151.852 418.443 601.897 601.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1160 6.4e-05 512 280 256 233472 15.3564 6.61571 70.8984 206.247 299.302 299.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 620 6.4e-05 2048 170 2112 178176 73.6659 27.9327 509.168 824.436 1435.39 1435.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1070 0.001024 1024 50 704 18432 0.755392 6.68672 50.0591 57.5439 57.5996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 730 3.2e-05 1024 190 640 368640 82.1503 26.4363 229.091 824.188 1162.08 1162.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 490 6.4e-05 4096 125 4224 159744 134.343 55.358 1737.78 1666.22 3593.87 3593.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1520 0.001024 1024 330 448 16704 0.73952 3.76826 51.2316 55.7844 55.8384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1650 0.000256 4096 240 4864 71616 13.9346 686.331 418.093 1118.4 1118.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1950 0.000256 4096 450 7424 69504 13.9592 1017 418.132 1449.13 1449.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1850 0.000128 512 80 576 152160 3.10365 3.51437 31.0633 104.916 142.68 142.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1790 6.4e-05 1024 90 832 303360 17.5006 13.5153 133.309 418.803 583.234 583.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1160 6.4e-05 512 280 256 230400 15.5491 6.62528 71.7517 206.298 300.412 300.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 620 6.4e-05 2048 170 2112 176640 74.1838 27.9226 445.002 824.633 1371.93 1372.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1070 0.001024 1024 50 704 18480 0.759808 6.08963 51.2481 58.1414 58.1972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 730 3.2e-05 1024 190 640 368640 82.2472 26.4738 217.631 824.328 1150.9 1151.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 490 6.4e-05 4096 125 4224 161280 134.448 55.5889 1553.15 1669.67 3413.02 3413.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1520 0.001024 1024 330 448 16560 0.740768 3.73328 50.0572 54.5722 54.6287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1650 0.000256 4096 240 4864 71520 13.9182 606.448 417.868 1038.28 1038.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1950 0.000256 4096 450 7424 69600 13.9666 900.366 418.941 1333.32 1333.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1850 0.000128 512 80 576 152544 3.04947 3.51779 66.8636 104.976 178.493 178.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1790 6.4e-05 1024 90 832 304192 17.5693 13.5676 312.352 419.295 762.886 762.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1160 6.4e-05 512 280 256 241920 15.33 6.72688 47.9664 209.459 279.672 279.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 620 6.4e-05 2048 170 2112 182784 74.6316 28.3622 1071.97 837.275 2012.44 2012.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1070 0.001024 1024 50 704 18704 0.751616 14.2196 51.327 66.3412 66.3976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 730 3.2e-05 1024 190 640 383488 82.051 26.9218 342.305 837.208 1288.7 1288.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 490 6.4e-05 4096 125 4224 163072 134.608 55.7179 3650.04 1674.35 5514.89 5515.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1520 0.001024 1024 330 448 16856 0.746112 8.0345 51.2829 60.1084 60.1641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1650 0.000256 4096 240 4864 71904 13.9677 1419.52 419.338 1852.87 1852.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1950 0.000256 4096 450 7424 69776 13.9379 0 419.29 433.236 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1850 0.000128 512 80 576 152544 3.10272 3.51558 46.801 104.9 158.404 158.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1790 6.4e-05 1024 90 832 304192 17.4912 13.733 197.544 418.926 647.795 647.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1160 6.4e-05 512 280 256 240128 15.3959 6.724 31.1907 209.344 262.841 262.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 620 6.4e-05 2048 170 2112 182784 74.4796 28.3238 683.373 836.548 1622.92 1623.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1070 0.001024 1024 50 704 18592 0.750048 8.89418 51.2266 60.9152 60.9711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 730 3.2e-05 1024 190 640 379904 82.5132 26.9024 216.996 836.404 1163.03 1163.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 490 6.4e-05 4096 125 4224 163072 134.31 55.6573 2329.55 1673.12 4192.8 4192.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1520 0.001024 1024 330 448 16800 0.744896 5.28589 51.256 57.3304 57.3837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1650 0.000256 4096 240 4864 71792 13.9539 904.338 418.724 1337.06 1337.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1950 0.000256 4096 450 7424 69664 13.9571 1339.61 418.546 1772.15 1772.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1850 0.000128 512 80 576 152208 3.11526 3.51846 39.1025 104.904 150.723 150.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1790 6.4e-05 1024 90 832 303744 17.5636 14.1725 167.241 418.835 617.917 618.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1160 6.4e-05 512 280 256 241920 15.3266 6.72598 26.5665 209.628 258.435 258.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 620 6.4e-05 2048 170 2112 182784 74.6139 28.3652 575.276 837.571 1516.03 1516.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1070 0.001024 1024 50 704 18480 0.743424 7.41418 50.1182 58.3199 58.3778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 730 3.2e-05 1024 190 640 376320 83.2143 26.9291 181.901 837.348 1129.61 1129.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 490 6.4e-05 4096 125 4224 161280 134.961 55.7239 1947.18 1674.93 3812.96 3813.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1520 0.001024 1024 330 448 16632 0.740768 4.54269 50.0776 55.4029 55.4594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1650 0.000256 4096 240 4864 71736 13.9502 763.763 419.029 1196.79 1196.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1950 0.000256 4096 450 7424 69552 13.9387 1132.63 418.686 1565.3 1565.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1850 0.000128 512 80 576 152320 3.10272 3.50704 34.2196 104.857 145.771 145.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1790 6.4e-05 1024 90 832 303744 17.4608 13.4965 147.3 418.591 596.95 597.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1160 6.4e-05 512 280 256 236544 15.2252 6.63757 22.711 207.001 251.755 251.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 620 6.4e-05 2048 170 2112 179200 73.832 27.9496 498.71 827.464 1428.15 1428.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1070 0.001024 1024 50 704 18368 0.745472 6.78893 50.0248 57.6008 57.6543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 730 3.2e-05 1024 190 640 372736 81.8557 26.5175 164.525 827.178 1100.29 1100.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 490 6.4e-05 4096 125 4224 161280 134.48 55.6012 1709.47 1673.96 3573.67 3573.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1520 0.001024 1024 330 448 16576 0.73952 3.8889 50.0568 54.7273 54.7799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1650 0.000256 4096 240 4864 71680 13.9471 669.057 418.718 1101.77 1101.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1950 0.000256 4096 450 7424 69440 13.9605 989.673 418.229 1421.91 1421.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1850 0.000128 512 80 576 151760 3.12934 3.52128 30.5332 104.727 141.997 142.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1790 6.4e-05 1024 90 832 302400 17.5693 13.525 130.191 417.988 579.377 579.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1160 6.4e-05 512 280 256 232960 15.217 6.5911 66.6436 204.609 293.249 293.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 620 6.4e-05 2048 170 2112 170240 74.9536 27.7317 418.334 818.043 1339.25 1339.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1070 0.001024 1024 50 704 18480 0.750848 5.81418 51.3027 57.9113 57.9708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 730 3.2e-05 1024 190 640 358400 82.7335 26.3178 141.271 817.503 1068.04 1068.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 490 6.4e-05 4096 125 4224 156800 135.05 55.3001 1474 1659.56 3324.08 3324.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1520 0.001024 1024 330 448 16520 0.739712 3.71526 50.0513 54.5501 54.6096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1650 0.000256 4096 240 4864 71680 13.9641 595.085 418.939 1028.03 1028.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1950 0.000256 4096 450 7424 69440 13.95 879.519 418.294 1311.81 1311.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1850 0.000128 512 80 576 152576 2.95322 3.52131 68.021 105.003 179.587 179.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1790 6.4e-05 1024 90 832 304128 17.4997 13.4984 311.601 419.386 762.092 762.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1160 6.4e-05 512 280 256 241664 15.2381 6.71056 48.1451 209.123 279.4 279.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 620 6.4e-05 2048 170 2112 182272 74.3017 28.2993 1058.84 835.918 1997.55 1997.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1070 0.001024 1024 50 704 18688 0.75776 13.5828 51.3153 65.6992 65.7564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 730 3.2e-05 1024 190 640 380928 82.0244 26.8206 339.8 835.834 1284.7 1284.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 490 6.4e-05 4096 125 4224 162816 134.317 55.6052 3588.2 1677.15 5455.44 5455.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1520 0.001024 1024 330 448 16832 0.742176 8.23501 51.2636 60.2844 60.3403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1650 0.000256 4096 240 4864 71872 13.953 1354.7 419.205 1787.9 1787.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1950 0.000256 4096 450 7424 69760 13.9715 2005.11 419.247 2438.37 2438.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1850 0.000128 512 80 576 152320 3.11219 3.51027 48.0905 104.775 159.576 159.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1790 6.4e-05 1024 90 832 304128 17.5067 13.9981 209.534 419.08 660.219 660.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1160 6.4e-05 512 280 256 241664 15.2471 6.7031 32.4104 208.963 263.503 263.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 620 6.4e-05 2048 170 2112 180224 74.6791 28.375 700.609 835.305 1639.16 1639.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1070 0.001024 1024 50 704 18560 0.759808 8.76682 51.2065 60.7751 60.8314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 730 3.2e-05 1024 190 640 376832 82.7987 26.8334 226.226 835.139 1171.22 1171.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 490 6.4e-05 4096 125 4224 161792 134.275 55.5444 2391.2 1670.4 4251.59 4251.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1520 0.001024 1024 330 448 16768 0.743424 5.39853 51.2368 57.4212 57.4766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1650 0.000256 4096 240 4864 71808 13.9565 884.382 418.898 1317.28 1317.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1950 0.000256 4096 450 7424 69632 13.9698 1306.49 418.6 1739.11 1739.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1850 0.000128 512 80 576 152064 3.11341 3.5121 40.2367 105.849 152.795 152.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1790 6.4e-05 1024 90 832 303360 17.4965 13.4922 172.691 422.581 626.365 626.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1160 6.4e-05 512 280 256 233472 15.3301 6.61955 26.0678 208.334 256.537 256.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 620 6.4e-05 2048 170 2112 178176 73.6445 27.906 571.346 832.573 1505.66 1505.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1070 0.001024 1024 50 704 18432 0.75552 7.11475 51.3603 59.2752 59.3306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 730 3.2e-05 1024 190 640 368640 82.0748 26.4373 182.402 832.526 1123.66 1123.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 490 6.4e-05 4096 125 4224 159744 134.395 55.3698 1952.93 1681.6 3824.45 3824.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1520 0.001024 1024 330 448 16704 0.744928 4.34602 51.4806 56.6155 56.6711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1650 0.000256 4096 240 4864 71616 13.9416 726.386 422.226 1162.6 1162.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1950 0.000256 4096 450 7424 69504 13.9503 1071.79 422.263 1508.05 1508.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1850 0.000128 512 80 576 152064 3.10477 3.5184 36.6767 104.761 148.145 148.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1790 6.4e-05 1024 90 832 303104 17.4717 13.4902 159.135 418.171 608.367 608.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1160 6.4e-05 512 280 256 237568 15.4909 6.7063 24.1244 209.197 255.702 255.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 620 6.4e-05 2048 170 2112 180224 74.7031 28.3812 531.922 836.233 1471.42 1471.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1070 0.001024 1024 50 704 18432 0.761696 6.36723 51.2252 58.3969 58.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 730 3.2e-05 1024 190 640 376832 82.8334 26.8214 173.413 835.918 1119.19 1119.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 490 6.4e-05 4096 125 4224 159744 134.89 55.5428 1791.52 1672.28 3654.4 3654.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1520 0.001024 1024 330 448 16640 0.745184 4.10227 51.2611 56.1511 56.2081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1650 0.000256 4096 240 4864 71680 13.9489 651.764 419.109 1084.86 1084.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1950 0.000256 4096 450 7424 69376 13.9469 958.481 418.114 1390.59 1390.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1850 0.000128 512 80 576 151680 3.10886 3.51165 33.8875 104.635 145.23 145.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1790 6.4e-05 1024 90 832 302080 17.4879 13.7626 146.414 417.513 595.284 595.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1160 6.4e-05 512 280 256 235520 15.2122 6.62659 22.548 206.296 250.866 251.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 620 6.4e-05 2048 170 2112 174080 74.8205 27.9812 471.226 824.626 1398.85 1399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1070 0.001024 1024 50 704 18240 0.747744 6.07962 49.9712 56.8416 56.8983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 730 3.2e-05 1024 190 640 368640 82.1448 26.4344 160.35 824.209 1093.36 1093.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 490 6.4e-05 4096 125 4224 153600 134.315 54.9796 1590.88 1649.05 3429.39 3429.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1520 0.001024 1024 330 448 16320 0.734208 3.94224 49.836 54.5564 54.6141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1650 0.000256 4096 240 4864 71360 13.9294 597.025 417.33 1028.33 1028.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1950 0.000256 4096 450 7424 69440 13.9796 882.617 418.4 1315.04 1315.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1850 0.000128 512 80 576 151296 3.10579 3.51027 32.5011 104.526 143.726 143.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1790 6.4e-05 1024 90 832 302592 17.5227 13.4943 138.918 419.133 589.169 589.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1160 6.4e-05 512 280 256 233472 15.4108 6.62528 61.2857 206.584 290.093 290.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 620 6.4e-05 2048 170 2112 172032 75.0876 27.9154 441.783 825.782 1370.75 1370.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1070 0.001024 1024 50 704 18048 0.744352 5.30285 49.836 55.9268 55.9823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 730 3.2e-05 1024 190 640 368640 82.1637 26.439 153.746 825.279 1087.84 1088.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 490 6.4e-05 4096 125 4224 153600 134.269 54.9619 1496.7 1651.38 3337.46 3337.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1520 0.001024 1024 330 448 16512 0.741952 3.83581 51.2572 55.878 55.9331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1650 0.000256 4096 240 4864 71424 13.9395 549.433 420.266 983.684 983.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1950 0.000256 4096 450 7424 69120 13.9345 806.366 417.53 1237.87 1237.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1850 0.000128 512 80 640 151968 3.10394 3.51235 70.5375 105.017 182.249 182.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1790 6.4e-05 1024 90 896 302528 17.638 13.5107 492.387 419.51 943.15 943.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1160 6.4e-05 512 280 256 242688 15.3735 6.71949 71.5113 209.787 303.574 303.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 620 6.4e-05 2048 170 2176 171008 77.4926 28.3902 1041.23 838.56 1985.86 1986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1070 0.001024 1024 50 768 18672 0.749344 12.742 51.3229 64.8735 64.9202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 730 3.2e-05 1024 190 640 314368 93.0624 26.9128 429.756 838.552 1388.5 1388.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 490 6.4e-05 4096 125 4224 162816 134.691 55.6421 3718.35 1676.94 5585.78 5585.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1520 0.001024 1024 330 512 16560 0.745472 12.3016 51.3282 64.4178 64.4738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1650 0.000256 4096 240 4864 71968 13.9428 1221.21 419.466 1654.67 1654.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1950 0.000256 4096 450 7424 69856 13.9788 1808.78 419.511 2242.31 2242.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1850 0.000128 512 80 640 151872 2.92467 3.50829 70.8369 104.953 182.303 182.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1790 6.4e-05 1024 90 896 302464 17.5224 13.4949 331.772 419.423 782.315 782.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1160 6.4e-05 512 280 256 242688 15.3119 6.71472 67.7467 209.741 299.699 299.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 620 6.4e-05 2048 170 2176 171008 77.1841 28.4073 998.949 838.394 1943.12 1943.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1070 0.001024 1024 50 768 18656 0.749568 14.7313 51.3191 66.8429 66.8979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 730 3.2e-05 1024 190 640 313344 92.5838 26.8773 304.877 838.363 1262.91 1263.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 490 6.4e-05 4096 125 4224 162816 134.142 55.5792 3518.17 1677.22 5385.29 5385.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1520 0.001024 1024 330 512 16544 0.743424 8.8151 51.3213 60.9227 60.9792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1650 0.000256 4096 240 4864 71936 13.9569 1362.97 419.281 1796.25 1796.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1950 0.000256 4096 450 7424 69824 13.9796 2017.28 419.322 2450.63 2450.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1850 0.000128 512 80 640 151808 3.11453 3.51466 51.4897 104.993 163.195 163.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1790 6.4e-05 1024 90 896 302336 17.5421 13.4976 214.473 419.344 664.957 665.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1160 6.4e-05 512 280 256 241664 15.3012 6.70678 68.3676 209.092 299.656 299.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 620 6.4e-05 2048 170 2176 169984 77.2925 28.2578 644.845 835.845 1586.44 1586.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1070 0.001024 1024 50 768 18624 0.745248 9.4353 51.3229 61.5471 61.6026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 730 3.2e-05 1024 190 640 311296 92.5934 26.8233 221.02 835.776 1176.44 1176.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 490 6.4e-05 4096 125 4224 162816 134.32 55.5752 2275.88 1676.96 4142.9 4143.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1520 0.001024 1024 330 512 16512 0.743424 5.81616 51.3224 57.9244 57.9816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1650 0.000256 4096 240 4864 71872 13.9535 879.718 419.336 1313.05 1313.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1950 0.000256 4096 450 7424 69760 13.9651 1302.27 419.198 1735.48 1735.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1850 0.000128 512 80 640 151680 3.09856 3.51437 43.2307 104.9 154.832 154.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1790 6.4e-05 1024 90 896 302208 17.5064 13.4955 173.476 418.922 623.504 623.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1160 6.4e-05 512 280 256 239616 15.319 6.68394 67.3438 208.408 297.941 298.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 620 6.4e-05 2048 170 2176 168960 77.1079 28.1373 517.822 832.598 1455.86 1456.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1070 0.001024 1024 50 768 18528 0.755712 7.93594 51.2157 59.95 60.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 730 3.2e-05 1024 190 640 307200 92.5361 26.753 220.795 832.48 1172.79 1172.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 490 6.4e-05 4096 125 4224 161280 134.458 55.5935 1835.97 1673.24 3699.43 3699.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1520 0.001024 1024 330 512 16416 0.7416 4.88243 51.2187 56.8894 56.9542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1650 0.000256 4096 240 4864 71808 13.9462 717.558 418.697 1150.25 1150.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1950 0.000256 4096 450 7424 69696 13.9551 1063.72 418.74 1496.46 1496.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1850 0.000128 512 80 640 151552 3.11619 3.50995 38.1254 104.867 149.704 149.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1790 6.4e-05 1024 90 896 302080 17.5411 13.5018 155.697 419.465 606.309 606.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1160 6.4e-05 512 280 256 241664 15.268 6.70582 66.6028 209.155 297.922 298.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 620 6.4e-05 2048 170 2176 167936 77.5964 28.356 462.735 836.244 1405.12 1405.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1070 0.001024 1024 50 768 18560 0.74752 6.8407 51.3264 58.9572 59.0153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 730 3.2e-05 1024 190 640 311296 92.6988 26.8241 212.373 835.927 1168.04 1168.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 490 6.4e-05 4096 125 4224 161792 134.314 55.5627 1649.78 1671.99 3511.81 3511.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1520 0.001024 1024 330 512 16384 0.742624 4.19696 51.2403 56.2223 56.2878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1650 0.000256 4096 240 4864 71808 13.9542 641.45 419.209 1074.66 1074.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1950 0.000256 4096 450 7424 69632 13.9674 950.067 418.898 1382.98 1383.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1850 0.000128 512 80 640 151360 3.11062 3.51235 34.321 104.75 145.78 145.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1790 6.4e-05 1024 90 896 302080 17.5411 13.5011 142.538 419.115 592.798 592.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1160 6.4e-05 512 280 256 240640 15.432 6.71334 67.0793 209.673 299.085 299.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 620 6.4e-05 2048 170 2176 168960 77.5268 28.313 427.877 838.126 1372.03 1372.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1070 0.001024 1024 50 768 18400 0.747616 6.63962 50.075 57.5041 57.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 730 3.2e-05 1024 190 640 307200 93.4196 26.8821 205.827 837.938 1164.28 1164.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 490 6.4e-05 4096 125 4224 161280 134.694 55.5868 1510.46 1676.07 3376.97 3377.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1520 0.001024 1024 330 512 16320 0.743232 3.65085 51.173 55.6086 55.6708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1650 0.000256 4096 240 4864 71680 13.9532 587.206 418.289 1019.49 1019.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1950 0.000256 4096 450 7424 69600 13.9576 870.405 418.511 1302.92 1302.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1850 0.000128 512 80 640 151296 3.10998 3.5103 32.4429 104.792 143.941 144.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1790 6.4e-05 1024 90 896 301824 17.5575 13.951 131.451 418.371 581.434 581.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1160 6.4e-05 512 280 256 233472 15.3997 6.61702 68.1024 206.21 296.523 296.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 620 6.4e-05 2048 170 2176 165888 76.7818 27.98 389.093 824.29 1318.34 1318.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1070 0.001024 1024 50 768 18432 0.748928 5.96582 51.2096 57.9681 58.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 730 3.2e-05 1024 190 640 294912 93.1898 26.4366 187.795 824.045 1131.69 1131.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 490 6.4e-05 4096 125 4224 159744 134.437 55.3942 1383.68 1665.1 3238.77 3238.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1520 0.001024 1024 330 512 16320 0.745344 3.35997 51.2093 55.3565 55.4035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1650 0.000256 4096 240 4864 71616 13.9428 542.333 418.013 974.333 974.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1950 0.000256 4096 450 7424 69504 13.9547 803.256 418.05 1235.31 1235.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1850 0.000128 512 80 640 151424 3.10707 3.50752 30.232 104.926 141.855 141.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1790 6.4e-05 1024 90 896 301056 17.5391 13.4964 123.84 418.869 573.849 573.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1160 6.4e-05 512 280 256 236544 15.2748 6.64166 68.4696 207.147 297.719 297.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 620 6.4e-05 2048 170 2176 164864 77.1806 27.9289 361.091 828.016 1294.41 1294.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1070 0.001024 1024 50 768 18368 0.747232 5.7897 51.1889 57.7675 57.8232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 730 3.2e-05 1024 190 640 301056 92.7521 26.5213 187.714 827.729 1134.93 1135.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 490 6.4e-05 4096 125 4224 161280 134.494 55.6027 1306.41 1675.3 3171.97 3172.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1520 0.001024 1024 330 512 16352 0.748352 3.6497 51.3251 55.7825 55.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1650 0.000256 4096 240 4864 71680 13.9524 510.266 418.986 943.251 943.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1950 0.000256 4096 450 7424 69440 13.9677 752.077 418.337 1184.43 1184.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1850 0.000128 512 80 640 151040 3.11338 3.51373 28.9348 104.693 140.341 140.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1790 6.4e-05 1024 90 896 301056 17.5296 13.4872 117.623 417.891 566.631 566.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1160 6.4e-05 512 280 256 237568 15.5452 6.7072 68.2723 209.056 299.762 299.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 620 6.4e-05 2048 170 2176 163840 78.4984 28.2668 344.127 835.66 1286.73 1286.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1070 0.001024 1024 50 768 18432 0.748704 5.52963 51.2977 57.6182 57.6736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 730 3.2e-05 1024 190 640 311296 92.6979 26.8318 189.404 835.575 1144.73 1144.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 490 6.4e-05 4096 125 4224 159744 134.852 55.5398 1233.6 1671.14 3095.29 3095.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1520 0.001024 1024 330 512 16128 0.73728 3.16867 49.9883 53.9521 53.9976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1650 0.000256 4096 240 4864 71680 13.9583 485.016 418.815 917.835 917.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1950 0.000256 4096 450 7424 69376 13.953 716.83 417.836 1148.66 1148.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1850 0.000128 512 80 540 152320 3.1009 3.5047 23.484 104.932 135.104 135.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1790 6.4e-05 1024 90 840 302848 17.5396 13.8487 460.938 418.866 911.301 911.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1160 6.4e-05 512 280 240 236544 15.287 6.63331 64.5625 207.148 293.82 293.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 620 6.4e-05 2048 170 2100 179200 73.9765 28.0248 650.752 828.009 1580.95 1581.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1070 0.001024 1024 50 720 18368 0.74592 4.74442 50.0708 55.6237 55.6697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 730 3.2e-05 1024 190 600 372736 82.3373 26.5156 460.464 828.167 1397.71 1397.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 490 6.4e-05 4096 125 4200 161280 134.634 55.5966 1816.31 1675.08 3681.78 3681.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1520 0.001024 1024 330 480 16352 0.740864 12.112 50.0224 62.9178 62.9719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1650 0.000256 4096 240 4860 71680 13.9895 472.391 418.992 905.416 905.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1950 0.000256 4096 450 7440 69440 13.9748 699.766 418.541 1132.33 1132.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1850 0.000128 512 80 576 152320 3.10022 3.50621 24.6537 104.839 136.183 136.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1790 6.4e-05 1024 90 832 303744 17.546 13.763 437.949 418.519 887.883 887.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1160 6.4e-05 512 280 256 236544 15.2786 6.64166 65.8722 207.105 295.081 295.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 620 6.4e-05 2048 170 2112 179200 73.9683 28.1539 631.725 827.308 1561.35 1561.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1070 0.001024 1024 50 704 18368 0.745696 4.63549 50.0252 55.471 55.5169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 730 3.2e-05 1024 190 640 372736 82.487 26.5148 473.559 827.076 1409.86 1410.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 490 6.4e-05 4096 125 4224 161280 134.638 55.6016 1751.71 1673.66 3615.77 3615.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1520 0.001024 1024 330 448 16576 0.741376 11.3233 50.053 62.1608 62.2162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1650 0.000256 4096 240 4864 71680 13.949 462.943 418.73 895.668 895.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1950 0.000256 4096 450 7424 69440 13.9616 685.416 418.092 1117.52 1117.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1850 0.000128 512 80 550 151760 3.13139 3.51661 24.4912 104.804 136.025 136.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1790 6.4e-05 1024 90 850 302400 17.6352 13.5252 476.671 418.293 926.227 926.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1160 6.4e-05 512 280 250 224000 15.7315 6.59069 60.0622 204.752 287.323 287.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 620 6.4e-05 2048 170 2100 170240 75.1859 27.7907 613.345 818.446 1534.96 1535.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1070 0.001024 1024 50 700 18480 0.748576 4.66397 51.3186 56.7894 56.8324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 730 3.2e-05 1024 190 600 376320 80.5473 26.3168 467.444 818.075 1392.6 1392.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 490 6.4e-05 4096 125 4200 161280 134.01 55.3144 1808.54 1660.75 3658.78 3658.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1520 0.001024 1024 330 450 16520 0.744608 11.6329 50.0894 62.5092 62.5651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1650 0.000256 4096 240 4850 71680 13.9804 473.014 420.545 907.584 907.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1950 0.000256 4096 450 7450 69440 13.9802 707.174 418.852 1140.05 1140.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1850 0.000128 512 80 576 151760 3.13206 3.52019 24.9767 104.819 136.533 136.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1790 6.4e-05 1024 90 816 302400 17.6629 13.5217 460.164 418.348 909.803 909.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1160 6.4e-05 512 280 240 224000 15.7285 6.59421 59.774 204.771 287.059 287.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 620 6.4e-05 2048 170 2112 170240 75.1853 27.8089 609.827 818.811 1531.83 1532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1070 0.001024 1024 50 720 18200 0.74304 4.75392 49.9162 55.4756 55.5233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 730 3.2e-05 1024 190 624 394240 77.6068 26.3357 518.72 818.17 1441.06 1441.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 490 6.4e-05 4096 125 4176 161280 134.226 55.3221 2196.26 1660.94 4046.91 4047.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1520 0.001024 1024 330 432 16520 0.739328 11.3562 49.9543 62.0956 62.1507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1650 0.000256 4096 240 4848 71680 13.9786 471.007 419.184 904.214 904.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1950 0.000256 4096 450 7440 69440 13.9787 699.894 418.744 1132.66 1132.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1850 0.000128 512 80 544 152576 3.12234 3.51302 26.2497 104.885 137.855 137.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1790 6.4e-05 1024 90 832 304640 17.5932 13.4991 450.908 419.48 901.588 901.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1160 6.4e-05 512 280 224 241664 15.2989 6.70381 58.2575 209.167 289.616 289.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 620 6.4e-05 2048 170 2112 188416 72.9995 28.3189 714.991 836.095 1652.61 1652.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1070 0.001024 1024 50 704 18560 0.758112 5.15501 51.2364 57.2084 57.2561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 730 3.2e-05 1024 190 608 401408 79.5006 26.9251 492.447 835.935 1435.03 1435.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 490 6.4e-05 4096 125 4192 163840 134.088 55.5385 2364.36 1672.01 4226.17 4226.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1520 0.001024 1024 330 448 16768 0.745472 11.69 51.2585 63.7372 63.7941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1650 0.000256 4096 240 4832 71808 13.9794 542.333 418.99 975.347 975.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1950 0.000256 4096 450 7424 69632 13.9677 807.702 418.912 1240.63 1240.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1850 0.000128 512 80 544 151680 3.10272 3.50826 37.8509 104.751 149.297 149.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1790 6.4e-05 1024 90 832 303360 17.4424 13.4847 179.211 417.835 628.076 628.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1160 6.4e-05 512 280 224 230400 15.817 6.62829 77.6308 206.458 306.722 306.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 620 6.4e-05 2048 170 2112 184320 72.3262 27.9931 625.272 825.26 1551.04 1551.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1070 0.001024 1024 50 704 18240 0.754656 7.93376 51.2456 59.9769 60.0363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 730 3.2e-05 1024 190 608 368640 82.1729 26.4401 607.105 824.627 1540.56 1540.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 490 6.4e-05 4096 125 4192 153600 134.217 54.9822 2715.52 1650.31 4555.2 4555.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1520 0.001024 1024 330 448 16320 0.738144 17.0983 50.0499 67.9467 67.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1650 0.000256 4096 240 4832 71520 13.9798 813.768 418.924 1246.72 1246.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1950 0.000256 4096 450 7424 69120 13.9428 1209.82 417.651 1641.46 1641.52
