Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov 17 16:04:09 2024
| Host         : Marlofst running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file inToOut_timing_summary_routed.rpt -pb inToOut_timing_summary_routed.pb -rpx inToOut_timing_summary_routed.rpx -warn_on_violation
| Design       : inToOut
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                222         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (222)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (555)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (222)
--------------------------
 There are 222 register/latch pins with no clock driven by root clock pin: CLK_100MHZ (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (555)
--------------------------------------------------
 There are 555 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  559          inf        0.000                      0                  559        0.581        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
pdmIN_inst/clkwizInst/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                {0.000 106.390}      212.779         4.700           
  clkfbout_clk_wiz_0                {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pdmIN_inst/clkwizInst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                                  0.581        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                                 20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pdmIN_inst/clkwizInst/inst/clk_in1
  To Clock:  pdmIN_inst/clkwizInst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pdmIN_inst/clkwizInst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pdmIN_inst/clkwizInst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 106.390 }
Period(ns):         212.779
Sources:            { pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         212.779     210.624    BUFGCTRL_X0Y0    pdmIN_inst/clkwizInst/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         212.779     211.530    MMCME2_ADV_X1Y0  pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       212.779     0.581      MMCME2_ADV_X1Y0  pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y2    pdmIN_inst/clkwizInst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y0  pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y0  pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           557 Endpoints
Min Delay           557 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            pdmIN_inst/CIC_inst/count_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.949ns  (logic 1.449ns (18.234%)  route 6.499ns (81.766%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sys_rst_IBUF_inst/O
                         net (fo=179, routed)         5.639     6.965    pdmIN_inst/CIC_inst/sys_rst_IBUF
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124     7.089 r  pdmIN_inst/CIC_inst/count[0]_i_1/O
                         net (fo=16, routed)          0.860     7.949    pdmIN_inst/CIC_inst/count[0]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  pdmIN_inst/CIC_inst/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            pdmIN_inst/CIC_inst/count_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.949ns  (logic 1.449ns (18.234%)  route 6.499ns (81.766%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sys_rst_IBUF_inst/O
                         net (fo=179, routed)         5.639     6.965    pdmIN_inst/CIC_inst/sys_rst_IBUF
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124     7.089 r  pdmIN_inst/CIC_inst/count[0]_i_1/O
                         net (fo=16, routed)          0.860     7.949    pdmIN_inst/CIC_inst/count[0]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  pdmIN_inst/CIC_inst/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            pdmIN_inst/CIC_inst/count_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.949ns  (logic 1.449ns (18.234%)  route 6.499ns (81.766%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sys_rst_IBUF_inst/O
                         net (fo=179, routed)         5.639     6.965    pdmIN_inst/CIC_inst/sys_rst_IBUF
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124     7.089 r  pdmIN_inst/CIC_inst/count[0]_i_1/O
                         net (fo=16, routed)          0.860     7.949    pdmIN_inst/CIC_inst/count[0]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  pdmIN_inst/CIC_inst/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            pdmIN_inst/CIC_inst/count_reg[15]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.949ns  (logic 1.449ns (18.234%)  route 6.499ns (81.766%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sys_rst_IBUF_inst/O
                         net (fo=179, routed)         5.639     6.965    pdmIN_inst/CIC_inst/sys_rst_IBUF
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124     7.089 r  pdmIN_inst/CIC_inst/count[0]_i_1/O
                         net (fo=16, routed)          0.860     7.949    pdmIN_inst/CIC_inst/count[0]_i_1_n_0
    SLICE_X8Y89          FDRE                                         r  pdmIN_inst/CIC_inst/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            pdmIN_inst/CIC_inst/count_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.810ns  (logic 1.449ns (18.557%)  route 6.361ns (81.443%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sys_rst_IBUF_inst/O
                         net (fo=179, routed)         5.639     6.965    pdmIN_inst/CIC_inst/sys_rst_IBUF
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124     7.089 r  pdmIN_inst/CIC_inst/count[0]_i_1/O
                         net (fo=16, routed)          0.722     7.810    pdmIN_inst/CIC_inst/count[0]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  pdmIN_inst/CIC_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            pdmIN_inst/CIC_inst/count_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.810ns  (logic 1.449ns (18.557%)  route 6.361ns (81.443%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sys_rst_IBUF_inst/O
                         net (fo=179, routed)         5.639     6.965    pdmIN_inst/CIC_inst/sys_rst_IBUF
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124     7.089 r  pdmIN_inst/CIC_inst/count[0]_i_1/O
                         net (fo=16, routed)          0.722     7.810    pdmIN_inst/CIC_inst/count[0]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  pdmIN_inst/CIC_inst/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            pdmIN_inst/CIC_inst/count_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.810ns  (logic 1.449ns (18.557%)  route 6.361ns (81.443%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sys_rst_IBUF_inst/O
                         net (fo=179, routed)         5.639     6.965    pdmIN_inst/CIC_inst/sys_rst_IBUF
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124     7.089 r  pdmIN_inst/CIC_inst/count[0]_i_1/O
                         net (fo=16, routed)          0.722     7.810    pdmIN_inst/CIC_inst/count[0]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  pdmIN_inst/CIC_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            pdmIN_inst/CIC_inst/count_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.810ns  (logic 1.449ns (18.557%)  route 6.361ns (81.443%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sys_rst_IBUF_inst/O
                         net (fo=179, routed)         5.639     6.965    pdmIN_inst/CIC_inst/sys_rst_IBUF
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124     7.089 r  pdmIN_inst/CIC_inst/count[0]_i_1/O
                         net (fo=16, routed)          0.722     7.810    pdmIN_inst/CIC_inst/count[0]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  pdmIN_inst/CIC_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            pdmIN_inst/CIC_inst/count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.662ns  (logic 1.449ns (18.916%)  route 6.213ns (81.084%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sys_rst_IBUF_inst/O
                         net (fo=179, routed)         5.639     6.965    pdmIN_inst/CIC_inst/sys_rst_IBUF
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124     7.089 r  pdmIN_inst/CIC_inst/count[0]_i_1/O
                         net (fo=16, routed)          0.573     7.662    pdmIN_inst/CIC_inst/count[0]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  pdmIN_inst/CIC_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            pdmIN_inst/CIC_inst/count_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.662ns  (logic 1.449ns (18.916%)  route 6.213ns (81.084%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sys_rst_IBUF_inst/O
                         net (fo=179, routed)         5.639     6.965    pdmIN_inst/CIC_inst/sys_rst_IBUF
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124     7.089 r  pdmIN_inst/CIC_inst/count[0]_i_1/O
                         net (fo=16, routed)          0.573     7.662    pdmIN_inst/CIC_inst/count[0]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  pdmIN_inst/CIC_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdmIN_inst/CIC_inst/d9_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdmIN_inst/CIC_inst/d_d9_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  pdmIN_inst/CIC_inst/d9_reg[0]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdmIN_inst/CIC_inst/d9_reg[0]/Q
                         net (fo=3, routed)           0.067     0.208    pdmIN_inst/CIC_inst/d9[0]
    SLICE_X1Y78          FDRE                                         r  pdmIN_inst/CIC_inst/d_d9_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdmIN_inst/CIC_inst/d9_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdmIN_inst/CIC_inst/d_d9_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  pdmIN_inst/CIC_inst/d9_reg[2]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdmIN_inst/CIC_inst/d9_reg[2]/Q
                         net (fo=3, routed)           0.067     0.208    pdmIN_inst/CIC_inst/d9[2]
    SLICE_X1Y78          FDRE                                         r  pdmIN_inst/CIC_inst/d_d9_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdmIN_inst/CIC_inst/d9_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdmIN_inst/CIC_inst/d_d9_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  pdmIN_inst/CIC_inst/d9_reg[4]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdmIN_inst/CIC_inst/d9_reg[4]/Q
                         net (fo=3, routed)           0.067     0.208    pdmIN_inst/CIC_inst/d9[4]
    SLICE_X1Y79          FDRE                                         r  pdmIN_inst/CIC_inst/d_d9_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdmIN_inst/CIC_inst/d9_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdmIN_inst/CIC_inst/d_d9_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  pdmIN_inst/CIC_inst/d9_reg[5]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdmIN_inst/CIC_inst/d9_reg[5]/Q
                         net (fo=3, routed)           0.067     0.208    pdmIN_inst/CIC_inst/d9[5]
    SLICE_X1Y79          FDRE                                         r  pdmIN_inst/CIC_inst/d_d9_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdmIN_inst/CIC_inst/d9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdmIN_inst/CIC_inst/d_d9_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  pdmIN_inst/CIC_inst/d9_reg[6]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdmIN_inst/CIC_inst/d9_reg[6]/Q
                         net (fo=3, routed)           0.067     0.208    pdmIN_inst/CIC_inst/d9[6]
    SLICE_X1Y79          FDRE                                         r  pdmIN_inst/CIC_inst/d_d9_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdmIN_inst/CIC_inst/d9_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdmIN_inst/CIC_inst/d_d9_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  pdmIN_inst/CIC_inst/d9_reg[7]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdmIN_inst/CIC_inst/d9_reg[7]/Q
                         net (fo=3, routed)           0.067     0.208    pdmIN_inst/CIC_inst/d9[7]
    SLICE_X1Y79          FDRE                                         r  pdmIN_inst/CIC_inst/d_d9_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdmIN_inst/CIC_inst/d9_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdmIN_inst/CIC_inst/d_d9_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  pdmIN_inst/CIC_inst/d9_reg[1]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdmIN_inst/CIC_inst/d9_reg[1]/Q
                         net (fo=3, routed)           0.068     0.209    pdmIN_inst/CIC_inst/d9[1]
    SLICE_X1Y78          FDRE                                         r  pdmIN_inst/CIC_inst/d_d9_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdmIN_inst/CIC_inst/d9_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdmIN_inst/CIC_inst/d_d9_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  pdmIN_inst/CIC_inst/d9_reg[3]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdmIN_inst/CIC_inst/d9_reg[3]/Q
                         net (fo=3, routed)           0.068     0.209    pdmIN_inst/CIC_inst/d9[3]
    SLICE_X1Y78          FDRE                                         r  pdmIN_inst/CIC_inst/d_d9_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdmIN_inst/CIC_inst/d10_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdmIN_inst/CIC_inst/d_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  pdmIN_inst/CIC_inst/d10_reg[9]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdmIN_inst/CIC_inst/d10_reg[9]/Q
                         net (fo=1, routed)           0.114     0.255    pdmIN_inst/CIC_inst/p_0_in[5]
    SLICE_X0Y81          FDRE                                         r  pdmIN_inst/CIC_inst/d_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdmIN_inst/CIC_inst/d10_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdmIN_inst/CIC_inst/d_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  pdmIN_inst/CIC_inst/d10_reg[10]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pdmIN_inst/CIC_inst/d10_reg[10]/Q
                         net (fo=1, routed)           0.115     0.256    pdmIN_inst/CIC_inst/p_0_in[6]
    SLICE_X0Y81          FDRE                                         r  pdmIN_inst/CIC_inst/d_out_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@106.390ns period=212.779ns})
  Destination:            MIC_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.202ns  (logic 3.614ns (44.062%)  route 4.588ns (55.937%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.992ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    106.390   106.390 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   106.390 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.575   107.965    pdmIN_inst/clkwizInst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   104.632 f  pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   106.294    pdmIN_inst/clkwizInst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   106.390 f  pdmIN_inst/clkwizInst/inst/clkout1_buf/O
                         net (fo=1, routed)           2.927   109.316    MIC_CLK_OBUF
    E12                  OBUF (Prop_obuf_I_O)         3.518   112.835 f  MIC_CLK_OBUF_inst/O
                         net (fo=0)                   0.000   112.835    MIC_CLK
    E12                                                               f  MIC_CLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@106.390ns period=212.779ns})
  Destination:            MIC_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.478ns  (logic 1.245ns (50.258%)  route 1.232ns (49.742%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.992ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.549     0.549    pdmIN_inst/clkwizInst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    pdmIN_inst/clkwizInst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  pdmIN_inst/clkwizInst/inst/clkout1_buf/O
                         net (fo=1, routed)           0.746     0.746    MIC_CLK_OBUF
    E12                  OBUF (Prop_obuf_I_O)         1.219     1.966 r  MIC_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.966    MIC_CLK
    E12                                                               r  MIC_CLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.119%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.774ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.403ns
    Phase Error              (PE):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     40.000    40.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.575    41.575    pdmIN_inst/clkwizInst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    38.243 f  pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661    39.904    pdmIN_inst/clkwizInst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    40.000 f  pdmIN_inst/clkwizInst/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    41.575    pdmIN_inst/clkwizInst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.774ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.403ns
    Phase Error              (PE):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.549     0.549    pdmIN_inst/clkwizInst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    pdmIN_inst/clkwizInst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  pdmIN_inst/clkwizInst/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    pdmIN_inst/clkwizInst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  pdmIN_inst/clkwizInst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





