
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-Lite <build 71107>)
| Date         : Sat Nov 13 14:56:07 2021
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 jtag_TCK                 1000.000     {0 500}        Declared               233           0  {jtag_TCK}
 clk_Inferred             1000.000     {0 500}        Declared              2496           0  {clk} 
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                          1000.000     {0 500}        Declared                98           0  {top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q}
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                          1000.000     {0 500}        Declared                 8           0  {top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 jtag_TCK                      asynchronous               jtag_TCK                                
 Inferred_clock_group          asynchronous               clk_Inferred                            
 Inferred_clock_group_0        asynchronous               top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
 Inferred_clock_group_1        asynchronous               top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 jtag_TCK                     1.000 MHz     131.787 MHz       1000.000          7.588        496.206
 clk_Inferred                 1.000 MHz      29.496 MHz       1000.000         33.903        966.097
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                              1.000 MHz     134.662 MHz       1000.000          7.426        992.574
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                              1.000 MHz     500.751 MHz       1000.000          1.997        998.003
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   496.206       0.000              0            753
 clk_Inferred           clk_Inferred               966.097       0.000              0          12432
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   992.574       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   998.003       0.000              0             12
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.209       0.000              0            753
 clk_Inferred           clk_Inferred                 0.146       0.000              0          12432
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.163       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.377       0.000              0             12
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.336       0.000              0            233
 clk_Inferred                                      498.011       0.000              0           2496
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.247       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.225       0.000              0              8
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   497.059       0.000              0            753
 clk_Inferred           clk_Inferred               972.651       0.000              0          12432
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   994.033       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   998.477       0.000              0             12
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.258       0.000              0            753
 clk_Inferred           clk_Inferred                 0.171       0.000              0          12432
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.242       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.344       0.000              0             12
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.476       0.000              0            233
 clk_Inferred                                      499.055       0.000              0           2496
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.639       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.670       0.000              0              8
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.897
  Launch Clock Delay      :  5.766
  Clock Pessimism Removal :  0.586

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.555     503.951         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.951 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.815     505.766         ntclkbufg_0      
 CLMS_86_93/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMS_86_93/Q1                     tco                   0.241     506.007 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.603     506.610         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_90_72/Y0                     td                    0.387     506.997 r       u_jtag_top/u_jtag_driver/N116_2/gateop_perm/Z
                                   net (fanout=19)       0.781     507.778         u_jtag_top/u_jtag_driver/N282
 CLMA_90_88/Y1                     td                    0.169     507.947 r       u_jtag_top/u_jtag_driver/N230_20[17]_3/gateop_perm/Z
                                   net (fanout=24)       1.103     509.050         u_jtag_top/u_jtag_driver/_N22823
 CLMA_78_64/AD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.050         Logic Levels: 2  
                                                                                   Logic: 0.797ns(24.269%), Route: 2.487ns(75.731%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.252    1003.365         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.365 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.532    1004.897         ntclkbufg_0      
 CLMA_78_64/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.586    1005.483                          
 clock uncertainty                                      -0.050    1005.433                          

 Setup time                                             -0.177    1005.256                          

 Data required time                                               1005.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.256                          
 Data arrival time                                                -509.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.206                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[38]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.897
  Launch Clock Delay      :  5.766
  Clock Pessimism Removal :  0.586

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.555     503.951         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.951 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.815     505.766         ntclkbufg_0      
 CLMS_86_93/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMS_86_93/Q1                     tco                   0.241     506.007 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.603     506.610         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_90_72/Y0                     td                    0.387     506.997 r       u_jtag_top/u_jtag_driver/N116_2/gateop_perm/Z
                                   net (fanout=19)       0.781     507.778         u_jtag_top/u_jtag_driver/N282
 CLMA_90_88/Y1                     td                    0.169     507.947 r       u_jtag_top/u_jtag_driver/N230_20[17]_3/gateop_perm/Z
                                   net (fanout=24)       1.103     509.050         u_jtag_top/u_jtag_driver/_N22823
 CLMA_78_64/BD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[38]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.050         Logic Levels: 2  
                                                                                   Logic: 0.797ns(24.269%), Route: 2.487ns(75.731%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.252    1003.365         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.365 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.532    1004.897         ntclkbufg_0      
 CLMA_78_64/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[38]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.586    1005.483                          
 clock uncertainty                                      -0.050    1005.433                          

 Setup time                                             -0.171    1005.262                          

 Data required time                                               1005.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.262                          
 Data arrival time                                                -509.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.212                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[34]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.268  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  5.766
  Clock Pessimism Removal :  0.586

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.555     503.951         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.951 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.815     505.766         ntclkbufg_0      
 CLMS_86_93/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMS_86_93/Q1                     tco                   0.241     506.007 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.603     506.610         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_90_72/Y0                     td                    0.387     506.997 r       u_jtag_top/u_jtag_driver/N116_2/gateop_perm/Z
                                   net (fanout=19)       0.781     507.778         u_jtag_top/u_jtag_driver/N282
 CLMA_90_88/Y1                     td                    0.169     507.947 r       u_jtag_top/u_jtag_driver/N230_20[17]_3/gateop_perm/Z
                                   net (fanout=24)       0.965     508.912         u_jtag_top/u_jtag_driver/_N22823
 CLMS_78_77/CD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[34]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.912         Logic Levels: 2  
                                                                                   Logic: 0.797ns(25.334%), Route: 2.349ns(74.666%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.252    1003.365         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.365 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.547    1004.912         ntclkbufg_0      
 CLMS_78_77/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[34]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.586    1005.498                          
 clock uncertainty                                      -0.050    1005.448                          

 Setup time                                             -0.180    1005.268                          

 Data required time                                               1005.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.268                          
 Data arrival time                                                -508.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[11]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.780
  Launch Clock Delay      :  4.902
  Clock Pessimism Removal :  -0.606

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.252       3.365         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.365 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.537       4.902         ntclkbufg_0      
 CLMS_78_69/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[11]/opit_0_L5Q_perm/CLK

 CLMS_78_69/Q3                     tco                   0.223       5.125 f       u_jtag_top/u_jtag_driver/shift_reg[11]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.291       5.416         u_jtag_top/u_jtag_driver/shift_reg [11]
 CLMS_86_69/CD                                                             f       u_jtag_top/u_jtag_driver/dtm_req_data[11]/opit_0_inv/D

 Data arrival time                                                   5.416         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.385%), Route: 0.291ns(56.615%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.676       3.971         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.971 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.809       5.780         ntclkbufg_0      
 CLMS_86_69/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[11]/opit_0_inv/CLK
 clock pessimism                                        -0.606       5.174                          
 clock uncertainty                                       0.000       5.174                          

 Hold time                                               0.033       5.207                          

 Data required time                                                  5.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.207                          
 Data arrival time                                                  -5.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.209                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[37]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.282  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.785
  Launch Clock Delay      :  4.897
  Clock Pessimism Removal :  -0.606

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.252       3.365         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.365 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.532       4.897         ntclkbufg_0      
 CLMA_78_64/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/CLK

 CLMA_78_64/Q0                     tco                   0.223       5.120 f       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.388       5.508         u_jtag_top/u_jtag_driver/shift_reg [37]
 CLMS_86_73/CD                                                             f       u_jtag_top/u_jtag_driver/dtm_req_data[37]/opit_0_inv/D

 Data arrival time                                                   5.508         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.498%), Route: 0.388ns(63.502%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.676       3.971         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.971 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.814       5.785         ntclkbufg_0      
 CLMS_86_73/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[37]/opit_0_inv/CLK
 clock pessimism                                        -0.606       5.179                          
 clock uncertainty                                       0.000       5.179                          

 Hold time                                               0.033       5.212                          

 Data required time                                                  5.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.212                          
 Data arrival time                                                  -5.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[36]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.785
  Launch Clock Delay      :  4.902
  Clock Pessimism Removal :  -0.606

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.252       3.365         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.365 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.537       4.902         ntclkbufg_0      
 CLMS_78_69/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_MUX4TO1Q/CLK

 CLMS_78_69/Q0                     tco                   0.223       5.125 f       u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.395       5.520         u_jtag_top/u_jtag_driver/shift_reg [36]
 CLMS_86_73/AD                                                             f       u_jtag_top/u_jtag_driver/dtm_req_data[36]/opit_0_inv/D

 Data arrival time                                                   5.520         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.084%), Route: 0.395ns(63.916%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.676       3.971         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.971 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.814       5.785         ntclkbufg_0      
 CLMS_86_73/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[36]/opit_0_inv/CLK
 clock pessimism                                        -0.606       5.179                          
 clock uncertainty                                       0.000       5.179                          

 Hold time                                               0.033       5.212                          

 Data required time                                                  5.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.212                          
 Data arrival time                                                  -5.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op2_ff/qout_r[4]/opit_0_MUX4TO1Q/I3
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.753
  Launch Clock Delay      :  4.395
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.831       4.395         ntclkbufg_1      
 CLMA_70_157/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK

 CLMA_70_157/Q0                    tco                   0.261       4.656 r       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        3.232       7.888         u_tinyriscv/ie_op2_o [11]
 CLMA_114_288/COUT                 td                    0.326       8.214 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.214         u_tinyriscv/u_ex/_N1642
                                                         0.060       8.274 r       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       8.274         u_tinyriscv/u_ex/_N1644
 CLMA_114_292/COUT                 td                    0.097       8.371 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.371         u_tinyriscv/u_ex/_N1646
                                                         0.060       8.431 r       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       8.431         u_tinyriscv/u_ex/_N1648
 CLMA_114_296/COUT                 td                    0.097       8.528 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.528         u_tinyriscv/u_ex/_N1650
                                                         0.060       8.588 r       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       8.588         u_tinyriscv/u_ex/_N1652
 CLMA_114_300/COUT                 td                    0.097       8.685 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.685         u_tinyriscv/u_ex/_N1654
                                                         0.060       8.745 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       8.745         u_tinyriscv/u_ex/_N1656
 CLMA_114_304/COUT                 td                    0.097       8.842 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.842         u_tinyriscv/u_ex/_N1658
                                                         0.060       8.902 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       8.902         u_tinyriscv/u_ex/_N1660
 CLMA_114_312/Y2                   td                    0.198       9.100 r       u_tinyriscv/u_ex/N6_31/gateop_A2/Y0
                                   net (fanout=5)        1.617      10.717         u_tinyriscv/u_ex/op1_add_op2_res [30]
 CLMA_102_224/Y1                   td                    0.169      10.886 r       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=34)       1.515      12.401         m0_addr_i[30]    
 CLMA_106_128/Y0                   td                    0.164      12.565 r       u_rib/N306/gateop_perm/Z
                                   net (fanout=28)       1.257      13.822         u_rib/N306       
 CLMA_106_177/Y1                   td                    0.209      14.031 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=26)       1.680      15.711         u_rib/N308       
 CLMS_86_241/Y6CD                  td                    0.383      16.094 r       u_rib/N274_3[22]_muxf6_perm/Z
                                   net (fanout=1)        0.426      16.520         _N9333           
 CLMA_90_241/Y0                    td                    0.282      16.802 r       u_rom/N1483_5/gateop/F
                                   net (fanout=2)        0.863      17.665         u_rom/_N27132    
 CLMA_118_233/Y0                   td                    0.282      17.947 r       u_rom/N1483_16/gateop_perm/Z
                                   net (fanout=2)        0.477      18.424         u_rom/_N27143    
 CLMA_126_232/Y1                   td                    0.276      18.700 r       u_rom/N1489_16/gateop_perm/Z
                                   net (fanout=2)        0.261      18.961         u_rom/_N26275    
 CLMA_126_232/Y0                   td                    0.164      19.125 r       u_rom/N1489_18/gateop_perm/Z
                                   net (fanout=40)       1.219      20.344         _N26277          
 CLMA_126_276/Y2                   td                    0.284      20.628 r       uart_0/N454_1/gateop_perm/Z
                                   net (fanout=47)       0.777      21.405         _N22687          
 CLMA_138_268/Y1                   td                    0.382      21.787 r       u_rom/data_o[17]_1/gateop_perm/Z
                                   net (fanout=3)        0.914      22.701         u_rom/_N23051    
 CLMS_142_245/Y0                   td                    0.164      22.865 r       u_rom/data_o[3]_2/gateop_perm/Z
                                   net (fanout=2)        0.290      23.155         u_rom/_N23204    
 CLMA_146_244/Y0                   td                    0.164      23.319 r       u_rom/data_o[27]_1/gateop_perm/Z
                                   net (fanout=4)        0.806      24.125         u_rom/_N23232    
 CLMA_126_252/Y2                   td                    0.284      24.409 r       u_rom/data_o[31]_6/gateop_perm/Z
                                   net (fanout=2)        0.894      25.303         u_rom/_N23335    
 CLMA_138_236/Y0                   td                    0.282      25.585 r       u_rom/data_o[30]_12/gateop_perm/Z
                                   net (fanout=2)        0.289      25.874         u_rom/_N23366    
 CLMS_134_237/Y0                   td                    0.214      26.088 r       u_rom/data_o[16]_18/gateop_perm/Z
                                   net (fanout=2)        0.423      26.511         u_rom/_N23431    
 CLMA_130_232/Y1                   td                    0.276      26.787 r       u_rom/data_o[4]_8/gateop_perm/Z
                                   net (fanout=3)        1.714      28.501         s0_data_i[4]     
 CLMA_114_132/Y1                   td                    0.169      28.670 r       u_rib/m0_data_o_1[4]/gateop_perm/Z
                                   net (fanout=3)        0.933      29.603         _N18049          
 CLMA_118_177/Y6AB                 td                    0.382      29.985 r       u_tinyriscv/u_ex/reg_wdata_32[4]_muxf6/F
                                   net (fanout=1)        1.015      31.000         u_tinyriscv/u_ex/_N13177
 CLMA_106_217/Y6AB                 td                    0.214      31.214 r       u_tinyriscv/u_ex/reg_wdata_35[4]_muxf6/F
                                   net (fanout=5)        2.459      33.673         u_tinyriscv/_N13273
 CLMA_50_141/Y1                    td                    0.169      33.842 r       u_tinyriscv/u_ex/N37_42/gateop_perm/Z
                                   net (fanout=3)        1.067      34.909         u_tinyriscv/ex_reg_wdata_o [4]
 CLMS_86_137/Y0                    td                    0.282      35.191 r       u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r[4]/opit_0_MUX4TO1Q/F
                                   net (fanout=1)        1.067      36.258         u_tinyriscv/u_regs/N42 [4]
 CLMA_90_168/Y0                    td                    0.282      36.540 r       u_tinyriscv/u_id/op2_o_10[4]/gateop/F
                                   net (fanout=1)        1.264      37.804         u_tinyriscv/u_id/_N7690
 CLMS_86_217/B0                                                            r       u_tinyriscv/u_id_ex/op2_ff/qout_r[4]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  37.804         Logic Levels: 28 
                                                                                   Logic: 6.950ns(20.803%), Route: 26.459ns(79.197%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.561    1003.753         ntclkbufg_1      
 CLMS_86_217/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[4]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.372    1004.125                          
 clock uncertainty                                      -0.050    1004.075                          

 Setup time                                             -0.174    1003.901                          

 Data required time                                               1003.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.901                          
 Data arrival time                                                 -37.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       966.097                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_10/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.758
  Launch Clock Delay      :  4.395
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.831       4.395         ntclkbufg_1      
 CLMA_70_157/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK

 CLMA_70_157/Q0                    tco                   0.261       4.656 r       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        3.232       7.888         u_tinyriscv/ie_op2_o [11]
 CLMA_114_288/COUT                 td                    0.326       8.214 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.214         u_tinyriscv/u_ex/_N1642
                                                         0.060       8.274 r       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       8.274         u_tinyriscv/u_ex/_N1644
 CLMA_114_292/COUT                 td                    0.097       8.371 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.371         u_tinyriscv/u_ex/_N1646
                                                         0.060       8.431 r       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       8.431         u_tinyriscv/u_ex/_N1648
 CLMA_114_296/COUT                 td                    0.097       8.528 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.528         u_tinyriscv/u_ex/_N1650
                                                         0.060       8.588 r       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       8.588         u_tinyriscv/u_ex/_N1652
 CLMA_114_300/COUT                 td                    0.097       8.685 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.685         u_tinyriscv/u_ex/_N1654
                                                         0.060       8.745 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       8.745         u_tinyriscv/u_ex/_N1656
 CLMA_114_304/COUT                 td                    0.097       8.842 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.842         u_tinyriscv/u_ex/_N1658
                                                         0.060       8.902 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       8.902         u_tinyriscv/u_ex/_N1660
 CLMA_114_312/Y2                   td                    0.198       9.100 r       u_tinyriscv/u_ex/N6_31/gateop_A2/Y0
                                   net (fanout=5)        1.617      10.717         u_tinyriscv/u_ex/op1_add_op2_res [30]
 CLMA_102_224/Y1                   td                    0.169      10.886 r       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=34)       1.515      12.401         m0_addr_i[30]    
 CLMA_106_128/Y0                   td                    0.164      12.565 r       u_rib/N306/gateop_perm/Z
                                   net (fanout=28)       1.257      13.822         u_rib/N306       
 CLMA_106_177/Y1                   td                    0.209      14.031 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=26)       1.444      15.475         u_rib/N308       
 CLMA_94_220/Y6AB                  td                    0.382      15.857 r       u_rib/N274_3[8]_muxf6_perm/Z
                                   net (fanout=67)       2.312      18.169         _N9319           
 CLMA_126_324/Y0                   td                    0.282      18.451 r       u_jtag_top/u_jtag_driver/N253_1/gateop_perm/Z
                                   net (fanout=48)       0.739      19.190         _N22640          
 CLMA_130_313/Y0                   td                    0.164      19.354 r       u_rom/N1498_27/gateop_perm/Z
                                   net (fanout=6)        0.632      19.986         u_rom/_N22822    
 CLMA_138_297/Y0                   td                    0.214      20.200 r       u_rom/N1508_189_10/gateop/F
                                   net (fanout=1)        0.460      20.660         u_rom/_N26050    
 CLMA_138_285/Y0                   td                    0.164      20.824 r       u_rom/N1508_189_37/gateop_perm/Z
                                   net (fanout=1)        0.296      21.120         u_rom/_N26075    
 CLMS_134_285/Y0                   td                    0.164      21.284 r       u_rom/N1508_189_51/gateop_perm/Z
                                   net (fanout=1)        0.296      21.580         u_rom/_N26080    
 CLMA_134_288/Y0                   td                    0.387      21.967 r       u_rom/N1508_189_55/gateop_perm/Z
                                   net (fanout=1)        0.796      22.763         u_rom/_N26083    
 CLMA_134_312/Y1                   td                    0.377      23.140 r       u_rom/N1508_189_56/gateop_perm/Z
                                   net (fanout=1)        0.454      23.594         u_rom/_N26084    
 CLMA_134_304/Y0                   td                    0.282      23.876 r       u_rom/N1508_188/gateop_perm/Z
                                   net (fanout=1)        0.420      24.296         u_rom/_N22049    
 CLMA_138_305/Y0                   td                    0.164      24.460 r       u_rom/N1508_58/gateop_perm/Z
                                   net (fanout=1)        0.595      25.055         u_rom/_N21919    
 CLMA_126_300/Y0                   td                    0.383      25.438 r       u_rom/N1508_18_42/gateop_perm/Z
                                   net (fanout=2)        1.183      26.621         u_rom/_N21879    
 CLMS_126_249/Y1                   td                    0.276      26.897 r       u_rom/data_o[2]_15/gateop_perm/Z
                                   net (fanout=2)        0.455      27.352         u_rom/_N23418    
 CLMA_130_240/Y0                   td                    0.387      27.739 r       u_rom/data_o[10]_86/gateop_perm/Z
                                   net (fanout=2)        1.317      29.056         _N10439          
 CLMA_130_156/Y1                   td                    0.276      29.332 r       u_rib/m0_data_o_1[10]_1/gateop_perm/Z
                                   net (fanout=5)        0.992      30.324         _N18055          
 CLMA_118_188/Y2                   td                    0.216      30.540 r       u_tinyriscv/u_ex/N402[10]/gateop_perm/Z
                                   net (fanout=1)        0.262      30.802         u_tinyriscv/u_ex/N438 [10]
 CLMA_118_188/Y3                   td                    0.207      31.009 r       u_tinyriscv/u_ex/reg_wdata_32[10]/gateop/F
                                   net (fanout=1)        1.076      32.085         u_tinyriscv/u_ex/_N13183
 CLMA_114_224/Y6CD                 td                    0.393      32.478 r       u_tinyriscv/u_ex/reg_wdata_35[10]_muxf6/F
                                   net (fanout=6)        1.877      34.355         u_tinyriscv/_N13279
 CLMA_54_180/Y0                    td                    0.164      34.519 r       u_tinyriscv/u_ex/N37_60/gateop_perm/Z
                                   net (fanout=3)        1.124      35.643         u_tinyriscv/ex_reg_wdata_o [10]
 CLMA_58_109/Y3                    td                    0.169      35.812 r       u_tinyriscv/u_regs/N79[10]/gateop_perm/Z
                                   net (fanout=6)        2.549      38.361         u_tinyriscv/u_regs/N79 [10]
 CLMS_54_233/BD                                                            r       u_tinyriscv/u_regs/regs_1_0_10/gateop/WD

 Data arrival time                                                  38.361         Logic Levels: 28 
                                                                                   Logic: 7.066ns(20.803%), Route: 26.900ns(79.197%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.566    1003.758         ntclkbufg_1      
 CLMS_54_233/CLK                                                           r       u_tinyriscv/u_regs/regs_1_0_10/gateop/WCLK
 clock pessimism                                         0.598    1004.356                          
 clock uncertainty                                      -0.050    1004.306                          

 Setup time                                              0.291    1004.597                          

 Data required time                                               1004.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.597                          
 Data arrival time                                                 -38.361                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       966.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op2_ff/qout_r[2]/opit_0_MUX4TO1Q/I0
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.718
  Launch Clock Delay      :  4.395
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.831       4.395         ntclkbufg_1      
 CLMA_70_157/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK

 CLMA_70_157/Q0                    tco                   0.261       4.656 r       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        3.232       7.888         u_tinyriscv/ie_op2_o [11]
 CLMA_114_288/COUT                 td                    0.326       8.214 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.214         u_tinyriscv/u_ex/_N1642
                                                         0.060       8.274 r       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       8.274         u_tinyriscv/u_ex/_N1644
 CLMA_114_292/COUT                 td                    0.097       8.371 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.371         u_tinyriscv/u_ex/_N1646
                                                         0.060       8.431 r       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       8.431         u_tinyriscv/u_ex/_N1648
 CLMA_114_296/COUT                 td                    0.097       8.528 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.528         u_tinyriscv/u_ex/_N1650
                                                         0.060       8.588 r       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       8.588         u_tinyriscv/u_ex/_N1652
 CLMA_114_300/COUT                 td                    0.097       8.685 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.685         u_tinyriscv/u_ex/_N1654
                                                         0.060       8.745 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       8.745         u_tinyriscv/u_ex/_N1656
 CLMA_114_304/COUT                 td                    0.097       8.842 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.842         u_tinyriscv/u_ex/_N1658
                                                         0.060       8.902 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       8.902         u_tinyriscv/u_ex/_N1660
 CLMA_114_312/Y2                   td                    0.198       9.100 r       u_tinyriscv/u_ex/N6_31/gateop_A2/Y0
                                   net (fanout=5)        1.617      10.717         u_tinyriscv/u_ex/op1_add_op2_res [30]
 CLMA_102_224/Y1                   td                    0.169      10.886 r       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=34)       1.515      12.401         m0_addr_i[30]    
 CLMA_106_128/Y0                   td                    0.164      12.565 r       u_rib/N306/gateop_perm/Z
                                   net (fanout=28)       1.257      13.822         u_rib/N306       
 CLMA_106_177/Y1                   td                    0.209      14.031 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=26)       1.444      15.475         u_rib/N308       
 CLMA_94_220/Y6AB                  td                    0.382      15.857 r       u_rib/N274_3[8]_muxf6_perm/Z
                                   net (fanout=67)       2.312      18.169         _N9319           
 CLMA_126_324/Y0                   td                    0.282      18.451 r       u_jtag_top/u_jtag_driver/N253_1/gateop_perm/Z
                                   net (fanout=48)       0.739      19.190         _N22640          
 CLMA_130_313/Y0                   td                    0.164      19.354 r       u_rom/N1498_27/gateop_perm/Z
                                   net (fanout=6)        0.632      19.986         u_rom/_N22822    
 CLMA_138_297/Y0                   td                    0.214      20.200 r       u_rom/N1508_189_10/gateop/F
                                   net (fanout=1)        0.460      20.660         u_rom/_N26050    
 CLMA_138_285/Y0                   td                    0.164      20.824 r       u_rom/N1508_189_37/gateop_perm/Z
                                   net (fanout=1)        0.296      21.120         u_rom/_N26075    
 CLMS_134_285/Y0                   td                    0.164      21.284 r       u_rom/N1508_189_51/gateop_perm/Z
                                   net (fanout=1)        0.296      21.580         u_rom/_N26080    
 CLMA_134_288/Y0                   td                    0.387      21.967 r       u_rom/N1508_189_55/gateop_perm/Z
                                   net (fanout=1)        0.796      22.763         u_rom/_N26083    
 CLMA_134_312/Y1                   td                    0.377      23.140 r       u_rom/N1508_189_56/gateop_perm/Z
                                   net (fanout=1)        0.454      23.594         u_rom/_N26084    
 CLMA_134_304/Y0                   td                    0.282      23.876 r       u_rom/N1508_188/gateop_perm/Z
                                   net (fanout=1)        0.420      24.296         u_rom/_N22049    
 CLMA_138_305/Y0                   td                    0.164      24.460 r       u_rom/N1508_58/gateop_perm/Z
                                   net (fanout=1)        0.595      25.055         u_rom/_N21919    
 CLMA_126_300/Y0                   td                    0.383      25.438 r       u_rom/N1508_18_42/gateop_perm/Z
                                   net (fanout=2)        1.183      26.621         u_rom/_N21879    
 CLMS_126_249/Y1                   td                    0.276      26.897 r       u_rom/data_o[2]_15/gateop_perm/Z
                                   net (fanout=2)        0.455      27.352         u_rom/_N23418    
 CLMA_130_240/Y0                   td                    0.387      27.739 r       u_rom/data_o[10]_86/gateop_perm/Z
                                   net (fanout=2)        1.317      29.056         _N10439          
 CLMA_130_156/Y1                   td                    0.276      29.332 r       u_rib/m0_data_o_1[10]_1/gateop_perm/Z
                                   net (fanout=5)        0.765      30.097         _N18055          
 CLMA_126_180/Y2                   td                    0.216      30.313 r       u_tinyriscv/u_ex/N391_1[2]/gateop_perm/Z
                                   net (fanout=1)        0.849      31.162         u_tinyriscv/u_ex/_N5252
 CLMA_118_189/Y3                   td                    0.209      31.371 r       u_tinyriscv/u_ex/reg_wdata_29[2]/gateop/F
                                   net (fanout=1)        0.650      32.021         u_tinyriscv/u_ex/_N13079
 CLMA_106_181/Y6CD                 td                    0.217      32.238 r       u_tinyriscv/u_ex/reg_wdata_35[2]_muxf6/F
                                   net (fanout=1)        0.983      33.221         u_tinyriscv/u_ex/_N13271
 CLMA_82_164/Y3                    td                    0.207      33.428 r       u_tinyriscv/u_ex/N37_36/gateop/F
                                   net (fanout=3)        0.988      34.416         u_tinyriscv/ex_reg_wdata_o [2]
 CLMA_58_157/Y0                    td                    0.282      34.698 r       u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r[2]/opit_0_MUX4TO1Q/F
                                   net (fanout=1)        0.950      35.648         u_tinyriscv/u_regs/N42 [2]
 CLMA_66_152/Y3                    td                    0.276      35.924 r       u_tinyriscv/u_id/op2_o_10[2]/gateop/F
                                   net (fanout=1)        1.481      37.405         u_tinyriscv/u_id/_N7688
 CLMA_86_188/AD                                                            r       u_tinyriscv/u_id_ex/op2_ff/qout_r[2]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  37.405         Logic Levels: 29 
                                                                                   Logic: 7.324ns(22.187%), Route: 25.686ns(77.813%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.526    1003.718         ntclkbufg_1      
 CLMA_86_188/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[2]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.372    1004.090                          
 clock uncertainty                                      -0.050    1004.040                          

 Setup time                                             -0.177    1003.863                          

 Data required time                                               1003.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.863                          
 Data arrival time                                                 -37.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       966.458                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_div/state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_div/count[30]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.412
  Launch Clock Delay      :  3.767
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.575       3.767         ntclkbufg_1      
 CLMA_38_124/CLK                                                           r       u_tinyriscv/u_div/state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q2                    tco                   0.223       3.990 f       u_tinyriscv/u_div/state_1/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.114       4.104         u_tinyriscv/u_div/state_1
 CLMS_38_117/C4                                                            f       u_tinyriscv/u_div/count[30]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.104         Logic Levels: 0  
                                                                                   Logic: 0.223ns(66.172%), Route: 0.114ns(33.828%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.848       4.412         ntclkbufg_1      
 CLMS_38_117/CLK                                                           r       u_tinyriscv/u_div/count[30]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.040                          
 clock uncertainty                                       0.000       4.040                          

 Hold time                                              -0.082       3.958                          

 Data required time                                                  3.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.958                          
 Data arrival time                                                  -4.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.146                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_csr_reg/mstatus[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_clint/data_o[11]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.451
  Launch Clock Delay      :  3.779
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.587       3.779         ntclkbufg_1      
 CLMA_22_244/CLK                                                           r       u_tinyriscv/u_csr_reg/mstatus[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_244/Q0                    tco                   0.223       4.002 f       u_tinyriscv/u_csr_reg/mstatus[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.188       4.190         u_tinyriscv/csr_clint_csr_mstatus [11]
 CLMS_18_249/A4                                                            f       u_tinyriscv/u_clint/data_o[11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.190         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.258%), Route: 0.188ns(45.742%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.887       4.451         ntclkbufg_1      
 CLMS_18_249/CLK                                                           r       u_tinyriscv/u_clint/data_o[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.079                          
 clock uncertainty                                       0.000       4.079                          

 Hold time                                              -0.081       3.998                          

 Data required time                                                  3.998                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.998                          
 Data arrival time                                                  -4.190                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.192                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/data0[31]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/dm_reg_wdata[31]/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.444
  Launch Clock Delay      :  3.785
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.593       3.785         ntclkbufg_1      
 CLMA_70_121/CLK                                                           r       u_jtag_top/u_jtag_dm/data0[31]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_121/Q0                    tco                   0.223       4.008 f       u_jtag_top/u_jtag_dm/data0[31]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.290       4.298         u_jtag_top/u_jtag_dm/data0 [31]
 CLMA_78_124/M0                                                            f       u_jtag_top/u_jtag_dm/dm_reg_wdata[31]/opit_0_inv/D

 Data arrival time                                                   4.298         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.470%), Route: 0.290ns(56.530%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.880       4.444         ntclkbufg_1      
 CLMA_78_124/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_reg_wdata[31]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.072                          
 clock uncertainty                                       0.000       4.072                          

 Hold time                                              -0.016       4.056                          

 Data required time                                                  4.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.056                          
 Data arrival time                                                  -4.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.521
  Launch Clock Delay      :  0.824
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_26_33/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.824       0.824         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_42_53/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_53/Q0                     tco                   0.261       1.085 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.747       1.832         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.387       2.219 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.219         top_dht22_inst/DHT22_drive_inst/_N2402
 CLMA_42_37/Y3                     td                    0.380       2.599 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.489       3.088         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMS_38_41/COUT                   td                    0.431       3.519 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.519         top_dht22_inst/DHT22_drive_inst/_N2413
 CLMS_38_45/Y1                     td                    0.381       3.900 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.264       4.164         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.551 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.551         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_38_44/Y3                     td                    0.380       4.931 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.661       5.592         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_30_45/Y3                     td                    0.505       6.097 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.641       6.738         _N15             
 CLMS_38_53/Y0                     td                    0.164       6.902 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=32)       0.718       7.620         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_42_36/CE                                                             r       top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CE

 Data arrival time                                                   7.620         Logic Levels: 6  
                                                                                   Logic: 3.276ns(48.205%), Route: 3.520ns(51.795%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_26_33/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.521    1000.521         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_42_36/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CLK
 clock pessimism                                         0.000    1000.521                          
 clock uncertainty                                      -0.050    1000.471                          

 Setup time                                             -0.277    1000.194                          

 Data required time                                               1000.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.194                          
 Data arrival time                                                  -7.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.574                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[3]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.521
  Launch Clock Delay      :  0.824
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_26_33/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.824       0.824         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_42_53/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_53/Q0                     tco                   0.261       1.085 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.747       1.832         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.387       2.219 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.219         top_dht22_inst/DHT22_drive_inst/_N2402
 CLMA_42_37/Y3                     td                    0.380       2.599 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.489       3.088         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMS_38_41/COUT                   td                    0.431       3.519 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.519         top_dht22_inst/DHT22_drive_inst/_N2413
 CLMS_38_45/Y1                     td                    0.381       3.900 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.264       4.164         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.551 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.551         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_38_44/Y3                     td                    0.380       4.931 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.661       5.592         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_30_45/Y3                     td                    0.505       6.097 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.641       6.738         _N15             
 CLMS_38_53/Y0                     td                    0.164       6.902 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=32)       0.718       7.620         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_42_36/CE                                                             r       top_dht22_inst/DHT22_drive_inst/data_out[3]/opit_0/CE

 Data arrival time                                                   7.620         Logic Levels: 6  
                                                                                   Logic: 3.276ns(48.205%), Route: 3.520ns(51.795%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_26_33/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.521    1000.521         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_42_36/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[3]/opit_0/CLK
 clock pessimism                                         0.000    1000.521                          
 clock uncertainty                                      -0.050    1000.471                          

 Setup time                                             -0.277    1000.194                          

 Data required time                                               1000.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.194                          
 Data arrival time                                                  -7.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.574                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[4]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.521
  Launch Clock Delay      :  0.824
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_26_33/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.824       0.824         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_42_53/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_53/Q0                     tco                   0.261       1.085 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.747       1.832         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.387       2.219 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.219         top_dht22_inst/DHT22_drive_inst/_N2402
 CLMA_42_37/Y3                     td                    0.380       2.599 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.489       3.088         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMS_38_41/COUT                   td                    0.431       3.519 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.519         top_dht22_inst/DHT22_drive_inst/_N2413
 CLMS_38_45/Y1                     td                    0.381       3.900 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.264       4.164         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.551 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.551         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_38_44/Y3                     td                    0.380       4.931 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.661       5.592         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_30_45/Y3                     td                    0.505       6.097 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.641       6.738         _N15             
 CLMS_38_53/Y0                     td                    0.164       6.902 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=32)       0.718       7.620         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_42_36/CE                                                             r       top_dht22_inst/DHT22_drive_inst/data_out[4]/opit_0/CE

 Data arrival time                                                   7.620         Logic Levels: 6  
                                                                                   Logic: 3.276ns(48.205%), Route: 3.520ns(51.795%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_26_33/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.521    1000.521         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_42_36/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[4]/opit_0/CLK
 clock pessimism                                         0.000    1000.521                          
 clock uncertainty                                      -0.050    1000.471                          

 Setup time                                             -0.277    1000.194                          

 Data required time                                               1000.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.194                          
 Data arrival time                                                  -7.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.574                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[27]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.312  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.972
  Launch Clock Delay      :  0.660
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_26_33/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.660       0.660         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_46_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[27]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_44/Q3                     tco                   0.223       0.883 f       top_dht22_inst/DHT22_drive_inst/data_temp[27]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.236       1.119         top_dht22_inst/DHT22_drive_inst/data_temp [27]
 CLMA_50_44/M3                                                             f       top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/D

 Data arrival time                                                   1.119         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_26_33/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.972       0.972         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_50_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/CLK
 clock pessimism                                         0.000       0.972                          
 clock uncertainty                                       0.000       0.972                          

 Hold time                                              -0.016       0.956                          

 Data required time                                                  0.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.956                          
 Data arrival time                                                  -1.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.163                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[6]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.220  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.614
  Launch Clock Delay      :  0.394
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_26_33/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.394       0.394         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_38_32/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_32/Q1                     tco                   0.223       0.617 f       top_dht22_inst/DHT22_drive_inst/data_temp[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.236       0.853         top_dht22_inst/DHT22_drive_inst/data_temp [14]
 CLMS_38_37/M0                                                             f       top_dht22_inst/DHT22_drive_inst/data_out[6]/opit_0/D

 Data arrival time                                                   0.853         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_26_33/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.614       0.614         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMS_38_37/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[6]/opit_0/CLK
 clock pessimism                                         0.000       0.614                          
 clock uncertainty                                       0.000       0.614                          

 Hold time                                              -0.016       0.598                          

 Data required time                                                  0.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.598                          
 Data arrival time                                                  -0.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[9]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.220  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.614
  Launch Clock Delay      :  0.394
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_26_33/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.394       0.394         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_38_32/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_32/Q3                     tco                   0.223       0.617 f       top_dht22_inst/DHT22_drive_inst/data_temp[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.174       0.791         top_dht22_inst/DHT22_drive_inst/data_temp [8]
 CLMA_38_36/D4                                                             f       top_dht22_inst/DHT22_drive_inst/data_temp[9]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.791         Logic Levels: 0  
                                                                                   Logic: 0.223ns(56.171%), Route: 0.174ns(43.829%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_26_33/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.614       0.614         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_38_36/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       0.614                          
 clock uncertainty                                       0.000       0.614                          

 Hold time                                              -0.083       0.531                          

 Data required time                                                  0.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.531                          
 Data arrival time                                                  -0.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.517
  Launch Clock Delay      :  0.801
  Clock Pessimism Removal :  0.023

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.801       0.801         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_49/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMS_78_49/Q1                     tco                   0.261       1.062 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=5)        0.683       1.745         top_dht22_inst/HEX8_inst/N84 [7]
 CLMS_78_49/Y0                     td                    0.164       1.909 r       top_dht22_inst/HEX8_inst/N74_1/gateop_perm/Z
                                   net (fanout=5)        0.448       2.357         top_dht22_inst/HEX8_inst/_N23181
 CLMS_78_45/A4                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.357         Logic Levels: 1  
                                                                                   Logic: 0.425ns(27.314%), Route: 1.131ns(72.686%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_40/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.517    1000.517         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_45/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.023    1000.540                          
 clock uncertainty                                      -0.050    1000.490                          

 Setup time                                             -0.130    1000.360                          

 Data required time                                               1000.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.360                          
 Data arrival time                                                  -2.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.003                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.517
  Launch Clock Delay      :  0.642
  Clock Pessimism Removal :  0.125

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.642       0.642         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_45/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMS_78_45/Y2                     tco                   0.325       0.967 r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=4)        0.265       1.232         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_78_44/Y1                     td                    0.377       1.609 r       top_dht22_inst/HEX8_inst/N69_4/gateop_perm/Z
                                   net (fanout=6)        0.265       1.874         top_dht22_inst/HEX8_inst/_N22866
 CLMS_78_45/A3                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.874         Logic Levels: 1  
                                                                                   Logic: 0.702ns(56.981%), Route: 0.530ns(43.019%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_40/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.517    1000.517         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_45/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.125    1000.642                          
 clock uncertainty                                      -0.050    1000.592                          

 Setup time                                             -0.349    1000.243                          

 Data required time                                               1000.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.243                          
 Data arrival time                                                  -1.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.369                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.517
  Launch Clock Delay      :  0.801
  Clock Pessimism Removal :  0.023

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.801       0.801         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_49/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK

 CLMS_78_49/Q0                     tco                   0.261       1.062 r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/Q
                                   net (fanout=4)        0.431       1.493         top_dht22_inst/sel [7]
 CLMS_78_45/A2                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.493         Logic Levels: 0  
                                                                                   Logic: 0.261ns(37.717%), Route: 0.431ns(62.283%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_40/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.517    1000.517         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_45/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.023    1000.540                          
 clock uncertainty                                      -0.050    1000.490                          

 Setup time                                             -0.353    1000.137                          

 Data required time                                               1000.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.137                          
 Data arrival time                                                  -1.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.644                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.642
  Launch Clock Delay      :  0.517
  Clock Pessimism Removal :  -0.125

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.517       0.517         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_45/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK

 CLMS_78_45/Q1                     tco                   0.224       0.741 r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/Q
                                   net (fanout=5)        0.141       0.882         top_dht22_inst/HEX8_inst/N84 [2]
 CLMS_78_45/M1                                                             r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D

 Data arrival time                                                   0.882         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.642       0.642         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_45/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
 clock pessimism                                        -0.125       0.517                          
 clock uncertainty                                       0.000       0.517                          

 Hold time                                              -0.012       0.505                          

 Data required time                                                  0.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.505                          
 Data arrival time                                                  -0.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.801
  Launch Clock Delay      :  0.638
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.638       0.638         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_49/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK

 CLMS_78_49/Q2                     tco                   0.224       0.862 r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/Q
                                   net (fanout=5)        0.142       1.004         top_dht22_inst/HEX8_inst/N84 [6]
 CLMS_78_49/M2                                                             r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/D

 Data arrival time                                                   1.004         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.202%), Route: 0.142ns(38.798%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.801       0.801         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_49/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
 clock pessimism                                        -0.163       0.638                          
 clock uncertainty                                       0.000       0.638                          

 Hold time                                              -0.012       0.626                          

 Data required time                                                  0.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.626                          
 Data arrival time                                                  -1.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.378                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.801
  Launch Clock Delay      :  0.638
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.638       0.638         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_49/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMS_78_49/Q1                     tco                   0.224       0.862 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=5)        0.142       1.004         top_dht22_inst/HEX8_inst/N84 [7]
 CLMS_78_49/M0                                                             r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D

 Data arrival time                                                   1.004         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.202%), Route: 0.142ns(38.798%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.801       0.801         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_49/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK
 clock pessimism                                        -0.163       0.638                          
 clock uncertainty                                       0.000       0.638                          

 Hold time                                              -0.012       0.626                          

 Data required time                                                  0.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.626                          
 Data arrival time                                                  -1.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.378                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_2_1_28/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=950)      1.040       2.396         nt_rst           
 CLMA_114_120/Y2                   td                    0.216       2.612 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=10)       0.600       3.212         _N22543          
 CLMA_114_108/Y3                   td                    0.276       3.488 r       u_pwm/N89[7]/gateop/F
                                   net (fanout=3)        0.694       4.182         _N13590          
 CLMA_126_112/Y6CD                 td                    0.220       4.402 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.815       5.217         u_rib/_N28220    
 CLMA_118_133/Y3                   td                    0.169       5.386 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.294       6.680         _N18052          
 CLMA_118_189/Y2                   td                    0.389       7.069 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.755       7.824         u_tinyriscv/u_ex/N427 [7]
 CLMA_118_205/Y1                   td                    0.276       8.100 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.788       8.888         u_tinyriscv/u_ex/_N13124
 CLMA_106_196/Y1                   td                    0.207       9.095 r       u_tinyriscv/u_ex/reg_wdata_34[28]_1/gateop/F
                                   net (fanout=1)        0.885       9.980         u_tinyriscv/u_ex/_N17704
 CLMA_102_208/Y6AB                 td                    0.214      10.194 r       u_tinyriscv/u_ex/reg_wdata_35[28]_muxf6/F
                                   net (fanout=6)        1.727      11.921         u_tinyriscv/_N13297
 CLMA_58_161/Y3                    td                    0.276      12.197 r       u_tinyriscv/u_ex/N37_114/gateop_perm/Z
                                   net (fanout=3)        1.371      13.568         u_tinyriscv/ex_reg_wdata_o [28]
 CLMS_86_121/Y1                    td                    0.169      13.737 r       u_tinyriscv/u_regs/N79[28]/gateop_perm/Z
                                   net (fanout=6)        2.533      16.270         u_tinyriscv/u_regs/N79 [28]
 CLMS_78_209/CD                                                            r       u_tinyriscv/u_regs/regs_2_1_28/gateop/WD

 Data arrival time                                                  16.270         Logic Levels: 12 
                                                                                   Logic: 3.623ns(22.268%), Route: 12.647ns(77.732%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_24/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=950)      1.040       2.396         nt_rst           
 CLMA_114_120/Y2                   td                    0.216       2.612 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=10)       0.600       3.212         _N22543          
 CLMA_114_108/Y3                   td                    0.276       3.488 r       u_pwm/N89[7]/gateop/F
                                   net (fanout=3)        0.694       4.182         _N13590          
 CLMA_126_112/Y6CD                 td                    0.220       4.402 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.815       5.217         u_rib/_N28220    
 CLMA_118_133/Y3                   td                    0.169       5.386 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.294       6.680         _N18052          
 CLMA_118_189/Y2                   td                    0.389       7.069 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.755       7.824         u_tinyriscv/u_ex/N427 [7]
 CLMA_118_205/Y1                   td                    0.276       8.100 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.605       8.705         u_tinyriscv/u_ex/_N13124
 CLMA_118_217/Y2                   td                    0.213       8.918 r       u_tinyriscv/u_ex/reg_wdata_34[24]_1/gateop/F
                                   net (fanout=1)        1.168      10.086         u_tinyriscv/u_ex/_N17985
 CLMA_106_241/Y6AB                 td                    0.214      10.300 r       u_tinyriscv/u_ex/reg_wdata_35[24]_muxf6/F
                                   net (fanout=6)        1.062      11.362         u_tinyriscv/_N13293
 CLMA_58_232/Y3                    td                    0.169      11.531 r       u_tinyriscv/u_ex/N37_102/gateop_perm/Z
                                   net (fanout=3)        1.710      13.241         u_tinyriscv/ex_reg_wdata_o [24]
 CLMA_82_149/Y0                    td                    0.282      13.523 r       u_tinyriscv/u_regs/N79[24]/gateop_perm/Z
                                   net (fanout=6)        2.538      16.061         u_tinyriscv/u_regs/N79 [24]
 CLMS_66_233/CD                                                            r       u_tinyriscv/u_regs/regs_1_1_24/gateop/WD

 Data arrival time                                                  16.061         Logic Levels: 12 
                                                                                   Logic: 3.635ns(22.632%), Route: 12.426ns(77.368%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_2_0_28/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=950)      1.040       2.396         nt_rst           
 CLMA_114_120/Y2                   td                    0.216       2.612 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=10)       0.600       3.212         _N22543          
 CLMA_114_108/Y3                   td                    0.276       3.488 r       u_pwm/N89[7]/gateop/F
                                   net (fanout=3)        0.694       4.182         _N13590          
 CLMA_126_112/Y6CD                 td                    0.220       4.402 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.815       5.217         u_rib/_N28220    
 CLMA_118_133/Y3                   td                    0.169       5.386 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.294       6.680         _N18052          
 CLMA_118_189/Y2                   td                    0.389       7.069 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.755       7.824         u_tinyriscv/u_ex/N427 [7]
 CLMA_118_205/Y1                   td                    0.276       8.100 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.788       8.888         u_tinyriscv/u_ex/_N13124
 CLMA_106_196/Y1                   td                    0.207       9.095 r       u_tinyriscv/u_ex/reg_wdata_34[28]_1/gateop/F
                                   net (fanout=1)        0.885       9.980         u_tinyriscv/u_ex/_N17704
 CLMA_102_208/Y6AB                 td                    0.214      10.194 r       u_tinyriscv/u_ex/reg_wdata_35[28]_muxf6/F
                                   net (fanout=6)        1.727      11.921         u_tinyriscv/_N13297
 CLMA_58_161/Y3                    td                    0.276      12.197 r       u_tinyriscv/u_ex/N37_114/gateop_perm/Z
                                   net (fanout=3)        1.371      13.568         u_tinyriscv/ex_reg_wdata_o [28]
 CLMS_86_121/Y1                    td                    0.169      13.737 r       u_tinyriscv/u_regs/N79[28]/gateop_perm/Z
                                   net (fanout=6)        2.093      15.830         u_tinyriscv/u_regs/N79 [28]
 CLMS_66_189/CD                                                            r       u_tinyriscv/u_regs/regs_2_0_28/gateop/WD

 Data arrival time                                                  15.830         Logic Levels: 12 
                                                                                   Logic: 3.623ns(22.887%), Route: 12.207ns(77.113%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[0] (port)
Endpoint    : gpio_0/gpio_data[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V10                                                     0.000       0.000 r       gpio[0] (port)   
                                   net (fanout=1)        0.168       0.168         nt_gpio[0]       
 IOBS_152_113/DIN                  td                    0.935       1.103 r       gpio_tri[0]/opit_0/O
                                   net (fanout=1)        0.000       1.103         gpio_tri[0]/ntI  
 IOL_151_113/RX_DATA_DD            td                    0.094       1.197 r       gpio_tri[0]/opit_1/OUT
                                   net (fanout=1)        0.332       1.529         _N1              
 CLMA_130_109/A3                                                           r       gpio_0/gpio_data[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.529         Logic Levels: 2  
                                                                                   Logic: 1.029ns(67.299%), Route: 0.500ns(32.701%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_data[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=950)      0.422       1.596         nt_rst           
 CLMA_130_109/RS                                                           r       gpio_0/gpio_data[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.596         Logic Levels: 2  
                                                                                   Logic: 1.029ns(64.474%), Route: 0.567ns(35.526%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=950)      0.422       1.596         nt_rst           
 CLMA_130_109/RS                                                           r       gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.596         Logic Levels: 2  
                                                                                   Logic: 1.029ns(64.474%), Route: 0.567ns(35.526%)
====================================================================================================

{jtag_TCK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.336     499.956         0.620           High Pulse Width  CLMS_86_81/CLK          u_jtag_top/u_jtag_driver/rx/recv_rdy/opit_0_inv/CLK
 499.336     499.956         0.620           High Pulse Width  CLMS_86_77/CLK          u_jtag_top/u_jtag_driver/shift_reg[1]/opit_0_L5Q_perm/CLK
 499.336     499.956         0.620           High Pulse Width  CLMS_86_73/CLK          u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CLK
====================================================================================================

{clk_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.011     499.911         1.900           Low Pulse Width   CLMS_134_189/CLK        u_ram/_ram_0_26/gateop/WCLK
 498.011     499.911         1.900           Low Pulse Width   CLMS_54_37/CLK          u_ram/_ram_4_9/gateop/WCLK
 498.011     499.911         1.900           Low Pulse Width   CLMS_26_141/CLK         u_ram/_ram_4_30/gateop/WCLK
====================================================================================================

{top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.247     499.867         0.620           High Pulse Width  CLMS_26_57/CLK          top_dht22_inst/DHT22_drive_inst/us_cnt_clr/opit_0_inv_L5Q_perm/CLK
 499.259     499.879         0.620           High Pulse Width  CLMS_46_37/CLK          top_dht22_inst/DHT22_drive_inst/data_temp[37]/opit_0_inv_L5Q_perm/CLK
 499.259     499.879         0.620           High Pulse Width  CLMS_46_37/CLK          top_dht22_inst/DHT22_drive_inst/data_temp[32]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.225     499.845         0.620           High Pulse Width  CLMS_78_49/CLK          top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
 499.225     499.845         0.620           High Pulse Width  CLMS_78_49/CLK          top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK
 499.225     499.845         0.620           High Pulse Width  CLMS_78_49/CLK          top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.190  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.174
  Launch Clock Delay      :  4.993
  Clock Pessimism Removal :  0.629

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.404     503.528         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.528 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.465     504.993         ntclkbufg_0      
 CLMS_86_93/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMS_86_93/Q1                     tco                   0.193     505.186 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.495     505.681         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_90_72/Y0                     td                    0.310     505.991 r       u_jtag_top/u_jtag_driver/N116_2/gateop_perm/Z
                                   net (fanout=19)       0.592     506.583         u_jtag_top/u_jtag_driver/N282
 CLMA_90_88/Y1                     td                    0.135     506.718 r       u_jtag_top/u_jtag_driver/N230_20[17]_3/gateop_perm/Z
                                   net (fanout=24)       0.865     507.583         u_jtag_top/u_jtag_driver/_N22823
 CLMA_78_64/AD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.583         Logic Levels: 2  
                                                                                   Logic: 0.638ns(24.633%), Route: 1.952ns(75.367%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.963    1002.899         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.275    1004.174         ntclkbufg_0      
 CLMA_78_64/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.629    1004.803                          
 clock uncertainty                                      -0.050    1004.753                          

 Setup time                                             -0.111    1004.642                          

 Data required time                                               1004.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.642                          
 Data arrival time                                                -507.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.059                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[38]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.190  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.174
  Launch Clock Delay      :  4.993
  Clock Pessimism Removal :  0.629

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.404     503.528         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.528 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.465     504.993         ntclkbufg_0      
 CLMS_86_93/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMS_86_93/Q1                     tco                   0.193     505.186 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.495     505.681         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_90_72/Y0                     td                    0.310     505.991 r       u_jtag_top/u_jtag_driver/N116_2/gateop_perm/Z
                                   net (fanout=19)       0.592     506.583         u_jtag_top/u_jtag_driver/N282
 CLMA_90_88/Y1                     td                    0.135     506.718 r       u_jtag_top/u_jtag_driver/N230_20[17]_3/gateop_perm/Z
                                   net (fanout=24)       0.865     507.583         u_jtag_top/u_jtag_driver/_N22823
 CLMA_78_64/BD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[38]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.583         Logic Levels: 2  
                                                                                   Logic: 0.638ns(24.633%), Route: 1.952ns(75.367%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.963    1002.899         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.275    1004.174         ntclkbufg_0      
 CLMA_78_64/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[38]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.629    1004.803                          
 clock uncertainty                                      -0.050    1004.753                          

 Setup time                                             -0.105    1004.648                          

 Data required time                                               1004.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.648                          
 Data arrival time                                                -507.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.065                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[34]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.176  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.188
  Launch Clock Delay      :  4.993
  Clock Pessimism Removal :  0.629

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.404     503.528         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.528 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.465     504.993         ntclkbufg_0      
 CLMS_86_93/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMS_86_93/Q1                     tco                   0.193     505.186 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.495     505.681         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_90_72/Y0                     td                    0.310     505.991 r       u_jtag_top/u_jtag_driver/N116_2/gateop_perm/Z
                                   net (fanout=19)       0.592     506.583         u_jtag_top/u_jtag_driver/N282
 CLMA_90_88/Y1                     td                    0.135     506.718 r       u_jtag_top/u_jtag_driver/N230_20[17]_3/gateop_perm/Z
                                   net (fanout=24)       0.764     507.482         u_jtag_top/u_jtag_driver/_N22823
 CLMS_78_77/CD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[34]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.482         Logic Levels: 2  
                                                                                   Logic: 0.638ns(25.633%), Route: 1.851ns(74.367%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.963    1002.899         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.289    1004.188         ntclkbufg_0      
 CLMS_78_77/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[34]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.629    1004.817                          
 clock uncertainty                                      -0.050    1004.767                          

 Setup time                                             -0.112    1004.655                          

 Data required time                                               1004.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.655                          
 Data arrival time                                                -507.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.173                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[11]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.190  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.746
  Launch Clock Delay      :  4.178
  Clock Pessimism Removal :  -0.378

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.963       2.899         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.279       4.178         ntclkbufg_0      
 CLMS_78_69/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[11]/opit_0_L5Q_perm/CLK

 CLMS_78_69/Q3                     tco                   0.197       4.375 f       u_jtag_top/u_jtag_driver/shift_reg[11]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.278       4.653         u_jtag_top/u_jtag_driver/shift_reg [11]
 CLMS_86_69/CD                                                             f       u_jtag_top/u_jtag_driver/dtm_req_data[11]/opit_0_inv/D

 Data arrival time                                                   4.653         Logic Levels: 0  
                                                                                   Logic: 0.197ns(41.474%), Route: 0.278ns(58.526%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.214       3.277         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.469       4.746         ntclkbufg_0      
 CLMS_86_69/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[11]/opit_0_inv/CLK
 clock pessimism                                        -0.378       4.368                          
 clock uncertainty                                       0.000       4.368                          

 Hold time                                               0.027       4.395                          

 Data required time                                                  4.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.395                          
 Data arrival time                                                  -4.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[17]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[17]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.752
  Launch Clock Delay      :  4.174
  Clock Pessimism Removal :  -0.536

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.963       2.899         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.275       4.174         ntclkbufg_0      
 CLMA_94_76/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[17]/opit_0_MUX4TO1Q/CLK

 CLMA_94_76/Q0                     tco                   0.197       4.371 f       u_jtag_top/u_jtag_driver/shift_reg[17]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.182       4.553         u_jtag_top/u_jtag_driver/shift_reg [17]
 CLMA_90_77/AD                                                             f       u_jtag_top/u_jtag_driver/dtm_req_data[17]/opit_0_inv/D

 Data arrival time                                                   4.553         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.979%), Route: 0.182ns(48.021%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.214       3.277         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.475       4.752         ntclkbufg_0      
 CLMA_90_77/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[17]/opit_0_inv/CLK
 clock pessimism                                        -0.536       4.216                          
 clock uncertainty                                       0.000       4.216                          

 Hold time                                               0.028       4.244                          

 Data required time                                                  4.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.244                          
 Data arrival time                                                  -4.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[39]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[39]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.743
  Launch Clock Delay      :  4.168
  Clock Pessimism Removal :  -0.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.963       2.899         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.899 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.269       4.168         ntclkbufg_0      
 CLMA_70_69/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[39]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_69/Q2                     tco                   0.198       4.366 r       u_jtag_top/u_jtag_driver/rx/recv_data[39]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.139       4.505         u_jtag_top/u_jtag_driver/rx_data [39]
 CLMA_70_68/M3                                                             r       u_jtag_top/u_jtag_driver/dm_resp_data[39]/opit_0_inv/D

 Data arrival time                                                   4.505         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.214       3.277         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.466       4.743         ntclkbufg_0      
 CLMA_70_68/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[39]/opit_0_inv/CLK
 clock pessimism                                        -0.548       4.195                          
 clock uncertainty                                       0.000       4.195                          

 Hold time                                              -0.003       4.192                          

 Data required time                                                  4.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.192                          
 Data arrival time                                                  -4.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op2_ff/qout_r[4]/opit_0_MUX4TO1Q/I3
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.189  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.109
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.489       3.556         ntclkbufg_1      
 CLMA_70_157/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK

 CLMA_70_157/Q0                    tco                   0.206       3.762 f       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        2.589       6.351         u_tinyriscv/ie_op2_o [11]
 CLMA_114_288/COUT                 td                    0.262       6.613 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.613         u_tinyriscv/u_ex/_N1642
                                                         0.055       6.668 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       6.668         u_tinyriscv/u_ex/_N1644
 CLMA_114_292/COUT                 td                    0.083       6.751 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.751         u_tinyriscv/u_ex/_N1646
                                                         0.055       6.806 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       6.806         u_tinyriscv/u_ex/_N1648
 CLMA_114_296/COUT                 td                    0.083       6.889 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.889         u_tinyriscv/u_ex/_N1650
                                                         0.055       6.944 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       6.944         u_tinyriscv/u_ex/_N1652
 CLMA_114_300/COUT                 td                    0.083       7.027 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.027         u_tinyriscv/u_ex/_N1654
                                                         0.055       7.082 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.082         u_tinyriscv/u_ex/_N1656
 CLMA_114_304/COUT                 td                    0.083       7.165 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.165         u_tinyriscv/u_ex/_N1658
                                                         0.055       7.220 f       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       7.220         u_tinyriscv/u_ex/_N1660
 CLMA_114_312/Y2                   td                    0.173       7.393 f       u_tinyriscv/u_ex/N6_31/gateop_A2/Y0
                                   net (fanout=5)        1.271       8.664         u_tinyriscv/u_ex/op1_add_op2_res [30]
 CLMA_102_224/Y1                   td                    0.143       8.807 f       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=34)       1.176       9.983         m0_addr_i[30]    
 CLMA_106_128/Y0                   td                    0.131      10.114 r       u_rib/N306/gateop_perm/Z
                                   net (fanout=28)       0.982      11.096         u_rib/N306       
 CLMA_106_177/Y1                   td                    0.185      11.281 f       u_rib/N308/gateop_perm/Z
                                   net (fanout=26)       1.278      12.559         u_rib/N308       
 CLMS_86_241/Y6CD                  td                    0.308      12.867 r       u_rib/N274_3[22]_muxf6_perm/Z
                                   net (fanout=1)        0.356      13.223         _N9333           
 CLMA_90_241/Y0                    td                    0.225      13.448 f       u_rom/N1483_5/gateop/F
                                   net (fanout=2)        0.656      14.104         u_rom/_N27132    
 CLMA_118_233/Y0                   td                    0.226      14.330 r       u_rom/N1483_16/gateop_perm/Z
                                   net (fanout=2)        0.400      14.730         u_rom/_N27143    
 CLMA_126_232/Y1                   td                    0.221      14.951 r       u_rom/N1489_16/gateop_perm/Z
                                   net (fanout=2)        0.240      15.191         u_rom/_N26275    
 CLMA_126_232/Y0                   td                    0.139      15.330 f       u_rom/N1489_18/gateop_perm/Z
                                   net (fanout=40)       0.942      16.272         _N26277          
 CLMA_126_276/Y2                   td                    0.227      16.499 r       uart_0/N454_1/gateop_perm/Z
                                   net (fanout=47)       0.626      17.125         _N22687          
 CLMA_138_268/Y1                   td                    0.307      17.432 r       u_rom/data_o[17]_1/gateop_perm/Z
                                   net (fanout=3)        0.718      18.150         u_rom/_N23051    
 CLMS_142_245/Y0                   td                    0.131      18.281 r       u_rom/data_o[3]_2/gateop_perm/Z
                                   net (fanout=2)        0.242      18.523         u_rom/_N23204    
 CLMA_146_244/Y0                   td                    0.131      18.654 r       u_rom/data_o[27]_1/gateop_perm/Z
                                   net (fanout=4)        0.645      19.299         u_rom/_N23232    
 CLMA_126_252/Y2                   td                    0.227      19.526 r       u_rom/data_o[31]_6/gateop_perm/Z
                                   net (fanout=2)        0.709      20.235         u_rom/_N23335    
 CLMA_138_236/Y0                   td                    0.226      20.461 r       u_rom/data_o[30]_12/gateop_perm/Z
                                   net (fanout=2)        0.236      20.697         u_rom/_N23366    
 CLMS_134_237/Y0                   td                    0.171      20.868 r       u_rom/data_o[16]_18/gateop_perm/Z
                                   net (fanout=2)        0.363      21.231         u_rom/_N23431    
 CLMA_130_232/Y1                   td                    0.217      21.448 f       u_rom/data_o[4]_8/gateop_perm/Z
                                   net (fanout=3)        1.347      22.795         s0_data_i[4]     
 CLMA_114_132/Y1                   td                    0.135      22.930 r       u_rib/m0_data_o_1[4]/gateop_perm/Z
                                   net (fanout=3)        0.736      23.666         _N18049          
 CLMA_118_177/Y6AB                 td                    0.307      23.973 r       u_tinyriscv/u_ex/reg_wdata_32[4]_muxf6/F
                                   net (fanout=1)        0.796      24.769         u_tinyriscv/u_ex/_N13177
 CLMA_106_217/Y6AB                 td                    0.182      24.951 f       u_tinyriscv/u_ex/reg_wdata_35[4]_muxf6/F
                                   net (fanout=5)        2.312      27.263         u_tinyriscv/_N13273
 CLMA_50_141/Y1                    td                    0.135      27.398 r       u_tinyriscv/u_ex/N37_42/gateop_perm/Z
                                   net (fanout=3)        0.907      28.305         u_tinyriscv/ex_reg_wdata_o [4]
 CLMS_86_137/Y0                    td                    0.226      28.531 r       u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r[4]/opit_0_MUX4TO1Q/F
                                   net (fanout=1)        0.829      29.360         u_tinyriscv/u_regs/N42 [4]
 CLMA_90_168/Y0                    td                    0.226      29.586 r       u_tinyriscv/u_id/op2_o_10[4]/gateop/F
                                   net (fanout=1)        0.976      30.562         u_tinyriscv/u_id/_N7690
 CLMS_86_217/B0                                                            r       u_tinyriscv/u_id_ex/op2_ff/qout_r[4]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  30.562         Logic Levels: 28 
                                                                                   Logic: 5.674ns(21.010%), Route: 21.332ns(78.990%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.300    1003.109         ntclkbufg_1      
 CLMS_86_217/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[4]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.258    1003.367                          
 clock uncertainty                                      -0.050    1003.317                          

 Setup time                                             -0.104    1003.213                          

 Data required time                                               1003.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.213                          
 Data arrival time                                                 -30.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       972.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_10/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.110
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.489       3.556         ntclkbufg_1      
 CLMA_70_157/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK

 CLMA_70_157/Q0                    tco                   0.206       3.762 f       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        2.589       6.351         u_tinyriscv/ie_op2_o [11]
 CLMA_114_288/COUT                 td                    0.262       6.613 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.613         u_tinyriscv/u_ex/_N1642
                                                         0.055       6.668 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       6.668         u_tinyriscv/u_ex/_N1644
 CLMA_114_292/COUT                 td                    0.083       6.751 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.751         u_tinyriscv/u_ex/_N1646
                                                         0.055       6.806 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       6.806         u_tinyriscv/u_ex/_N1648
 CLMA_114_296/COUT                 td                    0.083       6.889 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.889         u_tinyriscv/u_ex/_N1650
                                                         0.055       6.944 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       6.944         u_tinyriscv/u_ex/_N1652
 CLMA_114_300/COUT                 td                    0.083       7.027 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.027         u_tinyriscv/u_ex/_N1654
                                                         0.055       7.082 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.082         u_tinyriscv/u_ex/_N1656
 CLMA_114_304/COUT                 td                    0.083       7.165 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.165         u_tinyriscv/u_ex/_N1658
                                                         0.055       7.220 f       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       7.220         u_tinyriscv/u_ex/_N1660
 CLMA_114_312/Y2                   td                    0.173       7.393 f       u_tinyriscv/u_ex/N6_31/gateop_A2/Y0
                                   net (fanout=5)        1.271       8.664         u_tinyriscv/u_ex/op1_add_op2_res [30]
 CLMA_102_224/Y1                   td                    0.143       8.807 f       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=34)       1.176       9.983         m0_addr_i[30]    
 CLMA_106_128/Y0                   td                    0.131      10.114 r       u_rib/N306/gateop_perm/Z
                                   net (fanout=28)       0.982      11.096         u_rib/N306       
 CLMA_106_177/Y1                   td                    0.167      11.263 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=26)       1.104      12.367         u_rib/N308       
 CLMA_94_220/Y6AB                  td                    0.282      12.649 f       u_rib/N274_3[8]_muxf6_perm/Z
                                   net (fanout=67)       1.890      14.539         _N9319           
 CLMA_126_324/Y0                   td                    0.226      14.765 r       u_jtag_top/u_jtag_driver/N253_1/gateop_perm/Z
                                   net (fanout=48)       0.591      15.356         _N22640          
 CLMA_130_313/Y0                   td                    0.131      15.487 r       u_rom/N1498_27/gateop_perm/Z
                                   net (fanout=6)        0.493      15.980         u_rom/_N22822    
 CLMA_138_297/Y0                   td                    0.171      16.151 r       u_rom/N1508_189_10/gateop/F
                                   net (fanout=1)        0.359      16.510         u_rom/_N26050    
 CLMA_138_285/Y0                   td                    0.131      16.641 r       u_rom/N1508_189_37/gateop_perm/Z
                                   net (fanout=1)        0.238      16.879         u_rom/_N26075    
 CLMS_134_285/Y0                   td                    0.131      17.010 r       u_rom/N1508_189_51/gateop_perm/Z
                                   net (fanout=1)        0.236      17.246         u_rom/_N26080    
 CLMA_134_288/Y0                   td                    0.297      17.543 f       u_rom/N1508_189_55/gateop_perm/Z
                                   net (fanout=1)        0.612      18.155         u_rom/_N26083    
 CLMA_134_312/Y1                   td                    0.302      18.457 r       u_rom/N1508_189_56/gateop_perm/Z
                                   net (fanout=1)        0.379      18.836         u_rom/_N26084    
 CLMA_134_304/Y0                   td                    0.226      19.062 r       u_rom/N1508_188/gateop_perm/Z
                                   net (fanout=1)        0.355      19.417         u_rom/_N22049    
 CLMA_138_305/Y0                   td                    0.131      19.548 r       u_rom/N1508_58/gateop_perm/Z
                                   net (fanout=1)        0.459      20.007         u_rom/_N21919    
 CLMA_126_300/Y0                   td                    0.308      20.315 r       u_rom/N1508_18_42/gateop_perm/Z
                                   net (fanout=2)        0.918      21.233         u_rom/_N21879    
 CLMS_126_249/Y1                   td                    0.221      21.454 r       u_rom/data_o[2]_15/gateop_perm/Z
                                   net (fanout=2)        0.357      21.811         u_rom/_N23418    
 CLMA_130_240/Y0                   td                    0.310      22.121 r       u_rom/data_o[10]_86/gateop_perm/Z
                                   net (fanout=2)        1.015      23.136         _N10439          
 CLMA_130_156/Y1                   td                    0.221      23.357 r       u_rib/m0_data_o_1[10]_1/gateop_perm/Z
                                   net (fanout=5)        0.781      24.138         _N18055          
 CLMA_118_188/Y2                   td                    0.173      24.311 r       u_tinyriscv/u_ex/N402[10]/gateop_perm/Z
                                   net (fanout=1)        0.241      24.552         u_tinyriscv/u_ex/N438 [10]
 CLMA_118_188/Y3                   td                    0.165      24.717 r       u_tinyriscv/u_ex/reg_wdata_32[10]/gateop/F
                                   net (fanout=1)        0.847      25.564         u_tinyriscv/u_ex/_N13183
 CLMA_114_224/Y6CD                 td                    0.292      25.856 f       u_tinyriscv/u_ex/reg_wdata_35[10]_muxf6/F
                                   net (fanout=6)        1.514      27.370         u_tinyriscv/_N13279
 CLMA_54_180/Y0                    td                    0.139      27.509 f       u_tinyriscv/u_ex/N37_60/gateop_perm/Z
                                   net (fanout=3)        0.890      28.399         u_tinyriscv/ex_reg_wdata_o [10]
 CLMA_58_109/Y3                    td                    0.143      28.542 f       u_tinyriscv/u_regs/N79[10]/gateop_perm/Z
                                   net (fanout=6)        2.229      30.771         u_tinyriscv/u_regs/N79 [10]
 CLMS_54_233/BD                                                            f       u_tinyriscv/u_regs/regs_1_0_10/gateop/WD

 Data arrival time                                                  30.771         Logic Levels: 28 
                                                                                   Logic: 5.689ns(20.904%), Route: 21.526ns(79.096%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.301    1003.110         ntclkbufg_1      
 CLMS_54_233/CLK                                                           r       u_tinyriscv/u_regs/regs_1_0_10/gateop/WCLK
 clock pessimism                                         0.416    1003.526                          
 clock uncertainty                                      -0.050    1003.476                          

 Setup time                                              0.287    1003.763                          

 Data required time                                               1003.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.763                          
 Data arrival time                                                 -30.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       972.992                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[5]/opit_0_L5Q_perm/L1
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.086
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.489       3.556         ntclkbufg_1      
 CLMA_70_157/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK

 CLMA_70_157/Q0                    tco                   0.206       3.762 f       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        2.589       6.351         u_tinyriscv/ie_op2_o [11]
 CLMA_114_288/COUT                 td                    0.262       6.613 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.613         u_tinyriscv/u_ex/_N1642
                                                         0.055       6.668 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       6.668         u_tinyriscv/u_ex/_N1644
 CLMA_114_292/COUT                 td                    0.083       6.751 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.751         u_tinyriscv/u_ex/_N1646
                                                         0.055       6.806 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       6.806         u_tinyriscv/u_ex/_N1648
 CLMA_114_296/COUT                 td                    0.083       6.889 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.889         u_tinyriscv/u_ex/_N1650
                                                         0.055       6.944 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       6.944         u_tinyriscv/u_ex/_N1652
 CLMA_114_300/COUT                 td                    0.083       7.027 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.027         u_tinyriscv/u_ex/_N1654
                                                         0.055       7.082 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.082         u_tinyriscv/u_ex/_N1656
 CLMA_114_304/COUT                 td                    0.083       7.165 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.165         u_tinyriscv/u_ex/_N1658
                                                         0.055       7.220 f       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       7.220         u_tinyriscv/u_ex/_N1660
 CLMA_114_312/Y2                   td                    0.173       7.393 f       u_tinyriscv/u_ex/N6_31/gateop_A2/Y0
                                   net (fanout=5)        1.271       8.664         u_tinyriscv/u_ex/op1_add_op2_res [30]
 CLMA_102_224/Y1                   td                    0.143       8.807 f       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=34)       1.176       9.983         m0_addr_i[30]    
 CLMA_106_128/Y0                   td                    0.131      10.114 r       u_rib/N306/gateop_perm/Z
                                   net (fanout=28)       0.982      11.096         u_rib/N306       
 CLMA_106_177/Y1                   td                    0.167      11.263 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=26)       1.104      12.367         u_rib/N308       
 CLMA_94_220/Y6AB                  td                    0.282      12.649 f       u_rib/N274_3[8]_muxf6_perm/Z
                                   net (fanout=67)       1.890      14.539         _N9319           
 CLMA_126_324/Y0                   td                    0.226      14.765 r       u_jtag_top/u_jtag_driver/N253_1/gateop_perm/Z
                                   net (fanout=48)       0.591      15.356         _N22640          
 CLMA_130_313/Y0                   td                    0.131      15.487 r       u_rom/N1498_27/gateop_perm/Z
                                   net (fanout=6)        0.493      15.980         u_rom/_N22822    
 CLMA_138_297/Y0                   td                    0.171      16.151 r       u_rom/N1508_189_10/gateop/F
                                   net (fanout=1)        0.359      16.510         u_rom/_N26050    
 CLMA_138_285/Y0                   td                    0.131      16.641 r       u_rom/N1508_189_37/gateop_perm/Z
                                   net (fanout=1)        0.238      16.879         u_rom/_N26075    
 CLMS_134_285/Y0                   td                    0.131      17.010 r       u_rom/N1508_189_51/gateop_perm/Z
                                   net (fanout=1)        0.236      17.246         u_rom/_N26080    
 CLMA_134_288/Y0                   td                    0.297      17.543 f       u_rom/N1508_189_55/gateop_perm/Z
                                   net (fanout=1)        0.612      18.155         u_rom/_N26083    
 CLMA_134_312/Y1                   td                    0.302      18.457 r       u_rom/N1508_189_56/gateop_perm/Z
                                   net (fanout=1)        0.379      18.836         u_rom/_N26084    
 CLMA_134_304/Y0                   td                    0.226      19.062 r       u_rom/N1508_188/gateop_perm/Z
                                   net (fanout=1)        0.355      19.417         u_rom/_N22049    
 CLMA_138_305/Y0                   td                    0.131      19.548 r       u_rom/N1508_58/gateop_perm/Z
                                   net (fanout=1)        0.459      20.007         u_rom/_N21919    
 CLMA_126_300/Y0                   td                    0.308      20.315 r       u_rom/N1508_18_42/gateop_perm/Z
                                   net (fanout=2)        0.918      21.233         u_rom/_N21879    
 CLMS_126_249/Y1                   td                    0.221      21.454 r       u_rom/data_o[2]_15/gateop_perm/Z
                                   net (fanout=2)        0.364      21.818         u_rom/_N23418    
 CLMS_126_245/Y3                   td                    0.185      22.003 f       u_rom/data_o[13]_16/gateop_perm/Z
                                   net (fanout=3)        1.350      23.353         _N10440          
 CLMA_118_145/Y0                   td                    0.225      23.578 f       u_rib/m0_data_o_1[13]_1/gateop_perm/Z
                                   net (fanout=5)        1.307      24.885         _N18058          
 CLMS_114_209/Y3                   td                    0.167      25.052 r       u_tinyriscv/u_ex/N391_1[5]/gateop_perm/Z
                                   net (fanout=1)        0.240      25.292         u_tinyriscv/u_ex/_N5255
 CLMS_114_209/Y2                   td                    0.173      25.465 r       u_tinyriscv/u_ex/reg_wdata_29[5]/gateop/F
                                   net (fanout=1)        0.241      25.706         u_tinyriscv/u_ex/_N13082
 CLMS_114_209/Y6AB                 td                    0.182      25.888 f       u_tinyriscv/u_ex/reg_wdata_35[5]_muxf6/F
                                   net (fanout=6)        1.925      27.813         u_tinyriscv/_N13274
 CLMA_58_117/Y6AB                  td                    0.228      28.041 r       u_tinyriscv/u_id/op1_o_12[5]_muxf6/F
                                   net (fanout=1)        0.354      28.395         u_tinyriscv/u_id/_N7051
 CLMA_58_129/Y0                    td                    0.192      28.587 f       u_tinyriscv/u_id/op1_o_13[5]/gateop_perm/Z
                                   net (fanout=1)        1.697      30.284         u_tinyriscv/u_id/_N7083
 CLMA_58_208/A1                                                            f       u_tinyriscv/u_id_ex/op1_ff/qout_r[5]/opit_0_L5Q_perm/L1

 Data arrival time                                                  30.284         Logic Levels: 28 
                                                                                   Logic: 5.598ns(20.944%), Route: 21.130ns(79.056%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.277    1003.086         ntclkbufg_1      
 CLMA_58_208/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.416    1003.502                          
 clock uncertainty                                      -0.050    1003.452                          

 Setup time                                             -0.154    1003.298                          

 Data required time                                               1003.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.298                          
 Data arrival time                                                 -30.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       973.014                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_div/state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_div/count[30]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.567
  Launch Clock Delay      :  3.117
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.308       3.117         ntclkbufg_1      
 CLMA_38_124/CLK                                                           r       u_tinyriscv/u_div/state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q2                    tco                   0.197       3.314 f       u_tinyriscv/u_div/state_1/opit_0_inv_L5Q_perm/Q
                                   net (fanout=12)       0.110       3.424         u_tinyriscv/u_div/state_1
 CLMS_38_117/C4                                                            f       u_tinyriscv/u_div/count[30]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.424         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.169%), Route: 0.110ns(35.831%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.500       3.567         ntclkbufg_1      
 CLMS_38_117/CLK                                                           r       u_tinyriscv/u_div/count[30]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.309                          
 clock uncertainty                                       0.000       3.309                          

 Hold time                                              -0.056       3.253                          

 Data required time                                                  3.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.253                          
 Data arrival time                                                  -3.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_csr_reg/mstatus[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_clint/data_o[11]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.614
  Launch Clock Delay      :  3.131
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.322       3.131         ntclkbufg_1      
 CLMA_22_244/CLK                                                           r       u_tinyriscv/u_csr_reg/mstatus[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_244/Q0                    tco                   0.198       3.329 r       u_tinyriscv/u_csr_reg/mstatus[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.190       3.519         u_tinyriscv/csr_clint_csr_mstatus [11]
 CLMS_18_249/A4                                                            r       u_tinyriscv/u_clint/data_o[11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.519         Logic Levels: 0  
                                                                                   Logic: 0.198ns(51.031%), Route: 0.190ns(48.969%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.547       3.614         ntclkbufg_1      
 CLMS_18_249/CLK                                                           r       u_tinyriscv/u_clint/data_o[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.356                          
 clock uncertainty                                       0.000       3.356                          

 Hold time                                              -0.044       3.312                          

 Data required time                                                  3.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.312                          
 Data arrival time                                                  -3.519                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_clint/data_o[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_csr_reg/mstatus[24]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.226  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.608
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.315       3.124         ntclkbufg_1      
 CLMA_30_244/CLK                                                           r       u_tinyriscv/u_clint/data_o[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_244/Q0                    tco                   0.197       3.321 f       u_tinyriscv/u_clint/data_o[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.185       3.506         u_tinyriscv/clint_data_o [24]
 CLMS_26_249/A1                                                            f       u_tinyriscv/u_csr_reg/mstatus[24]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.506         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.571%), Route: 0.185ns(48.429%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N20             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2496)     1.541       3.608         ntclkbufg_1      
 CLMS_26_249/CLK                                                           r       u_tinyriscv/u_csr_reg/mstatus[24]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.350                          
 clock uncertainty                                       0.000       3.350                          

 Hold time                                              -0.112       3.238                          

 Data required time                                                  3.238                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.238                          
 Data arrival time                                                  -3.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.428
  Launch Clock Delay      :  0.649
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_26_33/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.649       0.649         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_42_53/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_53/Q0                     tco                   0.209       0.858 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.599       1.457         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.310       1.767 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.767         top_dht22_inst/DHT22_drive_inst/_N2402
 CLMA_42_37/Y3                     td                    0.305       2.072 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.381       2.453         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMS_38_41/COUT                   td                    0.346       2.799 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.799         top_dht22_inst/DHT22_drive_inst/_N2413
 CLMS_38_45/Y1                     td                    0.305       3.104 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.243       3.347         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       3.657 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.657         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_38_44/Y3                     td                    0.305       3.962 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.530       4.492         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_30_45/Y3                     td                    0.405       4.897 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.522       5.419         _N15             
 CLMS_38_53/Y0                     td                    0.131       5.550 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=32)       0.572       6.122         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_42_36/CE                                                             r       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CE

 Data arrival time                                                   6.122         Logic Levels: 6  
                                                                                   Logic: 2.626ns(47.981%), Route: 2.847ns(52.019%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_26_33/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.428    1000.428         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_42_36/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CLK
 clock pessimism                                         0.000    1000.428                          
 clock uncertainty                                      -0.050    1000.378                          

 Setup time                                             -0.223    1000.155                          

 Data required time                                               1000.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.155                          
 Data arrival time                                                  -6.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.033                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.428
  Launch Clock Delay      :  0.649
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_26_33/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.649       0.649         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_42_53/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_53/Q0                     tco                   0.209       0.858 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.599       1.457         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.310       1.767 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.767         top_dht22_inst/DHT22_drive_inst/_N2402
 CLMA_42_37/Y3                     td                    0.305       2.072 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.381       2.453         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMS_38_41/COUT                   td                    0.346       2.799 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.799         top_dht22_inst/DHT22_drive_inst/_N2413
 CLMS_38_45/Y1                     td                    0.305       3.104 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.243       3.347         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       3.657 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.657         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_38_44/Y3                     td                    0.305       3.962 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.530       4.492         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_30_45/Y3                     td                    0.405       4.897 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.522       5.419         _N15             
 CLMS_38_53/Y0                     td                    0.131       5.550 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=32)       0.572       6.122         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_42_36/CE                                                             r       top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CE

 Data arrival time                                                   6.122         Logic Levels: 6  
                                                                                   Logic: 2.626ns(47.981%), Route: 2.847ns(52.019%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_26_33/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.428    1000.428         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_42_36/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CLK
 clock pessimism                                         0.000    1000.428                          
 clock uncertainty                                      -0.050    1000.378                          

 Setup time                                             -0.223    1000.155                          

 Data required time                                               1000.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.155                          
 Data arrival time                                                  -6.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.033                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.428
  Launch Clock Delay      :  0.649
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_26_33/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.649       0.649         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_42_53/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_53/Q0                     tco                   0.209       0.858 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.599       1.457         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.310       1.767 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.767         top_dht22_inst/DHT22_drive_inst/_N2402
 CLMA_42_37/Y3                     td                    0.305       2.072 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.381       2.453         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMS_38_41/COUT                   td                    0.346       2.799 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.799         top_dht22_inst/DHT22_drive_inst/_N2413
 CLMS_38_45/Y1                     td                    0.305       3.104 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.243       3.347         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       3.657 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.657         top_dht22_inst/DHT22_drive_inst/_N2424
 CLMA_38_44/Y3                     td                    0.305       3.962 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.530       4.492         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_30_45/Y3                     td                    0.405       4.897 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.522       5.419         _N15             
 CLMS_38_53/Y0                     td                    0.131       5.550 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=32)       0.572       6.122         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_42_36/CE                                                             r       top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CE

 Data arrival time                                                   6.122         Logic Levels: 6  
                                                                                   Logic: 2.626ns(47.981%), Route: 2.847ns(52.019%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMS_26_33/Q1                                           0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.428    1000.428         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_42_36/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CLK
 clock pessimism                                         0.000    1000.428                          
 clock uncertainty                                      -0.050    1000.378                          

 Setup time                                             -0.223    1000.155                          

 Data required time                                               1000.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.155                          
 Data arrival time                                                  -6.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.033                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[27]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.758
  Launch Clock Delay      :  0.557
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_26_33/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.557       0.557         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_46_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[27]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_44/Q3                     tco                   0.197       0.754 f       top_dht22_inst/DHT22_drive_inst/data_temp[27]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.236       0.990         top_dht22_inst/DHT22_drive_inst/data_temp [27]
 CLMA_50_44/M3                                                             f       top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/D

 Data arrival time                                                   0.990         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.497%), Route: 0.236ns(54.503%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_26_33/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.758       0.758         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_50_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/CLK
 clock pessimism                                         0.000       0.758                          
 clock uncertainty                                       0.000       0.758                          

 Hold time                                              -0.010       0.748                          

 Data required time                                                  0.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.748                          
 Data arrival time                                                  -0.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[9]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.124  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.451
  Launch Clock Delay      :  0.327
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_26_33/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.327       0.327         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_38_32/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_32/Q3                     tco                   0.197       0.524 f       top_dht22_inst/DHT22_drive_inst/data_temp[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.167       0.691         top_dht22_inst/DHT22_drive_inst/data_temp [8]
 CLMA_38_36/D4                                                             f       top_dht22_inst/DHT22_drive_inst/data_temp[9]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.691         Logic Levels: 0  
                                                                                   Logic: 0.197ns(54.121%), Route: 0.167ns(45.879%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_26_33/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.451       0.451         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_38_36/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       0.451                          
 clock uncertainty                                       0.000       0.451                          

 Hold time                                              -0.056       0.395                          

 Data required time                                                  0.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.395                          
 Data arrival time                                                  -0.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.296                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[38]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[39]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.650
  Launch Clock Delay      :  0.449
  Clock Pessimism Removal :  -0.002

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_26_33/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.449       0.449         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_46_36/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[38]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_36/Q0                     tco                   0.197       0.646 f       top_dht22_inst/DHT22_drive_inst/data_temp[38]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.248       0.894         top_dht22_inst/DHT22_drive_inst/data_temp [38]
 CLMA_46_44/B4                                                             f       top_dht22_inst/DHT22_drive_inst/data_temp[39]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.894         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.270%), Route: 0.248ns(55.730%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMS_26_33/Q1                                           0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.650       0.650         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_46_44/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[39]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.002       0.648                          
 clock uncertainty                                       0.000       0.648                          

 Hold time                                              -0.057       0.591                          

 Data required time                                                  0.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.591                          
 Data arrival time                                                  -0.894                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.190  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.439
  Launch Clock Delay      :  0.631
  Clock Pessimism Removal :  0.002

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.631       0.631         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_49/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMS_78_49/Q1                     tco                   0.209       0.840 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=5)        0.532       1.372         top_dht22_inst/HEX8_inst/N84 [7]
 CLMS_78_49/Y0                     td                    0.139       1.511 f       top_dht22_inst/HEX8_inst/N74_1/gateop_perm/Z
                                   net (fanout=5)        0.322       1.833         top_dht22_inst/HEX8_inst/_N23181
 CLMS_78_45/A4                                                             f       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.833         Logic Levels: 1  
                                                                                   Logic: 0.348ns(28.952%), Route: 0.854ns(71.048%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_40/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.439    1000.439         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_45/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.002    1000.441                          
 clock uncertainty                                      -0.050    1000.391                          

 Setup time                                             -0.081    1000.310                          

 Data required time                                               1000.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.310                          
 Data arrival time                                                  -1.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.477                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.439
  Launch Clock Delay      :  0.516
  Clock Pessimism Removal :  0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.516       0.516         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_45/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMS_78_45/Y2                     tco                   0.295       0.811 r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=4)        0.244       1.055         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_78_44/Y1                     td                    0.302       1.357 r       top_dht22_inst/HEX8_inst/N69_4/gateop_perm/Z
                                   net (fanout=6)        0.244       1.601         top_dht22_inst/HEX8_inst/_N22866
 CLMS_78_45/A3                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.601         Logic Levels: 1  
                                                                                   Logic: 0.597ns(55.023%), Route: 0.488ns(44.977%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_40/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.439    1000.439         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_45/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.077    1000.516                          
 clock uncertainty                                      -0.050    1000.466                          

 Setup time                                             -0.221    1000.245                          

 Data required time                                               1000.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.245                          
 Data arrival time                                                  -1.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.644                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.190  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.439
  Launch Clock Delay      :  0.631
  Clock Pessimism Removal :  0.002

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.631       0.631         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_49/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK

 CLMS_78_49/Q0                     tco                   0.209       0.840 r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/Q
                                   net (fanout=4)        0.363       1.203         top_dht22_inst/sel [7]
 CLMS_78_45/A2                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.203         Logic Levels: 0  
                                                                                   Logic: 0.209ns(36.538%), Route: 0.363ns(63.462%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_40/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.439    1000.439         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_45/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.002    1000.441                          
 clock uncertainty                                      -0.050    1000.391                          

 Setup time                                             -0.225    1000.166                          

 Data required time                                               1000.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.166                          
 Data arrival time                                                  -1.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.963                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.516
  Launch Clock Delay      :  0.439
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.439       0.439         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_45/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK

 CLMS_78_45/Q1                     tco                   0.198       0.637 r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/Q
                                   net (fanout=5)        0.143       0.780         top_dht22_inst/HEX8_inst/N84 [2]
 CLMS_78_45/M1                                                             r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D

 Data arrival time                                                   0.780         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.516       0.516         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_45/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
 clock pessimism                                        -0.077       0.439                          
 clock uncertainty                                       0.000       0.439                          

 Hold time                                              -0.003       0.436                          

 Data required time                                                  0.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.436                          
 Data arrival time                                                  -0.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.631
  Launch Clock Delay      :  0.532
  Clock Pessimism Removal :  -0.098

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.532       0.532         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_49/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK

 CLMS_78_49/Q2                     tco                   0.198       0.730 r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/Q
                                   net (fanout=5)        0.144       0.874         top_dht22_inst/HEX8_inst/N84 [6]
 CLMS_78_49/M2                                                             r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/D

 Data arrival time                                                   0.874         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.895%), Route: 0.144ns(42.105%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.631       0.631         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_49/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
 clock pessimism                                        -0.098       0.533                          
 clock uncertainty                                       0.000       0.533                          

 Hold time                                              -0.003       0.530                          

 Data required time                                                  0.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.530                          
 Data arrival time                                                  -0.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.631
  Launch Clock Delay      :  0.532
  Clock Pessimism Removal :  -0.098

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.532       0.532         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_49/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMS_78_49/Q1                     tco                   0.198       0.730 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=5)        0.145       0.875         top_dht22_inst/HEX8_inst/N84 [7]
 CLMS_78_49/M0                                                             r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D

 Data arrival time                                                   0.875         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.726%), Route: 0.145ns(42.274%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.631       0.631         top_dht22_inst/HEX8_inst/clk_1k
 CLMS_78_49/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK
 clock pessimism                                        -0.098       0.533                          
 clock uncertainty                                       0.000       0.533                          

 Hold time                                              -0.003       0.530                          

 Data required time                                                  0.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.530                          
 Data arrival time                                                  -0.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_2_1_28/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.898       1.043 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.043         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.124 r       rst_ibuf/opit_1/OUT
                                   net (fanout=950)      0.859       1.983         nt_rst           
 CLMA_114_120/Y2                   td                    0.173       2.156 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=10)       0.493       2.649         _N22543          
 CLMA_114_108/Y3                   td                    0.221       2.870 r       u_pwm/N89[7]/gateop/F
                                   net (fanout=3)        0.510       3.380         _N13590          
 CLMA_126_112/Y6CD                 td                    0.189       3.569 f       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.629       4.198         u_rib/_N28220    
 CLMA_118_133/Y3                   td                    0.135       4.333 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        0.974       5.307         _N18052          
 CLMA_118_189/Y2                   td                    0.312       5.619 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.605       6.224         u_tinyriscv/u_ex/N427 [7]
 CLMA_118_205/Y1                   td                    0.221       6.445 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.606       7.051         u_tinyriscv/u_ex/_N13124
 CLMA_106_196/Y1                   td                    0.165       7.216 r       u_tinyriscv/u_ex/reg_wdata_34[28]_1/gateop/F
                                   net (fanout=1)        0.702       7.918         u_tinyriscv/u_ex/_N17704
 CLMA_102_208/Y6AB                 td                    0.182       8.100 f       u_tinyriscv/u_ex/reg_wdata_35[28]_muxf6/F
                                   net (fanout=6)        1.392       9.492         u_tinyriscv/_N13297
 CLMA_58_161/Y3                    td                    0.221       9.713 r       u_tinyriscv/u_ex/N37_114/gateop_perm/Z
                                   net (fanout=3)        1.104      10.817         u_tinyriscv/ex_reg_wdata_o [28]
 CLMS_86_121/Y1                    td                    0.143      10.960 f       u_tinyriscv/u_regs/N79[28]/gateop_perm/Z
                                   net (fanout=6)        2.269      13.229         u_tinyriscv/u_regs/N79 [28]
 CLMS_78_209/CD                                                            f       u_tinyriscv/u_regs/regs_2_1_28/gateop/WD

 Data arrival time                                                  13.229         Logic Levels: 12 
                                                                                   Logic: 2.941ns(22.231%), Route: 10.288ns(77.769%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[27]/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.898       1.043 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.043         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.124 r       rst_ibuf/opit_1/OUT
                                   net (fanout=950)      0.859       1.983         nt_rst           
 CLMA_114_120/Y2                   td                    0.173       2.156 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=10)       0.493       2.649         _N22543          
 CLMA_114_108/Y3                   td                    0.221       2.870 r       u_pwm/N89[7]/gateop/F
                                   net (fanout=3)        0.510       3.380         _N13590          
 CLMA_126_112/Y6CD                 td                    0.189       3.569 f       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.629       4.198         u_rib/_N28220    
 CLMA_118_133/Y3                   td                    0.135       4.333 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        0.974       5.307         _N18052          
 CLMA_118_189/Y2                   td                    0.312       5.619 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.605       6.224         u_tinyriscv/u_ex/N427 [7]
 CLMA_118_205/Y1                   td                    0.221       6.445 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.645       7.090         u_tinyriscv/u_ex/_N13124
 CLMA_106_208/Y2                   td                    0.171       7.261 r       u_tinyriscv/u_ex/reg_wdata_34[27]_1/gateop/F
                                   net (fanout=1)        0.598       7.859         u_tinyriscv/u_ex/_N17768
 CLMA_106_228/Y6CD                 td                    0.186       8.045 f       u_tinyriscv/u_ex/reg_wdata_35[27]_muxf6/F
                                   net (fanout=6)        2.276      10.321         u_tinyriscv/_N13296
 CLMA_54_152/Y6CD                  td                    0.231      10.552 r       u_tinyriscv/u_id/op1_o_12[27]_muxf6/F
                                   net (fanout=1)        0.351      10.903         u_tinyriscv/u_id/_N7073
 CLMA_50_153/Y0                    td                    0.192      11.095 f       u_tinyriscv/u_id/op1_o_13[27]/gateop_perm/Z
                                   net (fanout=1)        1.813      12.908         u_tinyriscv/u_id/_N7105
 CLMA_66_224/C1                                                            f       u_tinyriscv/u_id_ex/op1_ff/qout_r[27]/opit_0_L5Q_perm/L1

 Data arrival time                                                  12.908         Logic Levels: 12 
                                                                                   Logic: 3.010ns(23.319%), Route: 9.898ns(76.681%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_24/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.898       1.043 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.043         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.124 r       rst_ibuf/opit_1/OUT
                                   net (fanout=950)      0.859       1.983         nt_rst           
 CLMA_114_120/Y2                   td                    0.173       2.156 r       u_tinyriscv/u_regs/N74_1/gateop_perm/Z
                                   net (fanout=10)       0.493       2.649         _N22543          
 CLMA_114_108/Y3                   td                    0.221       2.870 r       u_pwm/N89[7]/gateop/F
                                   net (fanout=3)        0.510       3.380         _N13590          
 CLMA_126_112/Y6CD                 td                    0.189       3.569 f       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.629       4.198         u_rib/_N28220    
 CLMA_118_133/Y3                   td                    0.135       4.333 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        0.974       5.307         _N18052          
 CLMA_118_189/Y2                   td                    0.312       5.619 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.605       6.224         u_tinyriscv/u_ex/N427 [7]
 CLMA_118_205/Y1                   td                    0.221       6.445 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.498       6.943         u_tinyriscv/u_ex/_N13124
 CLMA_118_217/Y2                   td                    0.171       7.114 r       u_tinyriscv/u_ex/reg_wdata_34[24]_1/gateop/F
                                   net (fanout=1)        0.881       7.995         u_tinyriscv/u_ex/_N17985
 CLMA_106_241/Y6AB                 td                    0.171       8.166 r       u_tinyriscv/u_ex/reg_wdata_35[24]_muxf6/F
                                   net (fanout=6)        0.875       9.041         u_tinyriscv/_N13293
 CLMA_58_232/Y3                    td                    0.143       9.184 f       u_tinyriscv/u_ex/N37_102/gateop_perm/Z
                                   net (fanout=3)        1.420      10.604         u_tinyriscv/ex_reg_wdata_o [24]
 CLMA_82_149/Y0                    td                    0.225      10.829 f       u_tinyriscv/u_regs/N79[24]/gateop_perm/Z
                                   net (fanout=6)        2.067      12.896         u_tinyriscv/u_regs/N79 [24]
 CLMS_66_233/CD                                                            f       u_tinyriscv/u_regs/regs_1_1_24/gateop/WD

 Data arrival time                                                  12.896         Logic Levels: 12 
                                                                                   Logic: 2.940ns(22.798%), Route: 9.956ns(77.202%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[0] (port)
Endpoint    : gpio_0/gpio_data[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V10                                                     0.000       0.000 r       gpio[0] (port)   
                                   net (fanout=1)        0.168       0.168         nt_gpio[0]       
 IOBS_152_113/DIN                  td                    0.781       0.949 r       gpio_tri[0]/opit_0/O
                                   net (fanout=1)        0.000       0.949         gpio_tri[0]/ntI  
 IOL_151_113/RX_DATA_DD            td                    0.071       1.020 r       gpio_tri[0]/opit_1/OUT
                                   net (fanout=1)        0.311       1.331         _N1              
 CLMA_130_109/A3                                                           r       gpio_0/gpio_data[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.331         Logic Levels: 2  
                                                                                   Logic: 0.852ns(64.012%), Route: 0.479ns(35.988%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_pin (port)
Endpoint    : uart_0/rx_q0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R18                                                     0.000       0.000 r       uart_rx_pin (port)
                                   net (fanout=1)        0.058       0.058         uart_rx_pin      
 IOBS_152_49/DIN                   td                    0.781       0.839 r       uart_rx_pin_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.839         uart_rx_pin_ibuf/ntD
 IOL_151_49/RX_DATA_DD             td                    0.071       0.910 r       uart_rx_pin_ibuf/opit_1/OUT
                                   net (fanout=3)        0.471       1.381         nt_uart_rx_pin   
 CLMA_118_53/M0                                                            r       uart_0/rx_q0/opit_0_inv/D

 Data arrival time                                                   1.381         Logic Levels: 2  
                                                                                   Logic: 0.852ns(61.694%), Route: 0.529ns(38.306%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[1] (port)
Endpoint    : gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U11                                                     0.000       0.000 f       gpio[1] (port)   
                                   net (fanout=1)        0.157       0.157         nt_gpio[1]       
 IOBD_152_102/DIN                  td                    0.834       0.991 f       gpio_tri[1]/opit_0/O
                                   net (fanout=1)        0.000       0.991         gpio_tri[1]/ntI  
 IOL_151_102/RX_DATA_DD            td                    0.071       1.062 f       gpio_tri[1]/opit_1/OUT
                                   net (fanout=1)        0.321       1.383         _N2              
 CLMA_130_109/D0                                                           f       gpio_0/gpio_data[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.383         Logic Levels: 2  
                                                                                   Logic: 0.905ns(65.437%), Route: 0.478ns(34.563%)
====================================================================================================

{jtag_TCK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.476     499.776         0.300           Low Pulse Width   CLMA_102_80/CLK         u_jtag_top/u_jtag_driver/rx/recv_data[31]/opit_0_inv_L5Q_perm/CLK
 499.476     499.776         0.300           Low Pulse Width   CLMS_102_69/CLK         u_jtag_top/u_jtag_driver/rx/recv_data[29]/opit_0_inv_L5Q_perm/CLK
 499.476     499.776         0.300           Low Pulse Width   CLMS_102_69/CLK         u_jtag_top/u_jtag_driver/rx/recv_data[28]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{clk_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.055     499.955         0.900           Low Pulse Width   CLMS_114_21/CLK         u_ram/_ram_4_13/gateop/WCLK
 499.055     499.955         0.900           Low Pulse Width   CLMS_114_13/CLK         u_ram/_ram_14_23/gateop/WCLK
 499.055     499.955         0.900           Low Pulse Width   CLMS_114_49/CLK         u_ram/_ram_5_0/gateop/WCLK
====================================================================================================

{top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.639     499.939         0.300           High Pulse Width  CLMA_26_44/CLK          top_dht22_inst/DHT22_drive_inst/us_cnt[1]/opit_0_inv_A2Q21/CLK
 499.639     499.939         0.300           High Pulse Width  CLMA_26_44/CLK          top_dht22_inst/DHT22_drive_inst/us_cnt[3]/opit_0_inv_A2Q21/CLK
 499.642     499.942         0.300           High Pulse Width  CLMA_26_52/CLK          top_dht22_inst/DHT22_drive_inst/us_cnt[9]/opit_0_inv_A2Q21/CLK
====================================================================================================

{top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.670     499.970         0.300           High Pulse Width  CLMS_78_49/CLK          top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
 499.670     499.970         0.300           High Pulse Width  CLMS_78_49/CLK          top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK
 499.670     499.970         0.300           High Pulse Width  CLMS_78_49/CLK          top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                  
+----------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/place_route/tinyriscv_soc_top_pnr.adf       
| Output     | C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/report_timing/tinyriscv_soc_top_rtp.adf     
|            | C:/Users/Misaka/Desktop/my_riscv_soc_sim_11.11/report_timing/tinyriscv_soc_top.rtr         
+----------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 529,686,528 bytes
Total CPU  time to report_timing completion : 35.531 sec
Total real time to report_timing completion : 36.000 sec
