# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../projeto_1.srcs/sources_1/new/and_2_portas.vhd" \

# Do not sort compile order
nosort
