
*** Running vivado
    with args -log MainModule.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source MainModule.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MainModule.tcl -notrace
Command: open_checkpoint /home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.runs/impl_1/MainModule.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1167.375 ; gain = 0.000 ; free physical = 55203 ; free virtual = 59130
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1813.906 ; gain = 0.000 ; free physical = 54544 ; free virtual = 58472
Restored from archive | CPU: 0.080000 secs | Memory: 0.956375 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1813.906 ; gain = 0.000 ; free physical = 54544 ; free virtual = 58472
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1813.906 ; gain = 646.531 ; free physical = 54544 ; free virtual = 58472
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1877.938 ; gain = 64.031 ; free physical = 54533 ; free virtual = 58462
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b4b20e2c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1957.938 ; gain = 0.000 ; free physical = 54535 ; free virtual = 58464
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b4b20e2c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1957.938 ; gain = 0.000 ; free physical = 54535 ; free virtual = 58464
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e1deaaad

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1957.938 ; gain = 0.000 ; free physical = 54535 ; free virtual = 58464
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e1deaaad

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1957.938 ; gain = 0.000 ; free physical = 54535 ; free virtual = 58464
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: e1deaaad

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1957.938 ; gain = 0.000 ; free physical = 54535 ; free virtual = 58464
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e1deaaad

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1957.938 ; gain = 0.000 ; free physical = 54535 ; free virtual = 58464
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1957.938 ; gain = 0.000 ; free physical = 54535 ; free virtual = 58464
Ending Logic Optimization Task | Checksum: e1deaaad

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1957.938 ; gain = 0.000 ; free physical = 54535 ; free virtual = 58464

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7b359229

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1957.938 ; gain = 0.000 ; free physical = 54534 ; free virtual = 58464
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1989.953 ; gain = 0.000 ; free physical = 54533 ; free virtual = 58463
INFO: [Common 17-1381] The checkpoint '/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.runs/impl_1/MainModule_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MainModule_drc_opted.rpt -pb MainModule_drc_opted.pb -rpx MainModule_drc_opted.rpx
Command: report_drc -file MainModule_drc_opted.rpt -pb MainModule_drc_opted.pb -rpx MainModule_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/raleigh/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.runs/impl_1/MainModule_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2021.969 ; gain = 0.000 ; free physical = 54500 ; free virtual = 58430
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6f910cfc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2021.969 ; gain = 0.000 ; free physical = 54500 ; free virtual = 58430
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.969 ; gain = 0.000 ; free physical = 54500 ; free virtual = 58430

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10722f5ed

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2045.980 ; gain = 24.012 ; free physical = 54498 ; free virtual = 58431

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 201c257c7

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2085.629 ; gain = 63.660 ; free physical = 54496 ; free virtual = 58429

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 201c257c7

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2085.629 ; gain = 63.660 ; free physical = 54496 ; free virtual = 58429
Phase 1 Placer Initialization | Checksum: 201c257c7

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2085.629 ; gain = 63.660 ; free physical = 54496 ; free virtual = 58429

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 166ec69bc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2181.676 ; gain = 159.707 ; free physical = 54482 ; free virtual = 58416

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 166ec69bc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2181.676 ; gain = 159.707 ; free physical = 54482 ; free virtual = 58416

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 209e54062

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2181.676 ; gain = 159.707 ; free physical = 54482 ; free virtual = 58416

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1880ada35

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2181.676 ; gain = 159.707 ; free physical = 54482 ; free virtual = 58416

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1880ada35

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2181.676 ; gain = 159.707 ; free physical = 54482 ; free virtual = 58416

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2d8c7478f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2181.676 ; gain = 159.707 ; free physical = 54481 ; free virtual = 58416

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2d8c7478f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2181.676 ; gain = 159.707 ; free physical = 54481 ; free virtual = 58416

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2d8c7478f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2181.676 ; gain = 159.707 ; free physical = 54481 ; free virtual = 58416
Phase 3 Detail Placement | Checksum: 2d8c7478f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2181.676 ; gain = 159.707 ; free physical = 54481 ; free virtual = 58416

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17e75466d

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 17e75466d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2181.676 ; gain = 159.707 ; free physical = 54482 ; free virtual = 58417
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.261. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 212cdb0d3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2181.676 ; gain = 159.707 ; free physical = 54482 ; free virtual = 58417
Phase 4.1 Post Commit Optimization | Checksum: 212cdb0d3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2181.676 ; gain = 159.707 ; free physical = 54482 ; free virtual = 58417

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 212cdb0d3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2181.676 ; gain = 159.707 ; free physical = 54483 ; free virtual = 58418

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 212cdb0d3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2181.676 ; gain = 159.707 ; free physical = 54483 ; free virtual = 58418

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 23147f9e0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2181.676 ; gain = 159.707 ; free physical = 54483 ; free virtual = 58418
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23147f9e0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2181.676 ; gain = 159.707 ; free physical = 54483 ; free virtual = 58418
Ending Placer Task | Checksum: 1962f8c17

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2181.676 ; gain = 159.707 ; free physical = 54490 ; free virtual = 58426
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54490 ; free virtual = 58427
INFO: [Common 17-1381] The checkpoint '/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.runs/impl_1/MainModule_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file MainModule_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54484 ; free virtual = 58420
INFO: [runtcl-4] Executing : report_utilization -file MainModule_utilization_placed.rpt -pb MainModule_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54489 ; free virtual = 58425
INFO: [runtcl-4] Executing : report_control_sets -verbose -file MainModule_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54489 ; free virtual = 58425
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fffc846e ConstDB: 0 ShapeSum: 963307a9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 189e5b06f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54373 ; free virtual = 58309
Post Restoration Checksum: NetGraph: de3ed23e NumContArr: aba6de31 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 189e5b06f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54373 ; free virtual = 58310

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 189e5b06f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54342 ; free virtual = 58279

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 189e5b06f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54342 ; free virtual = 58279
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ecdc4014

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54335 ; free virtual = 58272
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.267  | TNS=0.000  | WHS=-0.134 | THS=-1.452 |

Phase 2 Router Initialization | Checksum: 14b132fe0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54335 ; free virtual = 58272

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: eeaf258b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54335 ; free virtual = 58272

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.908  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 212cdd222

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54335 ; free virtual = 58272
Phase 4 Rip-up And Reroute | Checksum: 212cdd222

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54335 ; free virtual = 58272

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d0e5e4db

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54335 ; free virtual = 58272
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.987  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1d0e5e4db

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54335 ; free virtual = 58272

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d0e5e4db

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54335 ; free virtual = 58272
Phase 5 Delay and Skew Optimization | Checksum: 1d0e5e4db

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54335 ; free virtual = 58272

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22ed572aa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54335 ; free virtual = 58272
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.987  | TNS=0.000  | WHS=0.117  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20befefc9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54335 ; free virtual = 58272
Phase 6 Post Hold Fix | Checksum: 20befefc9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54335 ; free virtual = 58272

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0399426 %
  Global Horizontal Routing Utilization  = 0.0359188 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 21aad4e0a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54335 ; free virtual = 58272

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21aad4e0a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54334 ; free virtual = 58270

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cc6427c5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54334 ; free virtual = 58270

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.987  | TNS=0.000  | WHS=0.117  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1cc6427c5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54334 ; free virtual = 58270
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54366 ; free virtual = 58303

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2181.676 ; gain = 0.000 ; free physical = 54366 ; free virtual = 58303
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2183.477 ; gain = 0.000 ; free physical = 54364 ; free virtual = 58302
INFO: [Common 17-1381] The checkpoint '/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.runs/impl_1/MainModule_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MainModule_drc_routed.rpt -pb MainModule_drc_routed.pb -rpx MainModule_drc_routed.rpx
Command: report_drc -file MainModule_drc_routed.rpt -pb MainModule_drc_routed.pb -rpx MainModule_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.runs/impl_1/MainModule_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file MainModule_methodology_drc_routed.rpt -pb MainModule_methodology_drc_routed.pb -rpx MainModule_methodology_drc_routed.rpx
Command: report_methodology -file MainModule_methodology_drc_routed.rpt -pb MainModule_methodology_drc_routed.pb -rpx MainModule_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.runs/impl_1/MainModule_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file MainModule_power_routed.rpt -pb MainModule_power_summary_routed.pb -rpx MainModule_power_routed.rpx
Command: report_power -file MainModule_power_routed.rpt -pb MainModule_power_summary_routed.pb -rpx MainModule_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file MainModule_route_status.rpt -pb MainModule_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file MainModule_timing_summary_routed.rpt -pb MainModule_timing_summary_routed.pb -rpx MainModule_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file MainModule_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file MainModule_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Mar  1 18:06:27 2019...

*** Running vivado
    with args -log MainModule.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source MainModule.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MainModule.tcl -notrace
Command: open_checkpoint MainModule_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1167.371 ; gain = 0.000 ; free physical = 55184 ; free virtual = 59122
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1899.895 ; gain = 0.000 ; free physical = 54518 ; free virtual = 58457
Restored from archive | CPU: 0.090000 secs | Memory: 1.053391 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1899.895 ; gain = 0.000 ; free physical = 54518 ; free virtual = 58457
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1899.895 ; gain = 732.523 ; free physical = 54518 ; free virtual = 58456
Command: write_bitstream -force MainModule.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/raleigh/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./MainModule.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Mar  1 18:07:10 2019. For additional details about this file, please refer to the WebTalk help file at /home/raleigh/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2344.562 ; gain = 444.668 ; free physical = 54447 ; free virtual = 58394
INFO: [Common 17-206] Exiting Vivado at Fri Mar  1 18:07:10 2019...

*** Running vivado
    with args -log MainModule.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source MainModule.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MainModule.tcl -notrace
Command: open_checkpoint MainModule_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1167.363 ; gain = 0.000 ; free physical = 54375 ; free virtual = 58385
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1899.887 ; gain = 0.000 ; free physical = 53710 ; free virtual = 57720
Restored from archive | CPU: 0.090000 secs | Memory: 1.053391 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1899.887 ; gain = 0.000 ; free physical = 53710 ; free virtual = 57720
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1899.887 ; gain = 732.523 ; free physical = 53709 ; free virtual = 57720
Command: write_bitstream -force MainModule.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/raleigh/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./MainModule.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/raleigh/Programming/FPGA/AppliedDigitalLogicExercises/chapter_3/half-adder/half-adder/half-adder.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Mar  1 18:12:07 2019. For additional details about this file, please refer to the WebTalk help file at /home/raleigh/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2343.555 ; gain = 443.668 ; free physical = 53647 ; free virtual = 57659
INFO: [Common 17-206] Exiting Vivado at Fri Mar  1 18:12:07 2019...
