
Digital_Clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000082d0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b98  080084a0  080084a0  000184a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a038  0800a038  000200a8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a038  0800a038  0001a038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a040  0800a040  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a040  0800a040  0001a040  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a044  0800a044  0001a044  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  0800a048  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000550  200000a8  0800a0f0  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005f8  0800a0f0  000205f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d9c1  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003830  00000000  00000000  0003da99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018c8  00000000  00000000  000412d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001748  00000000  00000000  00042b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029f9e  00000000  00000000  000442e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d2a5  00000000  00000000  0006e27e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000feba2  00000000  00000000  0008b523  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0018a0c5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d6c  00000000  00000000  0018a118  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000a8 	.word	0x200000a8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008488 	.word	0x08008488

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000ac 	.word	0x200000ac
 800020c:	08008488 	.word	0x08008488

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80005b4:	b590      	push	{r4, r7, lr}
 80005b6:	b08d      	sub	sp, #52	; 0x34
 80005b8:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80005ba:	f003 f897 	bl	80036ec <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80005be:	f000 f957 	bl	8000870 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80005c2:	f000 fb5b 	bl	8000c7c <MX_GPIO_Init>
	MX_DMA2D_Init();
 80005c6:	f000 f9bf 	bl	8000948 <MX_DMA2D_Init>
	MX_FMC_Init();
 80005ca:	f000 fb09 	bl	8000be0 <MX_FMC_Init>
	MX_LTDC_Init();
 80005ce:	f000 f9ed 	bl	80009ac <MX_LTDC_Init>
	MX_TIM6_Init();
 80005d2:	f000 fa9d 	bl	8000b10 <MX_TIM6_Init>
	MX_USART1_UART_Init();
 80005d6:	f000 fad3 	bl	8000b80 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim6);
 80005da:	4895      	ldr	r0, [pc, #596]	; (8000830 <main+0x27c>)
 80005dc:	f006 fa54 	bl	8006a88 <HAL_TIM_Base_Start_IT>
	BSP_LCD_Init();
 80005e0:	f001 fcc8 	bl	8001f74 <BSP_LCD_Init>
	BSP_LCD_LayerDefaultInit(1, LCD_FB_START_ADDRESS);
 80005e4:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80005e8:	2001      	movs	r0, #1
 80005ea:	f001 fd5b 	bl	80020a4 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_SelectLayer(1);
 80005ee:	2001      	movs	r0, #1
 80005f0:	f001 fdb8 	bl	8002164 <BSP_LCD_SelectLayer>
	BSP_LCD_DisplayOn();
 80005f4:	f001 ff8e 	bl	8002514 <BSP_LCD_DisplayOn>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80005f8:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80005fc:	f001 fdda 	bl	80021b4 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8000600:	f04f 30ff 	mov.w	r0, #4294967295
 8000604:	f001 fdbe 	bl	8002184 <BSP_LCD_SetTextColor>
	BSP_LCD_Clear(LCD_COLOR_BLACK);
 8000608:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800060c:	f001 fe06 	bl	800221c <BSP_LCD_Clear>
	BSP_SDRAM_Init();
 8000610:	f002 f998 	bl	8002944 <BSP_SDRAM_Init>
	if (BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize()) != TS_OK) {
 8000614:	f001 fd1e 	bl	8002054 <BSP_LCD_GetXSize>
 8000618:	4603      	mov	r3, r0
 800061a:	b29c      	uxth	r4, r3
 800061c:	f001 fd2e 	bl	800207c <BSP_LCD_GetYSize>
 8000620:	4603      	mov	r3, r0
 8000622:	b29b      	uxth	r3, r3
 8000624:	4619      	mov	r1, r3
 8000626:	4620      	mov	r0, r4
 8000628:	f002 fb42 	bl	8002cb0 <BSP_TS_Init>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d01d      	beq.n	800066e <main+0xba>
		BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000632:	f04f 30ff 	mov.w	r0, #4294967295
 8000636:	f001 fdbd 	bl	80021b4 <BSP_LCD_SetBackColor>
		BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800063a:	487e      	ldr	r0, [pc, #504]	; (8000834 <main+0x280>)
 800063c:	f001 fda2 	bl	8002184 <BSP_LCD_SetTextColor>
		BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize() - 95, (uint8_t*) "ERROR",
 8000640:	f001 fd1c 	bl	800207c <BSP_LCD_GetYSize>
 8000644:	4603      	mov	r3, r0
 8000646:	b29b      	uxth	r3, r3
 8000648:	3b5f      	subs	r3, #95	; 0x5f
 800064a:	b299      	uxth	r1, r3
 800064c:	2301      	movs	r3, #1
 800064e:	4a7a      	ldr	r2, [pc, #488]	; (8000838 <main+0x284>)
 8000650:	2000      	movs	r0, #0
 8000652:	f001 fe4f 	bl	80022f4 <BSP_LCD_DisplayStringAt>
				CENTER_MODE);
		BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize() - 80,
 8000656:	f001 fd11 	bl	800207c <BSP_LCD_GetYSize>
 800065a:	4603      	mov	r3, r0
 800065c:	b29b      	uxth	r3, r3
 800065e:	3b50      	subs	r3, #80	; 0x50
 8000660:	b299      	uxth	r1, r3
 8000662:	2301      	movs	r3, #1
 8000664:	4a75      	ldr	r2, [pc, #468]	; (800083c <main+0x288>)
 8000666:	2000      	movs	r0, #0
 8000668:	f001 fe44 	bl	80022f4 <BSP_LCD_DisplayStringAt>
				(uint8_t*) "TouchScreen cannot be initialized", CENTER_MODE);

		while (1);
 800066c:	e7fe      	b.n	800066c <main+0xb8>
	}
	__HAL_RCC_CRC_CLK_ENABLE();
 800066e:	4b74      	ldr	r3, [pc, #464]	; (8000840 <main+0x28c>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000672:	4a73      	ldr	r2, [pc, #460]	; (8000840 <main+0x28c>)
 8000674:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000678:	6313      	str	r3, [r2, #48]	; 0x30
 800067a:	4b71      	ldr	r3, [pc, #452]	; (8000840 <main+0x28c>)
 800067c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000682:	603b      	str	r3, [r7, #0]
 8000684:	683b      	ldr	r3, [r7, #0]
	BSP_LCD_DisplayStringAt(10, 60, (uint8_t*) "NTUST", CENTER_MODE);
 8000686:	2301      	movs	r3, #1
 8000688:	4a6e      	ldr	r2, [pc, #440]	; (8000844 <main+0x290>)
 800068a:	213c      	movs	r1, #60	; 0x3c
 800068c:	200a      	movs	r0, #10
 800068e:	f001 fe31 	bl	80022f4 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(10, 60, (uint8_t*) "+", RIGHT_MODE);
 8000692:	2302      	movs	r3, #2
 8000694:	4a6c      	ldr	r2, [pc, #432]	; (8000848 <main+0x294>)
 8000696:	213c      	movs	r1, #60	; 0x3c
 8000698:	200a      	movs	r0, #10
 800069a:	f001 fe2b 	bl	80022f4 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(10, 136, (uint8_t*) "-", RIGHT_MODE);
 800069e:	2302      	movs	r3, #2
 80006a0:	4a6a      	ldr	r2, [pc, #424]	; (800084c <main+0x298>)
 80006a2:	2188      	movs	r1, #136	; 0x88
 80006a4:	200a      	movs	r0, #10
 80006a6:	f001 fe25 	bl	80022f4 <BSP_LCD_DisplayStringAt>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		BSP_LCD_DisplayStringAt(10, 136, (uint8_t*) clock, CENTER_MODE);
 80006aa:	2301      	movs	r3, #1
 80006ac:	4a68      	ldr	r2, [pc, #416]	; (8000850 <main+0x29c>)
 80006ae:	2188      	movs	r1, #136	; 0x88
 80006b0:	200a      	movs	r0, #10
 80006b2:	f001 fe1f 	bl	80022f4 <BSP_LCD_DisplayStringAt>
		if (HAL_GPIO_ReadPin(GPIOI, GPIO_PIN_11)) {
 80006b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006ba:	4866      	ldr	r0, [pc, #408]	; (8000854 <main+0x2a0>)
 80006bc:	f003 ffa0 	bl	8004600 <HAL_GPIO_ReadPin>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d021      	beq.n	800070a <main+0x156>
			HAL_Delay(10);
 80006c6:	200a      	movs	r0, #10
 80006c8:	f003 f86e 	bl	80037a8 <HAL_Delay>
			while (HAL_GPIO_ReadPin(GPIOI, GPIO_PIN_11) != GPIO_PIN_SET);
 80006cc:	bf00      	nop
 80006ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006d2:	4860      	ldr	r0, [pc, #384]	; (8000854 <main+0x2a0>)
 80006d4:	f003 ff94 	bl	8004600 <HAL_GPIO_ReadPin>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b01      	cmp	r3, #1
 80006dc:	d1f7      	bne.n	80006ce <main+0x11a>
			if (mode == 3)
 80006de:	4b5e      	ldr	r3, [pc, #376]	; (8000858 <main+0x2a4>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	2b03      	cmp	r3, #3
 80006e4:	d103      	bne.n	80006ee <main+0x13a>
				mode = 0;
 80006e6:	4b5c      	ldr	r3, [pc, #368]	; (8000858 <main+0x2a4>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	e004      	b.n	80006f8 <main+0x144>
			else
				mode++;
 80006ee:	4b5a      	ldr	r3, [pc, #360]	; (8000858 <main+0x2a4>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	3301      	adds	r3, #1
 80006f4:	4a58      	ldr	r2, [pc, #352]	; (8000858 <main+0x2a4>)
 80006f6:	6013      	str	r3, [r2, #0]
			while (HAL_GPIO_ReadPin(GPIOI, GPIO_PIN_11) != GPIO_PIN_RESET);
 80006f8:	bf00      	nop
 80006fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006fe:	4855      	ldr	r0, [pc, #340]	; (8000854 <main+0x2a0>)
 8000700:	f003 ff7e 	bl	8004600 <HAL_GPIO_ReadPin>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d1f7      	bne.n	80006fa <main+0x146>
		}

		BSP_TS_GetState(&TS_State);
 800070a:	1d3b      	adds	r3, r7, #4
 800070c:	4618      	mov	r0, r3
 800070e:	f002 fb0f 	bl	8002d30 <BSP_TS_GetState>
		if (TS_State.touchEventId[0] == TOUCH_EVENT_PRESS_DOWN) {
 8000712:	7ffb      	ldrb	r3, [r7, #31]
 8000714:	2b01      	cmp	r3, #1
 8000716:	d1c8      	bne.n	80006aa <main+0xf6>
//			click ++;
			x = (int)TS_State.touchX[0];
 8000718:	88fb      	ldrh	r3, [r7, #6]
 800071a:	461a      	mov	r2, r3
 800071c:	4b4f      	ldr	r3, [pc, #316]	; (800085c <main+0x2a8>)
 800071e:	601a      	str	r2, [r3, #0]
			y = (int)TS_State.touchY[0];
 8000720:	8a3b      	ldrh	r3, [r7, #16]
 8000722:	461a      	mov	r2, r3
 8000724:	4b4e      	ldr	r3, [pc, #312]	; (8000860 <main+0x2ac>)
 8000726:	601a      	str	r2, [r3, #0]

			if (TS_State.touchY[0] > 125 && TS_State.touchY[0] < 200
 8000728:	8a3b      	ldrh	r3, [r7, #16]
 800072a:	2b7d      	cmp	r3, #125	; 0x7d
 800072c:	d93c      	bls.n	80007a8 <main+0x1f4>
 800072e:	8a3b      	ldrh	r3, [r7, #16]
 8000730:	2bc7      	cmp	r3, #199	; 0xc7
 8000732:	d839      	bhi.n	80007a8 <main+0x1f4>
					&& TS_State.touchX[0] > 400) {
 8000734:	88fb      	ldrh	r3, [r7, #6]
 8000736:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800073a:	d935      	bls.n	80007a8 <main+0x1f4>
				switch (mode) {
 800073c:	4b46      	ldr	r3, [pc, #280]	; (8000858 <main+0x2a4>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	2b03      	cmp	r3, #3
 8000742:	d022      	beq.n	800078a <main+0x1d6>
 8000744:	2b03      	cmp	r3, #3
 8000746:	dc6f      	bgt.n	8000828 <main+0x274>
 8000748:	2b01      	cmp	r3, #1
 800074a:	d002      	beq.n	8000752 <main+0x19e>
 800074c:	2b02      	cmp	r3, #2
 800074e:	d00e      	beq.n	800076e <main+0x1ba>
 8000750:	e06a      	b.n	8000828 <main+0x274>
				case 1:
					if (hr == 0)
 8000752:	4b44      	ldr	r3, [pc, #272]	; (8000864 <main+0x2b0>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d103      	bne.n	8000762 <main+0x1ae>
						hr = 23;
 800075a:	4b42      	ldr	r3, [pc, #264]	; (8000864 <main+0x2b0>)
 800075c:	2217      	movs	r2, #23
 800075e:	601a      	str	r2, [r3, #0]
					else
						hr--;
					break;
 8000760:	e021      	b.n	80007a6 <main+0x1f2>
						hr--;
 8000762:	4b40      	ldr	r3, [pc, #256]	; (8000864 <main+0x2b0>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	3b01      	subs	r3, #1
 8000768:	4a3e      	ldr	r2, [pc, #248]	; (8000864 <main+0x2b0>)
 800076a:	6013      	str	r3, [r2, #0]
					break;
 800076c:	e01b      	b.n	80007a6 <main+0x1f2>
				case 2:
					if (min == 0)
 800076e:	4b3e      	ldr	r3, [pc, #248]	; (8000868 <main+0x2b4>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d103      	bne.n	800077e <main+0x1ca>
						min = 59;
 8000776:	4b3c      	ldr	r3, [pc, #240]	; (8000868 <main+0x2b4>)
 8000778:	223b      	movs	r2, #59	; 0x3b
 800077a:	601a      	str	r2, [r3, #0]
					else
						min--;
					break;
 800077c:	e013      	b.n	80007a6 <main+0x1f2>
						min--;
 800077e:	4b3a      	ldr	r3, [pc, #232]	; (8000868 <main+0x2b4>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	3b01      	subs	r3, #1
 8000784:	4a38      	ldr	r2, [pc, #224]	; (8000868 <main+0x2b4>)
 8000786:	6013      	str	r3, [r2, #0]
					break;
 8000788:	e00d      	b.n	80007a6 <main+0x1f2>
				case 3:
					if (sec == 0)
 800078a:	4b38      	ldr	r3, [pc, #224]	; (800086c <main+0x2b8>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	2b00      	cmp	r3, #0
 8000790:	d103      	bne.n	800079a <main+0x1e6>
						sec = 59;
 8000792:	4b36      	ldr	r3, [pc, #216]	; (800086c <main+0x2b8>)
 8000794:	223b      	movs	r2, #59	; 0x3b
 8000796:	601a      	str	r2, [r3, #0]
					else
						sec--;
					break;
 8000798:	e004      	b.n	80007a4 <main+0x1f0>
						sec--;
 800079a:	4b34      	ldr	r3, [pc, #208]	; (800086c <main+0x2b8>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	3b01      	subs	r3, #1
 80007a0:	4a32      	ldr	r2, [pc, #200]	; (800086c <main+0x2b8>)
 80007a2:	6013      	str	r3, [r2, #0]
					break;
 80007a4:	bf00      	nop
				switch (mode) {
 80007a6:	e03f      	b.n	8000828 <main+0x274>
				}
			} else if (TS_State.touchY[0] > 50 && TS_State.touchY[0] < 125
 80007a8:	8a3b      	ldrh	r3, [r7, #16]
 80007aa:	2b32      	cmp	r3, #50	; 0x32
 80007ac:	d93b      	bls.n	8000826 <main+0x272>
 80007ae:	8a3b      	ldrh	r3, [r7, #16]
 80007b0:	2b7c      	cmp	r3, #124	; 0x7c
 80007b2:	d838      	bhi.n	8000826 <main+0x272>
					&& TS_State.touchX[0] > 400 ) {
 80007b4:	88fb      	ldrh	r3, [r7, #6]
 80007b6:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80007ba:	d934      	bls.n	8000826 <main+0x272>
				switch (mode) {
 80007bc:	4b26      	ldr	r3, [pc, #152]	; (8000858 <main+0x2a4>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	2b03      	cmp	r3, #3
 80007c2:	d022      	beq.n	800080a <main+0x256>
 80007c4:	2b03      	cmp	r3, #3
 80007c6:	dc2f      	bgt.n	8000828 <main+0x274>
 80007c8:	2b01      	cmp	r3, #1
 80007ca:	d002      	beq.n	80007d2 <main+0x21e>
 80007cc:	2b02      	cmp	r3, #2
 80007ce:	d00e      	beq.n	80007ee <main+0x23a>
 80007d0:	e02a      	b.n	8000828 <main+0x274>
				case 1:
					if (hr == 23)
 80007d2:	4b24      	ldr	r3, [pc, #144]	; (8000864 <main+0x2b0>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	2b17      	cmp	r3, #23
 80007d8:	d103      	bne.n	80007e2 <main+0x22e>
						hr = 0;
 80007da:	4b22      	ldr	r3, [pc, #136]	; (8000864 <main+0x2b0>)
 80007dc:	2200      	movs	r2, #0
 80007de:	601a      	str	r2, [r3, #0]
					else
						hr++;
					break;
 80007e0:	e022      	b.n	8000828 <main+0x274>
						hr++;
 80007e2:	4b20      	ldr	r3, [pc, #128]	; (8000864 <main+0x2b0>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	3301      	adds	r3, #1
 80007e8:	4a1e      	ldr	r2, [pc, #120]	; (8000864 <main+0x2b0>)
 80007ea:	6013      	str	r3, [r2, #0]
					break;
 80007ec:	e01c      	b.n	8000828 <main+0x274>
				case 2:
					if (min == 59)
 80007ee:	4b1e      	ldr	r3, [pc, #120]	; (8000868 <main+0x2b4>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	2b3b      	cmp	r3, #59	; 0x3b
 80007f4:	d103      	bne.n	80007fe <main+0x24a>
						min = 0;
 80007f6:	4b1c      	ldr	r3, [pc, #112]	; (8000868 <main+0x2b4>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]
					else
						min++;
					break;
 80007fc:	e014      	b.n	8000828 <main+0x274>
						min++;
 80007fe:	4b1a      	ldr	r3, [pc, #104]	; (8000868 <main+0x2b4>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	3301      	adds	r3, #1
 8000804:	4a18      	ldr	r2, [pc, #96]	; (8000868 <main+0x2b4>)
 8000806:	6013      	str	r3, [r2, #0]
					break;
 8000808:	e00e      	b.n	8000828 <main+0x274>
				case 3:
					if (sec == 59)
 800080a:	4b18      	ldr	r3, [pc, #96]	; (800086c <main+0x2b8>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	2b3b      	cmp	r3, #59	; 0x3b
 8000810:	d103      	bne.n	800081a <main+0x266>
						sec = 0;
 8000812:	4b16      	ldr	r3, [pc, #88]	; (800086c <main+0x2b8>)
 8000814:	2200      	movs	r2, #0
 8000816:	601a      	str	r2, [r3, #0]
					else
						sec++;
					break;
 8000818:	e006      	b.n	8000828 <main+0x274>
						sec++;
 800081a:	4b14      	ldr	r3, [pc, #80]	; (800086c <main+0x2b8>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	3301      	adds	r3, #1
 8000820:	4a12      	ldr	r2, [pc, #72]	; (800086c <main+0x2b8>)
 8000822:	6013      	str	r3, [r2, #0]
					break;
 8000824:	e000      	b.n	8000828 <main+0x274>
				}
			}
 8000826:	bf00      	nop
			HAL_Delay(10);
 8000828:	200a      	movs	r0, #10
 800082a:	f002 ffbd 	bl	80037a8 <HAL_Delay>
		BSP_LCD_DisplayStringAt(10, 136, (uint8_t*) clock, CENTER_MODE);
 800082e:	e73c      	b.n	80006aa <main+0xf6>
 8000830:	200001ac 	.word	0x200001ac
 8000834:	ffff0000 	.word	0xffff0000
 8000838:	080084a0 	.word	0x080084a0
 800083c:	080084a8 	.word	0x080084a8
 8000840:	40023800 	.word	0x40023800
 8000844:	080084cc 	.word	0x080084cc
 8000848:	080084d4 	.word	0x080084d4
 800084c:	080084d8 	.word	0x080084d8
 8000850:	200002b4 	.word	0x200002b4
 8000854:	40022000 	.word	0x40022000
 8000858:	200002f4 	.word	0x200002f4
 800085c:	200002fc 	.word	0x200002fc
 8000860:	20000300 	.word	0x20000300
 8000864:	20000000 	.word	0x20000000
 8000868:	200002f0 	.word	0x200002f0
 800086c:	200002ec 	.word	0x200002ec

08000870 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000870:	b580      	push	{r7, lr}
 8000872:	b094      	sub	sp, #80	; 0x50
 8000874:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000876:	f107 0320 	add.w	r3, r7, #32
 800087a:	2230      	movs	r2, #48	; 0x30
 800087c:	2100      	movs	r1, #0
 800087e:	4618      	mov	r0, r3
 8000880:	f007 f98c 	bl	8007b9c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000884:	f107 030c 	add.w	r3, r7, #12
 8000888:	2200      	movs	r2, #0
 800088a:	601a      	str	r2, [r3, #0]
 800088c:	605a      	str	r2, [r3, #4]
 800088e:	609a      	str	r2, [r3, #8]
 8000890:	60da      	str	r2, [r3, #12]
 8000892:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000894:	4b2a      	ldr	r3, [pc, #168]	; (8000940 <SystemClock_Config+0xd0>)
 8000896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000898:	4a29      	ldr	r2, [pc, #164]	; (8000940 <SystemClock_Config+0xd0>)
 800089a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800089e:	6413      	str	r3, [r2, #64]	; 0x40
 80008a0:	4b27      	ldr	r3, [pc, #156]	; (8000940 <SystemClock_Config+0xd0>)
 80008a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008a8:	60bb      	str	r3, [r7, #8]
 80008aa:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008ac:	4b25      	ldr	r3, [pc, #148]	; (8000944 <SystemClock_Config+0xd4>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a24      	ldr	r2, [pc, #144]	; (8000944 <SystemClock_Config+0xd4>)
 80008b2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80008b6:	6013      	str	r3, [r2, #0]
 80008b8:	4b22      	ldr	r3, [pc, #136]	; (8000944 <SystemClock_Config+0xd4>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80008c0:	607b      	str	r3, [r7, #4]
 80008c2:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008c4:	2302      	movs	r3, #2
 80008c6:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008c8:	2301      	movs	r3, #1
 80008ca:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008cc:	2310      	movs	r3, #16
 80008ce:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008d0:	2302      	movs	r3, #2
 80008d2:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008d4:	2300      	movs	r3, #0
 80008d6:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 80008d8:	2308      	movs	r3, #8
 80008da:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 216;
 80008dc:	23d8      	movs	r3, #216	; 0xd8
 80008de:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008e0:	2302      	movs	r3, #2
 80008e2:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 2;
 80008e4:	2302      	movs	r3, #2
 80008e6:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80008e8:	f107 0320 	add.w	r3, r7, #32
 80008ec:	4618      	mov	r0, r3
 80008ee:	f004 ff69 	bl	80057c4 <HAL_RCC_OscConfig>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <SystemClock_Config+0x8c>
		Error_Handler();
 80008f8:	f000 fe6e 	bl	80015d8 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 80008fc:	f004 ff12 	bl	8005724 <HAL_PWREx_EnableOverDrive>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <SystemClock_Config+0x9a>
		Error_Handler();
 8000906:	f000 fe67 	bl	80015d8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800090a:	230f      	movs	r3, #15
 800090c:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800090e:	2302      	movs	r3, #2
 8000910:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000912:	2300      	movs	r3, #0
 8000914:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000916:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800091a:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800091c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000920:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK) {
 8000922:	f107 030c 	add.w	r3, r7, #12
 8000926:	2107      	movs	r1, #7
 8000928:	4618      	mov	r0, r3
 800092a:	f005 f9ef 	bl	8005d0c <HAL_RCC_ClockConfig>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <SystemClock_Config+0xc8>
		Error_Handler();
 8000934:	f000 fe50 	bl	80015d8 <Error_Handler>
	}
}
 8000938:	bf00      	nop
 800093a:	3750      	adds	r7, #80	; 0x50
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	40023800 	.word	0x40023800
 8000944:	40007000 	.word	0x40007000

08000948 <MX_DMA2D_Init>:
/**
 * @brief DMA2D Initialization Function
 * @param None
 * @retval None
 */
static void MX_DMA2D_Init(void) {
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
	/* USER CODE END DMA2D_Init 0 */

	/* USER CODE BEGIN DMA2D_Init 1 */

	/* USER CODE END DMA2D_Init 1 */
	hdma2d.Instance = DMA2D;
 800094c:	4b15      	ldr	r3, [pc, #84]	; (80009a4 <MX_DMA2D_Init+0x5c>)
 800094e:	4a16      	ldr	r2, [pc, #88]	; (80009a8 <MX_DMA2D_Init+0x60>)
 8000950:	601a      	str	r2, [r3, #0]
	hdma2d.Init.Mode = DMA2D_M2M;
 8000952:	4b14      	ldr	r3, [pc, #80]	; (80009a4 <MX_DMA2D_Init+0x5c>)
 8000954:	2200      	movs	r2, #0
 8000956:	605a      	str	r2, [r3, #4]
	hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000958:	4b12      	ldr	r3, [pc, #72]	; (80009a4 <MX_DMA2D_Init+0x5c>)
 800095a:	2200      	movs	r2, #0
 800095c:	609a      	str	r2, [r3, #8]
	hdma2d.Init.OutputOffset = 0;
 800095e:	4b11      	ldr	r3, [pc, #68]	; (80009a4 <MX_DMA2D_Init+0x5c>)
 8000960:	2200      	movs	r2, #0
 8000962:	60da      	str	r2, [r3, #12]
	hdma2d.LayerCfg[1].InputOffset = 0;
 8000964:	4b0f      	ldr	r3, [pc, #60]	; (80009a4 <MX_DMA2D_Init+0x5c>)
 8000966:	2200      	movs	r2, #0
 8000968:	629a      	str	r2, [r3, #40]	; 0x28
	hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800096a:	4b0e      	ldr	r3, [pc, #56]	; (80009a4 <MX_DMA2D_Init+0x5c>)
 800096c:	2200      	movs	r2, #0
 800096e:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000970:	4b0c      	ldr	r3, [pc, #48]	; (80009a4 <MX_DMA2D_Init+0x5c>)
 8000972:	2200      	movs	r2, #0
 8000974:	631a      	str	r2, [r3, #48]	; 0x30
	hdma2d.LayerCfg[1].InputAlpha = 0;
 8000976:	4b0b      	ldr	r3, [pc, #44]	; (80009a4 <MX_DMA2D_Init+0x5c>)
 8000978:	2200      	movs	r2, #0
 800097a:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_DMA2D_Init(&hdma2d) != HAL_OK) {
 800097c:	4809      	ldr	r0, [pc, #36]	; (80009a4 <MX_DMA2D_Init+0x5c>)
 800097e:	f003 fa07 	bl	8003d90 <HAL_DMA2D_Init>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_DMA2D_Init+0x44>
		Error_Handler();
 8000988:	f000 fe26 	bl	80015d8 <Error_Handler>
	}
	if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK) {
 800098c:	2101      	movs	r1, #1
 800098e:	4805      	ldr	r0, [pc, #20]	; (80009a4 <MX_DMA2D_Init+0x5c>)
 8000990:	f003 fb5c 	bl	800404c <HAL_DMA2D_ConfigLayer>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <MX_DMA2D_Init+0x56>
		Error_Handler();
 800099a:	f000 fe1d 	bl	80015d8 <Error_Handler>
	}
	/* USER CODE BEGIN DMA2D_Init 2 */

	/* USER CODE END DMA2D_Init 2 */

}
 800099e:	bf00      	nop
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	200000c4 	.word	0x200000c4
 80009a8:	4002b000 	.word	0x4002b000

080009ac <MX_LTDC_Init>:
/**
 * @brief LTDC Initialization Function
 * @param None
 * @retval None
 */
static void MX_LTDC_Init(void) {
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b09a      	sub	sp, #104	; 0x68
 80009b0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN LTDC_Init 0 */

	/* USER CODE END LTDC_Init 0 */

	LTDC_LayerCfgTypeDef pLayerCfg = { 0 };
 80009b2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80009b6:	2234      	movs	r2, #52	; 0x34
 80009b8:	2100      	movs	r1, #0
 80009ba:	4618      	mov	r0, r3
 80009bc:	f007 f8ee 	bl	8007b9c <memset>
	LTDC_LayerCfgTypeDef pLayerCfg1 = { 0 };
 80009c0:	463b      	mov	r3, r7
 80009c2:	2234      	movs	r2, #52	; 0x34
 80009c4:	2100      	movs	r1, #0
 80009c6:	4618      	mov	r0, r3
 80009c8:	f007 f8e8 	bl	8007b9c <memset>

	/* USER CODE BEGIN LTDC_Init 1 */

	/* USER CODE END LTDC_Init 1 */
	hltdc.Instance = LTDC;
 80009cc:	4b4e      	ldr	r3, [pc, #312]	; (8000b08 <MX_LTDC_Init+0x15c>)
 80009ce:	4a4f      	ldr	r2, [pc, #316]	; (8000b0c <MX_LTDC_Init+0x160>)
 80009d0:	601a      	str	r2, [r3, #0]
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80009d2:	4b4d      	ldr	r3, [pc, #308]	; (8000b08 <MX_LTDC_Init+0x15c>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80009d8:	4b4b      	ldr	r3, [pc, #300]	; (8000b08 <MX_LTDC_Init+0x15c>)
 80009da:	2200      	movs	r2, #0
 80009dc:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80009de:	4b4a      	ldr	r3, [pc, #296]	; (8000b08 <MX_LTDC_Init+0x15c>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80009e4:	4b48      	ldr	r3, [pc, #288]	; (8000b08 <MX_LTDC_Init+0x15c>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	611a      	str	r2, [r3, #16]
	hltdc.Init.HorizontalSync = 7;
 80009ea:	4b47      	ldr	r3, [pc, #284]	; (8000b08 <MX_LTDC_Init+0x15c>)
 80009ec:	2207      	movs	r2, #7
 80009ee:	615a      	str	r2, [r3, #20]
	hltdc.Init.VerticalSync = 3;
 80009f0:	4b45      	ldr	r3, [pc, #276]	; (8000b08 <MX_LTDC_Init+0x15c>)
 80009f2:	2203      	movs	r2, #3
 80009f4:	619a      	str	r2, [r3, #24]
	hltdc.Init.AccumulatedHBP = 14;
 80009f6:	4b44      	ldr	r3, [pc, #272]	; (8000b08 <MX_LTDC_Init+0x15c>)
 80009f8:	220e      	movs	r2, #14
 80009fa:	61da      	str	r2, [r3, #28]
	hltdc.Init.AccumulatedVBP = 5;
 80009fc:	4b42      	ldr	r3, [pc, #264]	; (8000b08 <MX_LTDC_Init+0x15c>)
 80009fe:	2205      	movs	r2, #5
 8000a00:	621a      	str	r2, [r3, #32]
	hltdc.Init.AccumulatedActiveW = 654;
 8000a02:	4b41      	ldr	r3, [pc, #260]	; (8000b08 <MX_LTDC_Init+0x15c>)
 8000a04:	f240 228e 	movw	r2, #654	; 0x28e
 8000a08:	625a      	str	r2, [r3, #36]	; 0x24
	hltdc.Init.AccumulatedActiveH = 485;
 8000a0a:	4b3f      	ldr	r3, [pc, #252]	; (8000b08 <MX_LTDC_Init+0x15c>)
 8000a0c:	f240 12e5 	movw	r2, #485	; 0x1e5
 8000a10:	629a      	str	r2, [r3, #40]	; 0x28
	hltdc.Init.TotalWidth = 660;
 8000a12:	4b3d      	ldr	r3, [pc, #244]	; (8000b08 <MX_LTDC_Init+0x15c>)
 8000a14:	f44f 7225 	mov.w	r2, #660	; 0x294
 8000a18:	62da      	str	r2, [r3, #44]	; 0x2c
	hltdc.Init.TotalHeigh = 487;
 8000a1a:	4b3b      	ldr	r3, [pc, #236]	; (8000b08 <MX_LTDC_Init+0x15c>)
 8000a1c:	f240 12e7 	movw	r2, #487	; 0x1e7
 8000a20:	631a      	str	r2, [r3, #48]	; 0x30
	hltdc.Init.Backcolor.Blue = 0;
 8000a22:	4b39      	ldr	r3, [pc, #228]	; (8000b08 <MX_LTDC_Init+0x15c>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	hltdc.Init.Backcolor.Green = 0;
 8000a2a:	4b37      	ldr	r3, [pc, #220]	; (8000b08 <MX_LTDC_Init+0x15c>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	hltdc.Init.Backcolor.Red = 0;
 8000a32:	4b35      	ldr	r3, [pc, #212]	; (8000b08 <MX_LTDC_Init+0x15c>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	if (HAL_LTDC_Init(&hltdc) != HAL_OK) {
 8000a3a:	4833      	ldr	r0, [pc, #204]	; (8000b08 <MX_LTDC_Init+0x15c>)
 8000a3c:	f004 fbbc 	bl	80051b8 <HAL_LTDC_Init>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <MX_LTDC_Init+0x9e>
		Error_Handler();
 8000a46:	f000 fdc7 	bl	80015d8 <Error_Handler>
	}
	pLayerCfg.WindowX0 = 0;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	637b      	str	r3, [r7, #52]	; 0x34
	pLayerCfg.WindowX1 = 0;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	63bb      	str	r3, [r7, #56]	; 0x38
	pLayerCfg.WindowY0 = 0;
 8000a52:	2300      	movs	r3, #0
 8000a54:	63fb      	str	r3, [r7, #60]	; 0x3c
	pLayerCfg.WindowY1 = 0;
 8000a56:	2300      	movs	r3, #0
 8000a58:	643b      	str	r3, [r7, #64]	; 0x40
	pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	647b      	str	r3, [r7, #68]	; 0x44
	pLayerCfg.Alpha = 0;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	64bb      	str	r3, [r7, #72]	; 0x48
	pLayerCfg.Alpha0 = 0;
 8000a62:	2300      	movs	r3, #0
 8000a64:	64fb      	str	r3, [r7, #76]	; 0x4c
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000a66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a6a:	653b      	str	r3, [r7, #80]	; 0x50
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000a6c:	2305      	movs	r3, #5
 8000a6e:	657b      	str	r3, [r7, #84]	; 0x54
	pLayerCfg.FBStartAdress = 0;
 8000a70:	2300      	movs	r3, #0
 8000a72:	65bb      	str	r3, [r7, #88]	; 0x58
	pLayerCfg.ImageWidth = 0;
 8000a74:	2300      	movs	r3, #0
 8000a76:	65fb      	str	r3, [r7, #92]	; 0x5c
	pLayerCfg.ImageHeight = 0;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	663b      	str	r3, [r7, #96]	; 0x60
	pLayerCfg.Backcolor.Blue = 0;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	pLayerCfg.Backcolor.Green = 0;
 8000a82:	2300      	movs	r3, #0
 8000a84:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
	pLayerCfg.Backcolor.Red = 0;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK) {
 8000a8e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000a92:	2200      	movs	r2, #0
 8000a94:	4619      	mov	r1, r3
 8000a96:	481c      	ldr	r0, [pc, #112]	; (8000b08 <MX_LTDC_Init+0x15c>)
 8000a98:	f004 fc5e 	bl	8005358 <HAL_LTDC_ConfigLayer>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <MX_LTDC_Init+0xfa>
		Error_Handler();
 8000aa2:	f000 fd99 	bl	80015d8 <Error_Handler>
	}
	pLayerCfg1.WindowX0 = 0;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	603b      	str	r3, [r7, #0]
	pLayerCfg1.WindowX1 = 0;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	607b      	str	r3, [r7, #4]
	pLayerCfg1.WindowY0 = 0;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	60bb      	str	r3, [r7, #8]
	pLayerCfg1.WindowY1 = 0;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	60fb      	str	r3, [r7, #12]
	pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	613b      	str	r3, [r7, #16]
	pLayerCfg1.Alpha = 0;
 8000aba:	2300      	movs	r3, #0
 8000abc:	617b      	str	r3, [r7, #20]
	pLayerCfg1.Alpha0 = 0;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	61bb      	str	r3, [r7, #24]
	pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000ac2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ac6:	61fb      	str	r3, [r7, #28]
	pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000ac8:	2305      	movs	r3, #5
 8000aca:	623b      	str	r3, [r7, #32]
	pLayerCfg1.FBStartAdress = 0;
 8000acc:	2300      	movs	r3, #0
 8000ace:	627b      	str	r3, [r7, #36]	; 0x24
	pLayerCfg1.ImageWidth = 0;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	62bb      	str	r3, [r7, #40]	; 0x28
	pLayerCfg1.ImageHeight = 0;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	62fb      	str	r3, [r7, #44]	; 0x2c
	pLayerCfg1.Backcolor.Blue = 0;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	pLayerCfg1.Backcolor.Green = 0;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	pLayerCfg1.Backcolor.Red = 0;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK) {
 8000aea:	463b      	mov	r3, r7
 8000aec:	2201      	movs	r2, #1
 8000aee:	4619      	mov	r1, r3
 8000af0:	4805      	ldr	r0, [pc, #20]	; (8000b08 <MX_LTDC_Init+0x15c>)
 8000af2:	f004 fc31 	bl	8005358 <HAL_LTDC_ConfigLayer>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <MX_LTDC_Init+0x154>
		Error_Handler();
 8000afc:	f000 fd6c 	bl	80015d8 <Error_Handler>
	}
	/* USER CODE BEGIN LTDC_Init 2 */

	/* USER CODE END LTDC_Init 2 */

}
 8000b00:	bf00      	nop
 8000b02:	3768      	adds	r7, #104	; 0x68
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	20000104 	.word	0x20000104
 8000b0c:	40016800 	.word	0x40016800

08000b10 <MX_TIM6_Init>:
/**
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM6_Init(void) {
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM6_Init 0 */

	/* USER CODE END TIM6_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000b16:	1d3b      	adds	r3, r7, #4
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	605a      	str	r2, [r3, #4]
 8000b1e:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM6_Init 1 */

	/* USER CODE END TIM6_Init 1 */
	htim6.Instance = TIM6;
 8000b20:	4b15      	ldr	r3, [pc, #84]	; (8000b78 <MX_TIM6_Init+0x68>)
 8000b22:	4a16      	ldr	r2, [pc, #88]	; (8000b7c <MX_TIM6_Init+0x6c>)
 8000b24:	601a      	str	r2, [r3, #0]
	htim6.Init.Prescaler = 10799;
 8000b26:	4b14      	ldr	r3, [pc, #80]	; (8000b78 <MX_TIM6_Init+0x68>)
 8000b28:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8000b2c:	605a      	str	r2, [r3, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b2e:	4b12      	ldr	r3, [pc, #72]	; (8000b78 <MX_TIM6_Init+0x68>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	609a      	str	r2, [r3, #8]
	htim6.Init.Period = 4999;
 8000b34:	4b10      	ldr	r3, [pc, #64]	; (8000b78 <MX_TIM6_Init+0x68>)
 8000b36:	f241 3287 	movw	r2, #4999	; 0x1387
 8000b3a:	60da      	str	r2, [r3, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b3c:	4b0e      	ldr	r3, [pc, #56]	; (8000b78 <MX_TIM6_Init+0x68>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK) {
 8000b42:	480d      	ldr	r0, [pc, #52]	; (8000b78 <MX_TIM6_Init+0x68>)
 8000b44:	f005 ff49 	bl	80069da <HAL_TIM_Base_Init>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d001      	beq.n	8000b52 <MX_TIM6_Init+0x42>
		Error_Handler();
 8000b4e:	f000 fd43 	bl	80015d8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b52:	2300      	movs	r3, #0
 8000b54:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b56:	2300      	movs	r3, #0
 8000b58:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig)
 8000b5a:	1d3b      	adds	r3, r7, #4
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	4806      	ldr	r0, [pc, #24]	; (8000b78 <MX_TIM6_Init+0x68>)
 8000b60:	f006 f9f2 	bl	8006f48 <HAL_TIMEx_MasterConfigSynchronization>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <MX_TIM6_Init+0x5e>
			!= HAL_OK) {
		Error_Handler();
 8000b6a:	f000 fd35 	bl	80015d8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM6_Init 2 */

	/* USER CODE END TIM6_Init 2 */

}
 8000b6e:	bf00      	nop
 8000b70:	3710      	adds	r7, #16
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	200001ac 	.word	0x200001ac
 8000b7c:	40001000 	.word	0x40001000

08000b80 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8000b84:	4b14      	ldr	r3, [pc, #80]	; (8000bd8 <MX_USART1_UART_Init+0x58>)
 8000b86:	4a15      	ldr	r2, [pc, #84]	; (8000bdc <MX_USART1_UART_Init+0x5c>)
 8000b88:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8000b8a:	4b13      	ldr	r3, [pc, #76]	; (8000bd8 <MX_USART1_UART_Init+0x58>)
 8000b8c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b90:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b92:	4b11      	ldr	r3, [pc, #68]	; (8000bd8 <MX_USART1_UART_Init+0x58>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8000b98:	4b0f      	ldr	r3, [pc, #60]	; (8000bd8 <MX_USART1_UART_Init+0x58>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8000b9e:	4b0e      	ldr	r3, [pc, #56]	; (8000bd8 <MX_USART1_UART_Init+0x58>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8000ba4:	4b0c      	ldr	r3, [pc, #48]	; (8000bd8 <MX_USART1_UART_Init+0x58>)
 8000ba6:	220c      	movs	r2, #12
 8000ba8:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000baa:	4b0b      	ldr	r3, [pc, #44]	; (8000bd8 <MX_USART1_UART_Init+0x58>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bb0:	4b09      	ldr	r3, [pc, #36]	; (8000bd8 <MX_USART1_UART_Init+0x58>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bb6:	4b08      	ldr	r3, [pc, #32]	; (8000bd8 <MX_USART1_UART_Init+0x58>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bbc:	4b06      	ldr	r3, [pc, #24]	; (8000bd8 <MX_USART1_UART_Init+0x58>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8000bc2:	4805      	ldr	r0, [pc, #20]	; (8000bd8 <MX_USART1_UART_Init+0x58>)
 8000bc4:	f006 fa6c 	bl	80070a0 <HAL_UART_Init>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <MX_USART1_UART_Init+0x52>
		Error_Handler();
 8000bce:	f000 fd03 	bl	80015d8 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	200001f8 	.word	0x200001f8
 8000bdc:	40011000 	.word	0x40011000

08000be0 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void) {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b088      	sub	sp, #32
 8000be4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN FMC_Init 0 */

	/* USER CODE END FMC_Init 0 */

	FMC_SDRAM_TimingTypeDef SdramTiming = { 0 };
 8000be6:	1d3b      	adds	r3, r7, #4
 8000be8:	2200      	movs	r2, #0
 8000bea:	601a      	str	r2, [r3, #0]
 8000bec:	605a      	str	r2, [r3, #4]
 8000bee:	609a      	str	r2, [r3, #8]
 8000bf0:	60da      	str	r2, [r3, #12]
 8000bf2:	611a      	str	r2, [r3, #16]
 8000bf4:	615a      	str	r2, [r3, #20]
 8000bf6:	619a      	str	r2, [r3, #24]

	/* USER CODE END FMC_Init 1 */

	/** Perform the SDRAM1 memory initialization sequence
	 */
	hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000bf8:	4b1e      	ldr	r3, [pc, #120]	; (8000c74 <MX_FMC_Init+0x94>)
 8000bfa:	4a1f      	ldr	r2, [pc, #124]	; (8000c78 <MX_FMC_Init+0x98>)
 8000bfc:	601a      	str	r2, [r3, #0]
	/* hsdram1.Init */
	hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8000bfe:	4b1d      	ldr	r3, [pc, #116]	; (8000c74 <MX_FMC_Init+0x94>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	605a      	str	r2, [r3, #4]
	hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000c04:	4b1b      	ldr	r3, [pc, #108]	; (8000c74 <MX_FMC_Init+0x94>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	609a      	str	r2, [r3, #8]
	hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000c0a:	4b1a      	ldr	r3, [pc, #104]	; (8000c74 <MX_FMC_Init+0x94>)
 8000c0c:	2204      	movs	r2, #4
 8000c0e:	60da      	str	r2, [r3, #12]
	hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000c10:	4b18      	ldr	r3, [pc, #96]	; (8000c74 <MX_FMC_Init+0x94>)
 8000c12:	2210      	movs	r2, #16
 8000c14:	611a      	str	r2, [r3, #16]
	hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000c16:	4b17      	ldr	r3, [pc, #92]	; (8000c74 <MX_FMC_Init+0x94>)
 8000c18:	2240      	movs	r2, #64	; 0x40
 8000c1a:	615a      	str	r2, [r3, #20]
	hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8000c1c:	4b15      	ldr	r3, [pc, #84]	; (8000c74 <MX_FMC_Init+0x94>)
 8000c1e:	2280      	movs	r2, #128	; 0x80
 8000c20:	619a      	str	r2, [r3, #24]
	hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000c22:	4b14      	ldr	r3, [pc, #80]	; (8000c74 <MX_FMC_Init+0x94>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	61da      	str	r2, [r3, #28]
	hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8000c28:	4b12      	ldr	r3, [pc, #72]	; (8000c74 <MX_FMC_Init+0x94>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	621a      	str	r2, [r3, #32]
	hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000c2e:	4b11      	ldr	r3, [pc, #68]	; (8000c74 <MX_FMC_Init+0x94>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	625a      	str	r2, [r3, #36]	; 0x24
	hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8000c34:	4b0f      	ldr	r3, [pc, #60]	; (8000c74 <MX_FMC_Init+0x94>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	629a      	str	r2, [r3, #40]	; 0x28
	/* SdramTiming */
	SdramTiming.LoadToActiveDelay = 16;
 8000c3a:	2310      	movs	r3, #16
 8000c3c:	607b      	str	r3, [r7, #4]
	SdramTiming.ExitSelfRefreshDelay = 16;
 8000c3e:	2310      	movs	r3, #16
 8000c40:	60bb      	str	r3, [r7, #8]
	SdramTiming.SelfRefreshTime = 16;
 8000c42:	2310      	movs	r3, #16
 8000c44:	60fb      	str	r3, [r7, #12]
	SdramTiming.RowCycleDelay = 16;
 8000c46:	2310      	movs	r3, #16
 8000c48:	613b      	str	r3, [r7, #16]
	SdramTiming.WriteRecoveryTime = 16;
 8000c4a:	2310      	movs	r3, #16
 8000c4c:	617b      	str	r3, [r7, #20]
	SdramTiming.RPDelay = 16;
 8000c4e:	2310      	movs	r3, #16
 8000c50:	61bb      	str	r3, [r7, #24]
	SdramTiming.RCDDelay = 16;
 8000c52:	2310      	movs	r3, #16
 8000c54:	61fb      	str	r3, [r7, #28]

	if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK) {
 8000c56:	1d3b      	adds	r3, r7, #4
 8000c58:	4619      	mov	r1, r3
 8000c5a:	4806      	ldr	r0, [pc, #24]	; (8000c74 <MX_FMC_Init+0x94>)
 8000c5c:	f005 fe2c 	bl	80068b8 <HAL_SDRAM_Init>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <MX_FMC_Init+0x8a>
		Error_Handler();
 8000c66:	f000 fcb7 	bl	80015d8 <Error_Handler>
	}

	/* USER CODE BEGIN FMC_Init 2 */

	/* USER CODE END FMC_Init 2 */
}
 8000c6a:	bf00      	nop
 8000c6c:	3720      	adds	r7, #32
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	20000280 	.word	0x20000280
 8000c78:	a0000140 	.word	0xa0000140

08000c7c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b090      	sub	sp, #64	; 0x40
 8000c80:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000c82:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c86:	2200      	movs	r2, #0
 8000c88:	601a      	str	r2, [r3, #0]
 8000c8a:	605a      	str	r2, [r3, #4]
 8000c8c:	609a      	str	r2, [r3, #8]
 8000c8e:	60da      	str	r2, [r3, #12]
 8000c90:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000c92:	4bad      	ldr	r3, [pc, #692]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	4aac      	ldr	r2, [pc, #688]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000c98:	f043 0310 	orr.w	r3, r3, #16
 8000c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c9e:	4baa      	ldr	r3, [pc, #680]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca2:	f003 0310 	and.w	r3, r3, #16
 8000ca6:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8000caa:	4ba7      	ldr	r3, [pc, #668]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cae:	4aa6      	ldr	r2, [pc, #664]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000cb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb6:	4ba4      	ldr	r3, [pc, #656]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cbe:	627b      	str	r3, [r7, #36]	; 0x24
 8000cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000cc2:	4ba1      	ldr	r3, [pc, #644]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc6:	4aa0      	ldr	r2, [pc, #640]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000cc8:	f043 0302 	orr.w	r3, r3, #2
 8000ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cce:	4b9e      	ldr	r3, [pc, #632]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd2:	f003 0302 	and.w	r3, r3, #2
 8000cd6:	623b      	str	r3, [r7, #32]
 8000cd8:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000cda:	4b9b      	ldr	r3, [pc, #620]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cde:	4a9a      	ldr	r2, [pc, #616]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000ce0:	f043 0308 	orr.w	r3, r3, #8
 8000ce4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ce6:	4b98      	ldr	r3, [pc, #608]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cea:	f003 0308 	and.w	r3, r3, #8
 8000cee:	61fb      	str	r3, [r7, #28]
 8000cf0:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000cf2:	4b95      	ldr	r3, [pc, #596]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf6:	4a94      	ldr	r2, [pc, #592]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000cf8:	f043 0304 	orr.w	r3, r3, #4
 8000cfc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cfe:	4b92      	ldr	r3, [pc, #584]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d02:	f003 0304 	and.w	r3, r3, #4
 8000d06:	61bb      	str	r3, [r7, #24]
 8000d08:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000d0a:	4b8f      	ldr	r3, [pc, #572]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0e:	4a8e      	ldr	r2, [pc, #568]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000d10:	f043 0301 	orr.w	r3, r3, #1
 8000d14:	6313      	str	r3, [r2, #48]	; 0x30
 8000d16:	4b8c      	ldr	r3, [pc, #560]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1a:	f003 0301 	and.w	r3, r3, #1
 8000d1e:	617b      	str	r3, [r7, #20]
 8000d20:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOJ_CLK_ENABLE();
 8000d22:	4b89      	ldr	r3, [pc, #548]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d26:	4a88      	ldr	r2, [pc, #544]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000d28:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d2e:	4b86      	ldr	r3, [pc, #536]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000d36:	613b      	str	r3, [r7, #16]
 8000d38:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOI_CLK_ENABLE();
 8000d3a:	4b83      	ldr	r3, [pc, #524]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3e:	4a82      	ldr	r2, [pc, #520]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000d40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d44:	6313      	str	r3, [r2, #48]	; 0x30
 8000d46:	4b80      	ldr	r3, [pc, #512]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d4e:	60fb      	str	r3, [r7, #12]
 8000d50:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOK_CLK_ENABLE();
 8000d52:	4b7d      	ldr	r3, [pc, #500]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d56:	4a7c      	ldr	r2, [pc, #496]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000d58:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d5e:	4b7a      	ldr	r3, [pc, #488]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d66:	60bb      	str	r3, [r7, #8]
 8000d68:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000d6a:	4b77      	ldr	r3, [pc, #476]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6e:	4a76      	ldr	r2, [pc, #472]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000d70:	f043 0320 	orr.w	r3, r3, #32
 8000d74:	6313      	str	r3, [r2, #48]	; 0x30
 8000d76:	4b74      	ldr	r3, [pc, #464]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7a:	f003 0320 	and.w	r3, r3, #32
 8000d7e:	607b      	str	r3, [r7, #4]
 8000d80:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000d82:	4b71      	ldr	r3, [pc, #452]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d86:	4a70      	ldr	r2, [pc, #448]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000d88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d8e:	4b6e      	ldr	r3, [pc, #440]	; (8000f48 <MX_GPIO_Init+0x2cc>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d96:	603b      	str	r3, [r7, #0]
 8000d98:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin,
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	2120      	movs	r1, #32
 8000d9e:	486b      	ldr	r0, [pc, #428]	; (8000f4c <MX_GPIO_Init+0x2d0>)
 8000da0:	f003 fc46 	bl	8004630 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin | ARDUINO_D8_Pin | LCD_DISP_Pin,
 8000da4:	2200      	movs	r2, #0
 8000da6:	f241 010c 	movw	r1, #4108	; 0x100c
 8000daa:	4869      	ldr	r0, [pc, #420]	; (8000f50 <MX_GPIO_Init+0x2d4>)
 8000dac:	f003 fc40 	bl	8004630 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 8000db0:	2200      	movs	r2, #0
 8000db2:	2108      	movs	r1, #8
 8000db4:	4867      	ldr	r0, [pc, #412]	; (8000f54 <MX_GPIO_Init+0x2d8>)
 8000db6:	f003 fc3b 	bl	8004630 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8000dba:	2200      	movs	r2, #0
 8000dbc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dc0:	4865      	ldr	r0, [pc, #404]	; (8000f58 <MX_GPIO_Init+0x2dc>)
 8000dc2:	f003 fc35 	bl	8004630 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin | ARDUINO_D2_Pin | EXT_RST_Pin,
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	21c8      	movs	r1, #200	; 0xc8
 8000dca:	4864      	ldr	r0, [pc, #400]	; (8000f5c <MX_GPIO_Init+0x2e0>)
 8000dcc:	f003 fc30 	bl	8004630 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8000dd0:	2308      	movs	r3, #8
 8000dd2:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000ddc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000de0:	4619      	mov	r1, r3
 8000de2:	485f      	ldr	r0, [pc, #380]	; (8000f60 <MX_GPIO_Init+0x2e4>)
 8000de4:	f003 fa60 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : QSPI_D2_Pin */
	GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8000de8:	2304      	movs	r3, #4
 8000dea:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dec:	2302      	movs	r3, #2
 8000dee:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df0:	2300      	movs	r3, #0
 8000df2:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df4:	2303      	movs	r3, #3
 8000df6:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000df8:	2309      	movs	r3, #9
 8000dfa:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8000dfc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e00:	4619      	mov	r1, r3
 8000e02:	4857      	ldr	r0, [pc, #348]	; (8000f60 <MX_GPIO_Init+0x2e4>)
 8000e04:	f003 fa50 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
	GPIO_InitStruct.Pin = RMII_TXD1_Pin | RMII_TXD0_Pin | RMII_TX_EN_Pin;
 8000e08:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 8000e0c:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0e:	2302      	movs	r3, #2
 8000e10:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e12:	2300      	movs	r3, #0
 8000e14:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e16:	2303      	movs	r3, #3
 8000e18:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e1a:	230b      	movs	r3, #11
 8000e1c:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e1e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e22:	4619      	mov	r1, r3
 8000e24:	484d      	ldr	r0, [pc, #308]	; (8000f5c <MX_GPIO_Init+0x2e0>)
 8000e26:	f003 fa3f 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_SCL_D15_Pin ARDUINO_SDA_D14_Pin */
	GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin | ARDUINO_SDA_D14_Pin;
 8000e2a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e30:	2312      	movs	r3, #18
 8000e32:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e34:	2300      	movs	r3, #0
 8000e36:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e3c:	2304      	movs	r3, #4
 8000e3e:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e40:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e44:	4619      	mov	r1, r3
 8000e46:	4847      	ldr	r0, [pc, #284]	; (8000f64 <MX_GPIO_Init+0x2e8>)
 8000e48:	f003 fa2e 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
	 ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
	GPIO_InitStruct.Pin = ULPI_D7_Pin | ULPI_D6_Pin | ULPI_D5_Pin | ULPI_D3_Pin
 8000e4c:	f643 4323 	movw	r3, #15395	; 0x3c23
 8000e50:	62fb      	str	r3, [r7, #44]	; 0x2c
			| ULPI_D2_Pin | ULPI_D1_Pin | ULPI_D4_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e52:	2302      	movs	r3, #2
 8000e54:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e56:	2300      	movs	r3, #0
 8000e58:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e5a:	2303      	movs	r3, #3
 8000e5c:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000e5e:	230a      	movs	r3, #10
 8000e60:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e62:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e66:	4619      	mov	r1, r3
 8000e68:	483e      	ldr	r0, [pc, #248]	; (8000f64 <MX_GPIO_Init+0x2e8>)
 8000e6a:	f003 fa1d 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : ARDUINO_PWM_D3_Pin */
	GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8000e6e:	2310      	movs	r3, #16
 8000e70:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e72:	2302      	movs	r3, #2
 8000e74:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e76:	2300      	movs	r3, #0
 8000e78:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000e7e:	2302      	movs	r3, #2
 8000e80:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8000e82:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e86:	4619      	mov	r1, r3
 8000e88:	4836      	ldr	r0, [pc, #216]	; (8000f64 <MX_GPIO_Init+0x2e8>)
 8000e8a:	f003 fa0d 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : SPDIF_RX0_Pin */
	GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8000e8e:	2380      	movs	r3, #128	; 0x80
 8000e90:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e92:	2302      	movs	r3, #2
 8000e94:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e96:	2300      	movs	r3, #0
 8000e98:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8000e9e:	2308      	movs	r3, #8
 8000ea0:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8000ea2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4828      	ldr	r0, [pc, #160]	; (8000f4c <MX_GPIO_Init+0x2d0>)
 8000eaa:	f003 f9fd 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : SDMMC_CK_Pin SDMMC_D3_Pin SDMMC_D2_Pin PC9
	 PC8 */
	GPIO_InitStruct.Pin = SDMMC_CK_Pin | SDMMC_D3_Pin | SDMMC_D2_Pin
 8000eae:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8000eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
			| GPIO_PIN_9 | GPIO_PIN_8;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000ec0:	230c      	movs	r3, #12
 8000ec2:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ec4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4827      	ldr	r0, [pc, #156]	; (8000f68 <MX_GPIO_Init+0x2ec>)
 8000ecc:	f003 f9ec 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : ARDUINO_PWM_D9_Pin */
	GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8000ed0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eda:	2300      	movs	r3, #0
 8000edc:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8000ee6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000eea:	4619      	mov	r1, r3
 8000eec:	481f      	ldr	r0, [pc, #124]	; (8000f6c <MX_GPIO_Init+0x2f0>)
 8000eee:	f003 f9db 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : DCMI_D6_Pin DCMI_D7_Pin */
	GPIO_InitStruct.Pin = DCMI_D6_Pin | DCMI_D7_Pin;
 8000ef2:	2360      	movs	r3, #96	; 0x60
 8000ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efa:	2300      	movs	r3, #0
 8000efc:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000efe:	2300      	movs	r3, #0
 8000f00:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000f02:	230d      	movs	r3, #13
 8000f04:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f06:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4814      	ldr	r0, [pc, #80]	; (8000f60 <MX_GPIO_Init+0x2e4>)
 8000f0e:	f003 f9cb 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : QSPI_NCS_Pin */
	GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8000f12:	2340      	movs	r3, #64	; 0x40
 8000f14:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f16:	2302      	movs	r3, #2
 8000f18:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f1e:	2303      	movs	r3, #3
 8000f20:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000f22:	230a      	movs	r3, #10
 8000f24:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8000f26:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	480d      	ldr	r0, [pc, #52]	; (8000f64 <MX_GPIO_Init+0x2e8>)
 8000f2e:	f003 f9bb 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_VBUS_Pin */
	GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8000f32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f36:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000f40:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f44:	4619      	mov	r1, r3
 8000f46:	e013      	b.n	8000f70 <MX_GPIO_Init+0x2f4>
 8000f48:	40023800 	.word	0x40023800
 8000f4c:	40020c00 	.word	0x40020c00
 8000f50:	40022000 	.word	0x40022000
 8000f54:	40022800 	.word	0x40022800
 8000f58:	40021c00 	.word	0x40021c00
 8000f5c:	40021800 	.word	0x40021800
 8000f60:	40021000 	.word	0x40021000
 8000f64:	40020400 	.word	0x40020400
 8000f68:	40020800 	.word	0x40020800
 8000f6c:	40020000 	.word	0x40020000
 8000f70:	48bc      	ldr	r0, [pc, #752]	; (8001264 <MX_GPIO_Init+0x5e8>)
 8000f72:	f003 f999 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : Audio_INT_Pin */
	GPIO_InitStruct.Pin = Audio_INT_Pin;
 8000f76:	2340      	movs	r3, #64	; 0x40
 8000f78:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000f7a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000f7e:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f80:	2300      	movs	r3, #0
 8000f82:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8000f84:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f88:	4619      	mov	r1, r3
 8000f8a:	48b7      	ldr	r0, [pc, #732]	; (8001268 <MX_GPIO_Init+0x5ec>)
 8000f8c:	f003 f98c 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin OTG_FS_ID_Pin */
	GPIO_InitStruct.Pin = OTG_FS_P_Pin | OTG_FS_N_Pin | OTG_FS_ID_Pin;
 8000f90:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000f94:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f96:	2302      	movs	r3, #2
 8000f98:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f9e:	2303      	movs	r3, #3
 8000fa0:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000fa2:	230a      	movs	r3, #10
 8000fa4:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000faa:	4619      	mov	r1, r3
 8000fac:	48af      	ldr	r0, [pc, #700]	; (800126c <MX_GPIO_Init+0x5f0>)
 8000fae:	f003 f97b 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : SAI2_MCLKA_Pin SAI2_SCKA_Pin SAI2_FSA_Pin SAI2_SDA_Pin */
	GPIO_InitStruct.Pin = SAI2_MCLKA_Pin | SAI2_SCKA_Pin | SAI2_FSA_Pin
 8000fb2:	23f0      	movs	r3, #240	; 0xf0
 8000fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
			| SAI2_SDA_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000fc2:	230a      	movs	r3, #10
 8000fc4:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000fc6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fca:	4619      	mov	r1, r3
 8000fcc:	48a8      	ldr	r0, [pc, #672]	; (8001270 <MX_GPIO_Init+0x5f4>)
 8000fce:	f003 f96b 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : SAI2_SDB_Pin */
	GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8000fd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000fe4:	230a      	movs	r3, #10
 8000fe6:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8000fe8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fec:	4619      	mov	r1, r3
 8000fee:	48a1      	ldr	r0, [pc, #644]	; (8001274 <MX_GPIO_Init+0x5f8>)
 8000ff0:	f003 f95a 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000ff4:	2320      	movs	r3, #32
 8000ff6:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001000:	2300      	movs	r3, #0
 8001002:	63bb      	str	r3, [r7, #56]	; 0x38
	HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001004:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001008:	4619      	mov	r1, r3
 800100a:	4897      	ldr	r0, [pc, #604]	; (8001268 <MX_GPIO_Init+0x5ec>)
 800100c:	f003 f94c 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : DCMI_D5_Pin */
	GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8001010:	2308      	movs	r3, #8
 8001012:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001014:	2302      	movs	r3, #2
 8001016:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001018:	2300      	movs	r3, #0
 800101a:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800101c:	2300      	movs	r3, #0
 800101e:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001020:	230d      	movs	r3, #13
 8001022:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8001024:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001028:	4619      	mov	r1, r3
 800102a:	488f      	ldr	r0, [pc, #572]	; (8001268 <MX_GPIO_Init+0x5ec>)
 800102c:	f003 f93c 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
	GPIO_InitStruct.Pin = ARDUINO_D7_Pin | ARDUINO_D8_Pin | LCD_DISP_Pin;
 8001030:	f241 030c 	movw	r3, #4108	; 0x100c
 8001034:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001036:	2301      	movs	r3, #1
 8001038:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103a:	2300      	movs	r3, #0
 800103c:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800103e:	2300      	movs	r3, #0
 8001040:	63bb      	str	r3, [r7, #56]	; 0x38
	HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001042:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001046:	4619      	mov	r1, r3
 8001048:	4889      	ldr	r0, [pc, #548]	; (8001270 <MX_GPIO_Init+0x5f4>)
 800104a:	f003 f92d 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : uSD_Detect_Pin */
	GPIO_InitStruct.Pin = uSD_Detect_Pin;
 800104e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001052:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001054:	2300      	movs	r3, #0
 8001056:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001058:	2300      	movs	r3, #0
 800105a:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 800105c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001060:	4619      	mov	r1, r3
 8001062:	4885      	ldr	r0, [pc, #532]	; (8001278 <MX_GPIO_Init+0x5fc>)
 8001064:	f003 f920 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : LCD_BL_CTRL_Pin */
	GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001068:	2308      	movs	r3, #8
 800106a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800106c:	2301      	movs	r3, #1
 800106e:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001070:	2300      	movs	r3, #0
 8001072:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001074:	2300      	movs	r3, #0
 8001076:	63bb      	str	r3, [r7, #56]	; 0x38
	HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001078:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800107c:	4619      	mov	r1, r3
 800107e:	487f      	ldr	r0, [pc, #508]	; (800127c <MX_GPIO_Init+0x600>)
 8001080:	f003 f912 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : DCMI_VSYNC_Pin */
	GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8001084:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001088:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800108a:	2302      	movs	r3, #2
 800108c:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108e:	2300      	movs	r3, #0
 8001090:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001092:	2300      	movs	r3, #0
 8001094:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001096:	230d      	movs	r3, #13
 8001098:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 800109a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800109e:	4619      	mov	r1, r3
 80010a0:	4874      	ldr	r0, [pc, #464]	; (8001274 <MX_GPIO_Init+0x5f8>)
 80010a2:	f003 f901 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80010a6:	2310      	movs	r3, #16
 80010a8:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010aa:	2300      	movs	r3, #0
 80010ac:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ae:	2300      	movs	r3, #0
 80010b0:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80010b2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80010b6:	4619      	mov	r1, r3
 80010b8:	486b      	ldr	r0, [pc, #428]	; (8001268 <MX_GPIO_Init+0x5ec>)
 80010ba:	f003 f8f5 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : SDMMC_D0_Pin */
	GPIO_InitStruct.Pin = SDMMC_D0_Pin;
 80010be:	2304      	movs	r3, #4
 80010c0:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010c2:	2302      	movs	r3, #2
 80010c4:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c6:	2300      	movs	r3, #0
 80010c8:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ca:	2303      	movs	r3, #3
 80010cc:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80010ce:	230c      	movs	r3, #12
 80010d0:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(SDMMC_D0_GPIO_Port, &GPIO_InitStruct);
 80010d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80010d6:	4619      	mov	r1, r3
 80010d8:	4863      	ldr	r0, [pc, #396]	; (8001268 <MX_GPIO_Init+0x5ec>)
 80010da:	f003 f8e5 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : TP3_Pin NC2_Pin */
	GPIO_InitStruct.Pin = TP3_Pin | NC2_Pin;
 80010de:	f248 0304 	movw	r3, #32772	; 0x8004
 80010e2:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010e4:	2300      	movs	r3, #0
 80010e6:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e8:	2300      	movs	r3, #0
 80010ea:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80010ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80010f0:	4619      	mov	r1, r3
 80010f2:	4863      	ldr	r0, [pc, #396]	; (8001280 <MX_GPIO_Init+0x604>)
 80010f4:	f003 f8d8 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : ARDUINO_SCK_D13_Pin */
	GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 80010f8:	2302      	movs	r3, #2
 80010fa:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fc:	2302      	movs	r3, #2
 80010fe:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001100:	2300      	movs	r3, #0
 8001102:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001104:	2300      	movs	r3, #0
 8001106:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001108:	2305      	movs	r3, #5
 800110a:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 800110c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001110:	4619      	mov	r1, r3
 8001112:	4857      	ldr	r0, [pc, #348]	; (8001270 <MX_GPIO_Init+0x5f4>)
 8001114:	f003 f8c8 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : DCMI_PWR_EN_Pin */
	GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8001118:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800111c:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800111e:	2301      	movs	r3, #1
 8001120:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001122:	2300      	movs	r3, #0
 8001124:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001126:	2300      	movs	r3, #0
 8001128:	63bb      	str	r3, [r7, #56]	; 0x38
	HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 800112a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800112e:	4619      	mov	r1, r3
 8001130:	4853      	ldr	r0, [pc, #332]	; (8001280 <MX_GPIO_Init+0x604>)
 8001132:	f003 f8b9 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : DCMI_D4_Pin DCMI_D3_Pin DCMI_D0_Pin DCMI_D2_Pin
	 DCMI_D1_Pin */
	GPIO_InitStruct.Pin = DCMI_D4_Pin | DCMI_D3_Pin | DCMI_D0_Pin | DCMI_D2_Pin
 8001136:	f44f 43bc 	mov.w	r3, #24064	; 0x5e00
 800113a:	62fb      	str	r3, [r7, #44]	; 0x2c
			| DCMI_D1_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113c:	2302      	movs	r3, #2
 800113e:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001144:	2300      	movs	r3, #0
 8001146:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001148:	230d      	movs	r3, #13
 800114a:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800114c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001150:	4619      	mov	r1, r3
 8001152:	484b      	ldr	r0, [pc, #300]	; (8001280 <MX_GPIO_Init+0x604>)
 8001154:	f003 f8a8 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : ARDUINO_PWM_CS_D5_Pin */
	GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8001158:	2301      	movs	r3, #1
 800115a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800115c:	2302      	movs	r3, #2
 800115e:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001160:	2300      	movs	r3, #0
 8001162:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001164:	2300      	movs	r3, #0
 8001166:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001168:	2302      	movs	r3, #2
 800116a:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 800116c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001170:	4619      	mov	r1, r3
 8001172:	483f      	ldr	r0, [pc, #252]	; (8001270 <MX_GPIO_Init+0x5f4>)
 8001174:	f003 f898 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : PI11 */
	GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001178:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800117c:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800117e:	2300      	movs	r3, #0
 8001180:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	2300      	movs	r3, #0
 8001184:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001186:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800118a:	4619      	mov	r1, r3
 800118c:	4838      	ldr	r0, [pc, #224]	; (8001270 <MX_GPIO_Init+0x5f4>)
 800118e:	f003 f88b 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : ARDUINO_PWM_D10_Pin */
	GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8001192:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001196:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001198:	2302      	movs	r3, #2
 800119a:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119c:	2300      	movs	r3, #0
 800119e:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a0:	2300      	movs	r3, #0
 80011a2:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80011a4:	2301      	movs	r3, #1
 80011a6:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 80011a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011ac:	4619      	mov	r1, r3
 80011ae:	482f      	ldr	r0, [pc, #188]	; (800126c <MX_GPIO_Init+0x5f0>)
 80011b0:	f003 f87a 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : LCD_INT_Pin */
	GPIO_InitStruct.Pin = LCD_INT_Pin;
 80011b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011b8:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80011ba:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80011be:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c0:	2300      	movs	r3, #0
 80011c2:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 80011c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011c8:	4619      	mov	r1, r3
 80011ca:	4829      	ldr	r0, [pc, #164]	; (8001270 <MX_GPIO_Init+0x5f4>)
 80011cc:	f003 f86c 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_RX_D0_Pin ARDUINO_TX_D1_Pin */
	GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin | ARDUINO_TX_D1_Pin;
 80011d0:	23c0      	movs	r3, #192	; 0xc0
 80011d2:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d4:	2302      	movs	r3, #2
 80011d6:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d8:	2300      	movs	r3, #0
 80011da:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011dc:	2303      	movs	r3, #3
 80011de:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80011e0:	2308      	movs	r3, #8
 80011e2:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011e4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011e8:	4619      	mov	r1, r3
 80011ea:	4823      	ldr	r0, [pc, #140]	; (8001278 <MX_GPIO_Init+0x5fc>)
 80011ec:	f003 f85c 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : ULPI_NXT_Pin */
	GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 80011f0:	2310      	movs	r3, #16
 80011f2:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f4:	2302      	movs	r3, #2
 80011f6:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011fc:	2303      	movs	r3, #3
 80011fe:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001200:	230a      	movs	r3, #10
 8001202:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001204:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001208:	4619      	mov	r1, r3
 800120a:	481d      	ldr	r0, [pc, #116]	; (8001280 <MX_GPIO_Init+0x604>)
 800120c:	f003 f84c 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
	GPIO_InitStruct.Pin = ARDUINO_D4_Pin | ARDUINO_D2_Pin | EXT_RST_Pin;
 8001210:	23c8      	movs	r3, #200	; 0xc8
 8001212:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001214:	2301      	movs	r3, #1
 8001216:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001218:	2300      	movs	r3, #0
 800121a:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121c:	2300      	movs	r3, #0
 800121e:	63bb      	str	r3, [r7, #56]	; 0x38
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001220:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001224:	4619      	mov	r1, r3
 8001226:	4813      	ldr	r0, [pc, #76]	; (8001274 <MX_GPIO_Init+0x5f8>)
 8001228:	f003 f83e 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_A4_Pin ARDUINO_A5_Pin ARDUINO_A1_Pin ARDUINO_A2_Pin
	 ARDUINO_A3_Pin */
	GPIO_InitStruct.Pin = ARDUINO_A4_Pin | ARDUINO_A5_Pin | ARDUINO_A1_Pin
 800122c:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8001230:	62fb      	str	r3, [r7, #44]	; 0x2c
			| ARDUINO_A2_Pin | ARDUINO_A3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001232:	2303      	movs	r3, #3
 8001234:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001236:	2300      	movs	r3, #0
 8001238:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800123a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800123e:	4619      	mov	r1, r3
 8001240:	4810      	ldr	r0, [pc, #64]	; (8001284 <MX_GPIO_Init+0x608>)
 8001242:	f003 f831 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
	GPIO_InitStruct.Pin = ULPI_STP_Pin | ULPI_DIR_Pin;
 8001246:	2305      	movs	r3, #5
 8001248:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124a:	2302      	movs	r3, #2
 800124c:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124e:	2300      	movs	r3, #0
 8001250:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001252:	2303      	movs	r3, #3
 8001254:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001256:	230a      	movs	r3, #10
 8001258:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800125a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800125e:	4619      	mov	r1, r3
 8001260:	e012      	b.n	8001288 <MX_GPIO_Init+0x60c>
 8001262:	bf00      	nop
 8001264:	40022400 	.word	0x40022400
 8001268:	40020c00 	.word	0x40020c00
 800126c:	40020000 	.word	0x40020000
 8001270:	40022000 	.word	0x40022000
 8001274:	40021800 	.word	0x40021800
 8001278:	40020800 	.word	0x40020800
 800127c:	40022800 	.word	0x40022800
 8001280:	40021c00 	.word	0x40021c00
 8001284:	40021400 	.word	0x40021400
 8001288:	4858      	ldr	r0, [pc, #352]	; (80013ec <MX_GPIO_Init+0x770>)
 800128a:	f003 f80d 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
	GPIO_InitStruct.Pin = RMII_MDC_Pin | RMII_RXD0_Pin | RMII_RXD1_Pin;
 800128e:	2332      	movs	r3, #50	; 0x32
 8001290:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001292:	2302      	movs	r3, #2
 8001294:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129a:	2303      	movs	r3, #3
 800129c:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800129e:	230b      	movs	r3, #11
 80012a0:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012a2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012a6:	4619      	mov	r1, r3
 80012a8:	4850      	ldr	r0, [pc, #320]	; (80013ec <MX_GPIO_Init+0x770>)
 80012aa:	f002 fffd 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB2 */
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 80012ae:	2304      	movs	r3, #4
 80012b0:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b2:	2302      	movs	r3, #2
 80012b4:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b6:	2300      	movs	r3, #0
 80012b8:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ba:	2303      	movs	r3, #3
 80012bc:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80012be:	2309      	movs	r3, #9
 80012c0:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012c6:	4619      	mov	r1, r3
 80012c8:	4849      	ldr	r0, [pc, #292]	; (80013f0 <MX_GPIO_Init+0x774>)
 80012ca:	f002 ffed 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : QSPI_D1_Pin QSPI_D3_Pin QSPI_D0_Pin */
	GPIO_InitStruct.Pin = QSPI_D1_Pin | QSPI_D3_Pin | QSPI_D0_Pin;
 80012ce:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80012d2:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d4:	2302      	movs	r3, #2
 80012d6:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d8:	2300      	movs	r3, #0
 80012da:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012dc:	2303      	movs	r3, #3
 80012de:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80012e0:	2309      	movs	r3, #9
 80012e2:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012e4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012e8:	4619      	mov	r1, r3
 80012ea:	4842      	ldr	r0, [pc, #264]	; (80013f4 <MX_GPIO_Init+0x778>)
 80012ec:	f002 ffdc 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : RMII_RXER_Pin */
	GPIO_InitStruct.Pin = RMII_RXER_Pin;
 80012f0:	2304      	movs	r3, #4
 80012f2:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012f4:	2300      	movs	r3, #0
 80012f6:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f8:	2300      	movs	r3, #0
 80012fa:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 80012fc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001300:	4619      	mov	r1, r3
 8001302:	483d      	ldr	r0, [pc, #244]	; (80013f8 <MX_GPIO_Init+0x77c>)
 8001304:	f002 ffd0 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
	GPIO_InitStruct.Pin = RMII_REF_CLK_Pin | RMII_MDIO_Pin | RMII_CRS_DV_Pin;
 8001308:	2386      	movs	r3, #134	; 0x86
 800130a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130c:	2302      	movs	r3, #2
 800130e:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001310:	2300      	movs	r3, #0
 8001312:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001314:	2303      	movs	r3, #3
 8001316:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001318:	230b      	movs	r3, #11
 800131a:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800131c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001320:	4619      	mov	r1, r3
 8001322:	4836      	ldr	r0, [pc, #216]	; (80013fc <MX_GPIO_Init+0x780>)
 8001324:	f002 ffc0 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : ARDUINO_A0_Pin */
	GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8001328:	2301      	movs	r3, #1
 800132a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800132c:	2303      	movs	r3, #3
 800132e:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001330:	2300      	movs	r3, #0
 8001332:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8001334:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001338:	4619      	mov	r1, r3
 800133a:	4830      	ldr	r0, [pc, #192]	; (80013fc <MX_GPIO_Init+0x780>)
 800133c:	f002 ffb4 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : DCMI_HSYNC_Pin PA6 */
	GPIO_InitStruct.Pin = DCMI_HSYNC_Pin | GPIO_PIN_6;
 8001340:	2350      	movs	r3, #80	; 0x50
 8001342:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001344:	2302      	movs	r3, #2
 8001346:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001348:	2300      	movs	r3, #0
 800134a:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134c:	2300      	movs	r3, #0
 800134e:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001350:	230d      	movs	r3, #13
 8001352:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001354:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001358:	4619      	mov	r1, r3
 800135a:	4828      	ldr	r0, [pc, #160]	; (80013fc <MX_GPIO_Init+0x780>)
 800135c:	f002 ffa4 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : LCD_SCL_Pin LCD_SDA_Pin */
	GPIO_InitStruct.Pin = LCD_SCL_Pin | LCD_SDA_Pin;
 8001360:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001364:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001366:	2312      	movs	r3, #18
 8001368:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136a:	2300      	movs	r3, #0
 800136c:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800136e:	2303      	movs	r3, #3
 8001370:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001372:	2304      	movs	r3, #4
 8001374:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001376:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800137a:	4619      	mov	r1, r3
 800137c:	4820      	ldr	r0, [pc, #128]	; (8001400 <MX_GPIO_Init+0x784>)
 800137e:	f002 ff93 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
	GPIO_InitStruct.Pin = ULPI_CLK_Pin | ULPI_D0_Pin;
 8001382:	2328      	movs	r3, #40	; 0x28
 8001384:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001386:	2302      	movs	r3, #2
 8001388:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800138e:	2303      	movs	r3, #3
 8001390:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001392:	230a      	movs	r3, #10
 8001394:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001396:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800139a:	4619      	mov	r1, r3
 800139c:	4817      	ldr	r0, [pc, #92]	; (80013fc <MX_GPIO_Init+0x780>)
 800139e:	f002 ff83 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : ARDUINO_PWM_D6_Pin */
	GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 80013a2:	2340      	movs	r3, #64	; 0x40
 80013a4:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a6:	2302      	movs	r3, #2
 80013a8:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013aa:	2300      	movs	r3, #0
 80013ac:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ae:	2300      	movs	r3, #0
 80013b0:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80013b2:	2309      	movs	r3, #9
 80013b4:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 80013b6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013ba:	4619      	mov	r1, r3
 80013bc:	4810      	ldr	r0, [pc, #64]	; (8001400 <MX_GPIO_Init+0x784>)
 80013be:	f002 ff73 	bl	80042a8 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARDUINO_MISO_D12_Pin ARDUINO_MOSI_PWM_D11_Pin */
	GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin | ARDUINO_MOSI_PWM_D11_Pin;
 80013c2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80013c6:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c8:	2302      	movs	r3, #2
 80013ca:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013cc:	2300      	movs	r3, #0
 80013ce:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d0:	2300      	movs	r3, #0
 80013d2:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013d4:	2305      	movs	r3, #5
 80013d6:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013dc:	4619      	mov	r1, r3
 80013de:	4804      	ldr	r0, [pc, #16]	; (80013f0 <MX_GPIO_Init+0x774>)
 80013e0:	f002 ff62 	bl	80042a8 <HAL_GPIO_Init>

}
 80013e4:	bf00      	nop
 80013e6:	3740      	adds	r7, #64	; 0x40
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	40020800 	.word	0x40020800
 80013f0:	40020400 	.word	0x40020400
 80013f4:	40020c00 	.word	0x40020c00
 80013f8:	40021800 	.word	0x40021800
 80013fc:	40020000 	.word	0x40020000
 8001400:	40021c00 	.word	0x40021c00

08001404 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001404:	b580      	push	{r7, lr}
 8001406:	b084      	sub	sp, #16
 8001408:	af02      	add	r7, sp, #8
 800140a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim6.Instance) {
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	4b65      	ldr	r3, [pc, #404]	; (80015a8 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	429a      	cmp	r2, r3
 8001416:	f040 80c3 	bne.w	80015a0 <HAL_TIM_PeriodElapsedCallback+0x19c>

		switch (mode) {
 800141a:	4b64      	ldr	r3, [pc, #400]	; (80015ac <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	2b03      	cmp	r3, #3
 8001420:	f200 80be 	bhi.w	80015a0 <HAL_TIM_PeriodElapsedCallback+0x19c>
 8001424:	a201      	add	r2, pc, #4	; (adr r2, 800142c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800142a:	bf00      	nop
 800142c:	0800143d 	.word	0x0800143d
 8001430:	080014b7 	.word	0x080014b7
 8001434:	08001505 	.word	0x08001505
 8001438:	08001553 	.word	0x08001553
		case 0:
			if (count == 2) {
 800143c:	4b5c      	ldr	r3, [pc, #368]	; (80015b0 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	2b02      	cmp	r3, #2
 8001442:	d107      	bne.n	8001454 <HAL_TIM_PeriodElapsedCallback+0x50>
				sec++;
 8001444:	4b5b      	ldr	r3, [pc, #364]	; (80015b4 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	3301      	adds	r3, #1
 800144a:	4a5a      	ldr	r2, [pc, #360]	; (80015b4 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 800144c:	6013      	str	r3, [r2, #0]
				count = 0;
 800144e:	4b58      	ldr	r3, [pc, #352]	; (80015b0 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
			}
			if (sec == 60) {
 8001454:	4b57      	ldr	r3, [pc, #348]	; (80015b4 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2b3c      	cmp	r3, #60	; 0x3c
 800145a:	d107      	bne.n	800146c <HAL_TIM_PeriodElapsedCallback+0x68>
				min++;
 800145c:	4b56      	ldr	r3, [pc, #344]	; (80015b8 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	3301      	adds	r3, #1
 8001462:	4a55      	ldr	r2, [pc, #340]	; (80015b8 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001464:	6013      	str	r3, [r2, #0]
				sec = 0;
 8001466:	4b53      	ldr	r3, [pc, #332]	; (80015b4 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
			}
			if (min == 60) {
 800146c:	4b52      	ldr	r3, [pc, #328]	; (80015b8 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	2b3c      	cmp	r3, #60	; 0x3c
 8001472:	d107      	bne.n	8001484 <HAL_TIM_PeriodElapsedCallback+0x80>
				hr++;
 8001474:	4b51      	ldr	r3, [pc, #324]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	3301      	adds	r3, #1
 800147a:	4a50      	ldr	r2, [pc, #320]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 800147c:	6013      	str	r3, [r2, #0]
				min = 0;
 800147e:	4b4e      	ldr	r3, [pc, #312]	; (80015b8 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001480:	2200      	movs	r2, #0
 8001482:	601a      	str	r2, [r3, #0]
			}
			if (hr == 24) {
 8001484:	4b4d      	ldr	r3, [pc, #308]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	2b18      	cmp	r3, #24
 800148a:	d102      	bne.n	8001492 <HAL_TIM_PeriodElapsedCallback+0x8e>
				hr = 0;
 800148c:	4b4b      	ldr	r3, [pc, #300]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 800148e:	2200      	movs	r2, #0
 8001490:	601a      	str	r2, [r3, #0]
			}

			count++;
 8001492:	4b47      	ldr	r3, [pc, #284]	; (80015b0 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	3301      	adds	r3, #1
 8001498:	4a45      	ldr	r2, [pc, #276]	; (80015b0 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 800149a:	6013      	str	r3, [r2, #0]

			sprintf(clock, "%02d : %02d : %02d", hr, min, sec);
 800149c:	4b47      	ldr	r3, [pc, #284]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	4b45      	ldr	r3, [pc, #276]	; (80015b8 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 80014a2:	6819      	ldr	r1, [r3, #0]
 80014a4:	4b43      	ldr	r3, [pc, #268]	; (80015b4 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	9300      	str	r3, [sp, #0]
 80014aa:	460b      	mov	r3, r1
 80014ac:	4944      	ldr	r1, [pc, #272]	; (80015c0 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 80014ae:	4845      	ldr	r0, [pc, #276]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 80014b0:	f006 fb7c 	bl	8007bac <siprintf>
			break;
 80014b4:	e074      	b.n	80015a0 <HAL_TIM_PeriodElapsedCallback+0x19c>
		case 1:
			if (blink == 1)
 80014b6:	4b44      	ldr	r3, [pc, #272]	; (80015c8 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d103      	bne.n	80014c6 <HAL_TIM_PeriodElapsedCallback+0xc2>
				blink = 0;
 80014be:	4b42      	ldr	r3, [pc, #264]	; (80015c8 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
 80014c4:	e004      	b.n	80014d0 <HAL_TIM_PeriodElapsedCallback+0xcc>
			else
				blink++;
 80014c6:	4b40      	ldr	r3, [pc, #256]	; (80015c8 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	3301      	adds	r3, #1
 80014cc:	4a3e      	ldr	r2, [pc, #248]	; (80015c8 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80014ce:	6013      	str	r3, [r2, #0]
			if (blink) {
 80014d0:	4b3d      	ldr	r3, [pc, #244]	; (80015c8 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d008      	beq.n	80014ea <HAL_TIM_PeriodElapsedCallback+0xe6>
				sprintf(clock, "   : %02d : %02d", min, sec);
 80014d8:	4b37      	ldr	r3, [pc, #220]	; (80015b8 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	4b35      	ldr	r3, [pc, #212]	; (80015b4 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	493a      	ldr	r1, [pc, #232]	; (80015cc <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 80014e2:	4838      	ldr	r0, [pc, #224]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 80014e4:	f006 fb62 	bl	8007bac <siprintf>
			} else {
				sprintf(clock, "%02d : %02d : %02d", hr, min, sec);
			}
			break;
 80014e8:	e05a      	b.n	80015a0 <HAL_TIM_PeriodElapsedCallback+0x19c>
				sprintf(clock, "%02d : %02d : %02d", hr, min, sec);
 80014ea:	4b34      	ldr	r3, [pc, #208]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	4b32      	ldr	r3, [pc, #200]	; (80015b8 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 80014f0:	6819      	ldr	r1, [r3, #0]
 80014f2:	4b30      	ldr	r3, [pc, #192]	; (80015b4 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	9300      	str	r3, [sp, #0]
 80014f8:	460b      	mov	r3, r1
 80014fa:	4931      	ldr	r1, [pc, #196]	; (80015c0 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 80014fc:	4831      	ldr	r0, [pc, #196]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 80014fe:	f006 fb55 	bl	8007bac <siprintf>
			break;
 8001502:	e04d      	b.n	80015a0 <HAL_TIM_PeriodElapsedCallback+0x19c>
		case 2:
			if (blink == 1)
 8001504:	4b30      	ldr	r3, [pc, #192]	; (80015c8 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2b01      	cmp	r3, #1
 800150a:	d103      	bne.n	8001514 <HAL_TIM_PeriodElapsedCallback+0x110>
				blink = 0;
 800150c:	4b2e      	ldr	r3, [pc, #184]	; (80015c8 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	e004      	b.n	800151e <HAL_TIM_PeriodElapsedCallback+0x11a>
			else
				blink++;
 8001514:	4b2c      	ldr	r3, [pc, #176]	; (80015c8 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	3301      	adds	r3, #1
 800151a:	4a2b      	ldr	r2, [pc, #172]	; (80015c8 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 800151c:	6013      	str	r3, [r2, #0]
			if (blink) {
 800151e:	4b2a      	ldr	r3, [pc, #168]	; (80015c8 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d008      	beq.n	8001538 <HAL_TIM_PeriodElapsedCallback+0x134>
				sprintf(clock, "%02d :    : %02d", hr, sec);
 8001526:	4b25      	ldr	r3, [pc, #148]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	4b22      	ldr	r3, [pc, #136]	; (80015b4 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4928      	ldr	r1, [pc, #160]	; (80015d0 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8001530:	4824      	ldr	r0, [pc, #144]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001532:	f006 fb3b 	bl	8007bac <siprintf>
			} else {
				sprintf(clock, "%02d : %02d : %02d", hr, min, sec);
			}
			break;
 8001536:	e033      	b.n	80015a0 <HAL_TIM_PeriodElapsedCallback+0x19c>
				sprintf(clock, "%02d : %02d : %02d", hr, min, sec);
 8001538:	4b20      	ldr	r3, [pc, #128]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 800153a:	681a      	ldr	r2, [r3, #0]
 800153c:	4b1e      	ldr	r3, [pc, #120]	; (80015b8 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 800153e:	6819      	ldr	r1, [r3, #0]
 8001540:	4b1c      	ldr	r3, [pc, #112]	; (80015b4 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	9300      	str	r3, [sp, #0]
 8001546:	460b      	mov	r3, r1
 8001548:	491d      	ldr	r1, [pc, #116]	; (80015c0 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 800154a:	481e      	ldr	r0, [pc, #120]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 800154c:	f006 fb2e 	bl	8007bac <siprintf>
			break;
 8001550:	e026      	b.n	80015a0 <HAL_TIM_PeriodElapsedCallback+0x19c>
		case 3:
			if (blink == 1)
 8001552:	4b1d      	ldr	r3, [pc, #116]	; (80015c8 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2b01      	cmp	r3, #1
 8001558:	d103      	bne.n	8001562 <HAL_TIM_PeriodElapsedCallback+0x15e>
				blink = 0;
 800155a:	4b1b      	ldr	r3, [pc, #108]	; (80015c8 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	e004      	b.n	800156c <HAL_TIM_PeriodElapsedCallback+0x168>
			else
				blink++;
 8001562:	4b19      	ldr	r3, [pc, #100]	; (80015c8 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	3301      	adds	r3, #1
 8001568:	4a17      	ldr	r2, [pc, #92]	; (80015c8 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 800156a:	6013      	str	r3, [r2, #0]
			if (blink) {
 800156c:	4b16      	ldr	r3, [pc, #88]	; (80015c8 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d008      	beq.n	8001586 <HAL_TIM_PeriodElapsedCallback+0x182>
				sprintf(clock, "%02d : %02d :   ", hr, min);
 8001574:	4b11      	ldr	r3, [pc, #68]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	4b0f      	ldr	r3, [pc, #60]	; (80015b8 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4915      	ldr	r1, [pc, #84]	; (80015d4 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 800157e:	4811      	ldr	r0, [pc, #68]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001580:	f006 fb14 	bl	8007bac <siprintf>
		 sprintf(clock, "%02d : %02d : %02d", hr, min, sec);
		 }

		 }
		 }*/
	}
 8001584:	e00c      	b.n	80015a0 <HAL_TIM_PeriodElapsedCallback+0x19c>
				sprintf(clock, "%02d : %02d : %02d", hr, min, sec);
 8001586:	4b0d      	ldr	r3, [pc, #52]	; (80015bc <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	4b0b      	ldr	r3, [pc, #44]	; (80015b8 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 800158c:	6819      	ldr	r1, [r3, #0]
 800158e:	4b09      	ldr	r3, [pc, #36]	; (80015b4 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	9300      	str	r3, [sp, #0]
 8001594:	460b      	mov	r3, r1
 8001596:	490a      	ldr	r1, [pc, #40]	; (80015c0 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8001598:	480a      	ldr	r0, [pc, #40]	; (80015c4 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 800159a:	f006 fb07 	bl	8007bac <siprintf>
	}
 800159e:	e7ff      	b.n	80015a0 <HAL_TIM_PeriodElapsedCallback+0x19c>
 80015a0:	bf00      	nop
 80015a2:	3708      	adds	r7, #8
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	200001ac 	.word	0x200001ac
 80015ac:	200002f4 	.word	0x200002f4
 80015b0:	200002e8 	.word	0x200002e8
 80015b4:	200002ec 	.word	0x200002ec
 80015b8:	200002f0 	.word	0x200002f0
 80015bc:	20000000 	.word	0x20000000
 80015c0:	080084dc 	.word	0x080084dc
 80015c4:	200002b4 	.word	0x200002b4
 80015c8:	200002f8 	.word	0x200002f8
 80015cc:	080084f0 	.word	0x080084f0
 80015d0:	08008504 	.word	0x08008504
 80015d4:	08008518 	.word	0x08008518

080015d8 <Error_Handler>:

	/**
	 * @brief  This function is executed in case of error occurrence.
	 * @retval None
	 */
	void Error_Handler(void) {
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015dc:	b672      	cpsid	i
}
 80015de:	bf00      	nop
		/* USER CODE BEGIN Error_Handler_Debug */
		/* User can add his own implementation to report the HAL error return state */
		__disable_irq();
		while (1) {
 80015e0:	e7fe      	b.n	80015e0 <Error_Handler+0x8>
	...

080015e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80015ea:	4b0f      	ldr	r3, [pc, #60]	; (8001628 <HAL_MspInit+0x44>)
 80015ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ee:	4a0e      	ldr	r2, [pc, #56]	; (8001628 <HAL_MspInit+0x44>)
 80015f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015f4:	6413      	str	r3, [r2, #64]	; 0x40
 80015f6:	4b0c      	ldr	r3, [pc, #48]	; (8001628 <HAL_MspInit+0x44>)
 80015f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015fe:	607b      	str	r3, [r7, #4]
 8001600:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001602:	4b09      	ldr	r3, [pc, #36]	; (8001628 <HAL_MspInit+0x44>)
 8001604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001606:	4a08      	ldr	r2, [pc, #32]	; (8001628 <HAL_MspInit+0x44>)
 8001608:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800160c:	6453      	str	r3, [r2, #68]	; 0x44
 800160e:	4b06      	ldr	r3, [pc, #24]	; (8001628 <HAL_MspInit+0x44>)
 8001610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001612:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001616:	603b      	str	r3, [r7, #0]
 8001618:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800161a:	bf00      	nop
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	40023800 	.word	0x40023800

0800162c <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 800162c:	b480      	push	{r7}
 800162e:	b085      	sub	sp, #20
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a0a      	ldr	r2, [pc, #40]	; (8001664 <HAL_DMA2D_MspInit+0x38>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d10b      	bne.n	8001656 <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800163e:	4b0a      	ldr	r3, [pc, #40]	; (8001668 <HAL_DMA2D_MspInit+0x3c>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001642:	4a09      	ldr	r2, [pc, #36]	; (8001668 <HAL_DMA2D_MspInit+0x3c>)
 8001644:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001648:	6313      	str	r3, [r2, #48]	; 0x30
 800164a:	4b07      	ldr	r3, [pc, #28]	; (8001668 <HAL_DMA2D_MspInit+0x3c>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8001656:	bf00      	nop
 8001658:	3714      	adds	r7, #20
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	4002b000 	.word	0x4002b000
 8001668:	40023800 	.word	0x40023800

0800166c <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b0ae      	sub	sp, #184	; 0xb8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001674:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	60da      	str	r2, [r3, #12]
 8001682:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001684:	f107 0320 	add.w	r3, r7, #32
 8001688:	2284      	movs	r2, #132	; 0x84
 800168a:	2100      	movs	r1, #0
 800168c:	4618      	mov	r0, r3
 800168e:	f006 fa85 	bl	8007b9c <memset>
  if(hltdc->Instance==LTDC)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a6a      	ldr	r2, [pc, #424]	; (8001840 <HAL_LTDC_MspInit+0x1d4>)
 8001698:	4293      	cmp	r3, r2
 800169a:	f040 80cc 	bne.w	8001836 <HAL_LTDC_MspInit+0x1ca>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800169e:	2308      	movs	r3, #8
 80016a0:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 80016a2:	2332      	movs	r3, #50	; 0x32
 80016a4:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 80016a6:	2302      	movs	r3, #2
 80016a8:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80016aa:	2302      	movs	r3, #2
 80016ac:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 80016ae:	2300      	movs	r3, #0
 80016b0:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 80016b2:	2301      	movs	r3, #1
 80016b4:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80016b6:	2300      	movs	r3, #0
 80016b8:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016ba:	f107 0320 	add.w	r3, r7, #32
 80016be:	4618      	mov	r0, r3
 80016c0:	f004 fd0a 	bl	80060d8 <HAL_RCCEx_PeriphCLKConfig>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <HAL_LTDC_MspInit+0x62>
    {
      Error_Handler();
 80016ca:	f7ff ff85 	bl	80015d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80016ce:	4b5d      	ldr	r3, [pc, #372]	; (8001844 <HAL_LTDC_MspInit+0x1d8>)
 80016d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016d2:	4a5c      	ldr	r2, [pc, #368]	; (8001844 <HAL_LTDC_MspInit+0x1d8>)
 80016d4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80016d8:	6453      	str	r3, [r2, #68]	; 0x44
 80016da:	4b5a      	ldr	r3, [pc, #360]	; (8001844 <HAL_LTDC_MspInit+0x1d8>)
 80016dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016de:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80016e2:	61fb      	str	r3, [r7, #28]
 80016e4:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80016e6:	4b57      	ldr	r3, [pc, #348]	; (8001844 <HAL_LTDC_MspInit+0x1d8>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ea:	4a56      	ldr	r2, [pc, #344]	; (8001844 <HAL_LTDC_MspInit+0x1d8>)
 80016ec:	f043 0310 	orr.w	r3, r3, #16
 80016f0:	6313      	str	r3, [r2, #48]	; 0x30
 80016f2:	4b54      	ldr	r3, [pc, #336]	; (8001844 <HAL_LTDC_MspInit+0x1d8>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f6:	f003 0310 	and.w	r3, r3, #16
 80016fa:	61bb      	str	r3, [r7, #24]
 80016fc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 80016fe:	4b51      	ldr	r3, [pc, #324]	; (8001844 <HAL_LTDC_MspInit+0x1d8>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001702:	4a50      	ldr	r2, [pc, #320]	; (8001844 <HAL_LTDC_MspInit+0x1d8>)
 8001704:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001708:	6313      	str	r3, [r2, #48]	; 0x30
 800170a:	4b4e      	ldr	r3, [pc, #312]	; (8001844 <HAL_LTDC_MspInit+0x1d8>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001712:	617b      	str	r3, [r7, #20]
 8001714:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8001716:	4b4b      	ldr	r3, [pc, #300]	; (8001844 <HAL_LTDC_MspInit+0x1d8>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171a:	4a4a      	ldr	r2, [pc, #296]	; (8001844 <HAL_LTDC_MspInit+0x1d8>)
 800171c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001720:	6313      	str	r3, [r2, #48]	; 0x30
 8001722:	4b48      	ldr	r3, [pc, #288]	; (8001844 <HAL_LTDC_MspInit+0x1d8>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800172a:	613b      	str	r3, [r7, #16]
 800172c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800172e:	4b45      	ldr	r3, [pc, #276]	; (8001844 <HAL_LTDC_MspInit+0x1d8>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001732:	4a44      	ldr	r2, [pc, #272]	; (8001844 <HAL_LTDC_MspInit+0x1d8>)
 8001734:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001738:	6313      	str	r3, [r2, #48]	; 0x30
 800173a:	4b42      	ldr	r3, [pc, #264]	; (8001844 <HAL_LTDC_MspInit+0x1d8>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001746:	4b3f      	ldr	r3, [pc, #252]	; (8001844 <HAL_LTDC_MspInit+0x1d8>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174a:	4a3e      	ldr	r2, [pc, #248]	; (8001844 <HAL_LTDC_MspInit+0x1d8>)
 800174c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001750:	6313      	str	r3, [r2, #48]	; 0x30
 8001752:	4b3c      	ldr	r3, [pc, #240]	; (8001844 <HAL_LTDC_MspInit+0x1d8>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800175a:	60bb      	str	r3, [r7, #8]
 800175c:	68bb      	ldr	r3, [r7, #8]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 800175e:	2310      	movs	r3, #16
 8001760:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001764:	2302      	movs	r3, #2
 8001766:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176a:	2300      	movs	r3, #0
 800176c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001770:	2300      	movs	r3, #0
 8001772:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001776:	230e      	movs	r3, #14
 8001778:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 800177c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001780:	4619      	mov	r1, r3
 8001782:	4831      	ldr	r0, [pc, #196]	; (8001848 <HAL_LTDC_MspInit+0x1dc>)
 8001784:	f002 fd90 	bl	80042a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8001788:	f64e 73ff 	movw	r3, #61439	; 0xefff
 800178c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001790:	2302      	movs	r3, #2
 8001792:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001796:	2300      	movs	r3, #0
 8001798:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179c:	2300      	movs	r3, #0
 800179e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017a2:	230e      	movs	r3, #14
 80017a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80017a8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80017ac:	4619      	mov	r1, r3
 80017ae:	4827      	ldr	r0, [pc, #156]	; (800184c <HAL_LTDC_MspInit+0x1e0>)
 80017b0:	f002 fd7a 	bl	80042a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 80017b4:	23f7      	movs	r3, #247	; 0xf7
 80017b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ba:	2302      	movs	r3, #2
 80017bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c0:	2300      	movs	r3, #0
 80017c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c6:	2300      	movs	r3, #0
 80017c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017cc:	230e      	movs	r3, #14
 80017ce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80017d2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80017d6:	4619      	mov	r1, r3
 80017d8:	481d      	ldr	r0, [pc, #116]	; (8001850 <HAL_LTDC_MspInit+0x1e4>)
 80017da:	f002 fd65 	bl	80042a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 80017de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e6:	2302      	movs	r3, #2
 80017e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ec:	2300      	movs	r3, #0
 80017ee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f2:	2300      	movs	r3, #0
 80017f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80017f8:	2309      	movs	r3, #9
 80017fa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 80017fe:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001802:	4619      	mov	r1, r3
 8001804:	4813      	ldr	r0, [pc, #76]	; (8001854 <HAL_LTDC_MspInit+0x1e8>)
 8001806:	f002 fd4f 	bl	80042a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 800180a:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 800180e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001812:	2302      	movs	r3, #2
 8001814:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001818:	2300      	movs	r3, #0
 800181a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181e:	2300      	movs	r3, #0
 8001820:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001824:	230e      	movs	r3, #14
 8001826:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800182a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800182e:	4619      	mov	r1, r3
 8001830:	4809      	ldr	r0, [pc, #36]	; (8001858 <HAL_LTDC_MspInit+0x1ec>)
 8001832:	f002 fd39 	bl	80042a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8001836:	bf00      	nop
 8001838:	37b8      	adds	r7, #184	; 0xb8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	40016800 	.word	0x40016800
 8001844:	40023800 	.word	0x40023800
 8001848:	40021000 	.word	0x40021000
 800184c:	40022400 	.word	0x40022400
 8001850:	40022800 	.word	0x40022800
 8001854:	40021800 	.word	0x40021800
 8001858:	40022000 	.word	0x40022000

0800185c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b084      	sub	sp, #16
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a0d      	ldr	r2, [pc, #52]	; (80018a0 <HAL_TIM_Base_MspInit+0x44>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d113      	bne.n	8001896 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800186e:	4b0d      	ldr	r3, [pc, #52]	; (80018a4 <HAL_TIM_Base_MspInit+0x48>)
 8001870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001872:	4a0c      	ldr	r2, [pc, #48]	; (80018a4 <HAL_TIM_Base_MspInit+0x48>)
 8001874:	f043 0310 	orr.w	r3, r3, #16
 8001878:	6413      	str	r3, [r2, #64]	; 0x40
 800187a:	4b0a      	ldr	r3, [pc, #40]	; (80018a4 <HAL_TIM_Base_MspInit+0x48>)
 800187c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187e:	f003 0310 	and.w	r3, r3, #16
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001886:	2200      	movs	r2, #0
 8001888:	2100      	movs	r1, #0
 800188a:	2036      	movs	r0, #54	; 0x36
 800188c:	f002 f88b 	bl	80039a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001890:	2036      	movs	r0, #54	; 0x36
 8001892:	f002 f8a4 	bl	80039de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001896:	bf00      	nop
 8001898:	3710      	adds	r7, #16
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40001000 	.word	0x40001000
 80018a4:	40023800 	.word	0x40023800

080018a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b0ac      	sub	sp, #176	; 0xb0
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	605a      	str	r2, [r3, #4]
 80018ba:	609a      	str	r2, [r3, #8]
 80018bc:	60da      	str	r2, [r3, #12]
 80018be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018c0:	f107 0318 	add.w	r3, r7, #24
 80018c4:	2284      	movs	r2, #132	; 0x84
 80018c6:	2100      	movs	r1, #0
 80018c8:	4618      	mov	r0, r3
 80018ca:	f006 f967 	bl	8007b9c <memset>
  if(huart->Instance==USART1)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a32      	ldr	r2, [pc, #200]	; (800199c <HAL_UART_MspInit+0xf4>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d15c      	bne.n	8001992 <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80018d8:	2340      	movs	r3, #64	; 0x40
 80018da:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80018dc:	2300      	movs	r3, #0
 80018de:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018e0:	f107 0318 	add.w	r3, r7, #24
 80018e4:	4618      	mov	r0, r3
 80018e6:	f004 fbf7 	bl	80060d8 <HAL_RCCEx_PeriphCLKConfig>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80018f0:	f7ff fe72 	bl	80015d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018f4:	4b2a      	ldr	r3, [pc, #168]	; (80019a0 <HAL_UART_MspInit+0xf8>)
 80018f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018f8:	4a29      	ldr	r2, [pc, #164]	; (80019a0 <HAL_UART_MspInit+0xf8>)
 80018fa:	f043 0310 	orr.w	r3, r3, #16
 80018fe:	6453      	str	r3, [r2, #68]	; 0x44
 8001900:	4b27      	ldr	r3, [pc, #156]	; (80019a0 <HAL_UART_MspInit+0xf8>)
 8001902:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001904:	f003 0310 	and.w	r3, r3, #16
 8001908:	617b      	str	r3, [r7, #20]
 800190a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800190c:	4b24      	ldr	r3, [pc, #144]	; (80019a0 <HAL_UART_MspInit+0xf8>)
 800190e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001910:	4a23      	ldr	r2, [pc, #140]	; (80019a0 <HAL_UART_MspInit+0xf8>)
 8001912:	f043 0302 	orr.w	r3, r3, #2
 8001916:	6313      	str	r3, [r2, #48]	; 0x30
 8001918:	4b21      	ldr	r3, [pc, #132]	; (80019a0 <HAL_UART_MspInit+0xf8>)
 800191a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191c:	f003 0302 	and.w	r3, r3, #2
 8001920:	613b      	str	r3, [r7, #16]
 8001922:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001924:	4b1e      	ldr	r3, [pc, #120]	; (80019a0 <HAL_UART_MspInit+0xf8>)
 8001926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001928:	4a1d      	ldr	r2, [pc, #116]	; (80019a0 <HAL_UART_MspInit+0xf8>)
 800192a:	f043 0301 	orr.w	r3, r3, #1
 800192e:	6313      	str	r3, [r2, #48]	; 0x30
 8001930:	4b1b      	ldr	r3, [pc, #108]	; (80019a0 <HAL_UART_MspInit+0xf8>)
 8001932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001934:	f003 0301 	and.w	r3, r3, #1
 8001938:	60fb      	str	r3, [r7, #12]
 800193a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 800193c:	2380      	movs	r3, #128	; 0x80
 800193e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001942:	2302      	movs	r3, #2
 8001944:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001948:	2300      	movs	r3, #0
 800194a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194e:	2300      	movs	r3, #0
 8001950:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001954:	2307      	movs	r3, #7
 8001956:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800195a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800195e:	4619      	mov	r1, r3
 8001960:	4810      	ldr	r0, [pc, #64]	; (80019a4 <HAL_UART_MspInit+0xfc>)
 8001962:	f002 fca1 	bl	80042a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001966:	f44f 7300 	mov.w	r3, #512	; 0x200
 800196a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800196e:	2302      	movs	r3, #2
 8001970:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001974:	2300      	movs	r3, #0
 8001976:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800197a:	2300      	movs	r3, #0
 800197c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001980:	2307      	movs	r3, #7
 8001982:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001986:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800198a:	4619      	mov	r1, r3
 800198c:	4806      	ldr	r0, [pc, #24]	; (80019a8 <HAL_UART_MspInit+0x100>)
 800198e:	f002 fc8b 	bl	80042a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001992:	bf00      	nop
 8001994:	37b0      	adds	r7, #176	; 0xb0
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	40011000 	.word	0x40011000
 80019a0:	40023800 	.word	0x40023800
 80019a4:	40020400 	.word	0x40020400
 80019a8:	40020000 	.word	0x40020000

080019ac <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b086      	sub	sp, #24
 80019b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80019b2:	1d3b      	adds	r3, r7, #4
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]
 80019b8:	605a      	str	r2, [r3, #4]
 80019ba:	609a      	str	r2, [r3, #8]
 80019bc:	60da      	str	r2, [r3, #12]
 80019be:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80019c0:	4b3a      	ldr	r3, [pc, #232]	; (8001aac <HAL_FMC_MspInit+0x100>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d16d      	bne.n	8001aa4 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 80019c8:	4b38      	ldr	r3, [pc, #224]	; (8001aac <HAL_FMC_MspInit+0x100>)
 80019ca:	2201      	movs	r2, #1
 80019cc:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80019ce:	4b38      	ldr	r3, [pc, #224]	; (8001ab0 <HAL_FMC_MspInit+0x104>)
 80019d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019d2:	4a37      	ldr	r2, [pc, #220]	; (8001ab0 <HAL_FMC_MspInit+0x104>)
 80019d4:	f043 0301 	orr.w	r3, r3, #1
 80019d8:	6393      	str	r3, [r2, #56]	; 0x38
 80019da:	4b35      	ldr	r3, [pc, #212]	; (8001ab0 <HAL_FMC_MspInit+0x104>)
 80019dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019de:	f003 0301 	and.w	r3, r3, #1
 80019e2:	603b      	str	r3, [r7, #0]
 80019e4:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 80019e6:	f64f 7383 	movw	r3, #65411	; 0xff83
 80019ea:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ec:	2302      	movs	r3, #2
 80019ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f0:	2300      	movs	r3, #0
 80019f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f4:	2303      	movs	r3, #3
 80019f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80019f8:	230c      	movs	r3, #12
 80019fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019fc:	1d3b      	adds	r3, r7, #4
 80019fe:	4619      	mov	r1, r3
 8001a00:	482c      	ldr	r0, [pc, #176]	; (8001ab4 <HAL_FMC_MspInit+0x108>)
 8001a02:	f002 fc51 	bl	80042a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8001a06:	f248 1333 	movw	r3, #33075	; 0x8133
 8001a0a:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a10:	2300      	movs	r3, #0
 8001a12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a14:	2303      	movs	r3, #3
 8001a16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a18:	230c      	movs	r3, #12
 8001a1a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a1c:	1d3b      	adds	r3, r7, #4
 8001a1e:	4619      	mov	r1, r3
 8001a20:	4825      	ldr	r0, [pc, #148]	; (8001ab8 <HAL_FMC_MspInit+0x10c>)
 8001a22:	f002 fc41 	bl	80042a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8001a26:	f24c 7303 	movw	r3, #50947	; 0xc703
 8001a2a:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a34:	2303      	movs	r3, #3
 8001a36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a38:	230c      	movs	r3, #12
 8001a3a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a3c:	1d3b      	adds	r3, r7, #4
 8001a3e:	4619      	mov	r1, r3
 8001a40:	481e      	ldr	r0, [pc, #120]	; (8001abc <HAL_FMC_MspInit+0x110>)
 8001a42:	f002 fc31 	bl	80042a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8001a46:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8001a4a:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a50:	2300      	movs	r3, #0
 8001a52:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a54:	2303      	movs	r3, #3
 8001a56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a58:	230c      	movs	r3, #12
 8001a5a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a5c:	1d3b      	adds	r3, r7, #4
 8001a5e:	4619      	mov	r1, r3
 8001a60:	4817      	ldr	r0, [pc, #92]	; (8001ac0 <HAL_FMC_MspInit+0x114>)
 8001a62:	f002 fc21 	bl	80042a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8001a66:	2328      	movs	r3, #40	; 0x28
 8001a68:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a72:	2303      	movs	r3, #3
 8001a74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a76:	230c      	movs	r3, #12
 8001a78:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001a7a:	1d3b      	adds	r3, r7, #4
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	4811      	ldr	r0, [pc, #68]	; (8001ac4 <HAL_FMC_MspInit+0x118>)
 8001a80:	f002 fc12 	bl	80042a8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8001a84:	2308      	movs	r3, #8
 8001a86:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a88:	2302      	movs	r3, #2
 8001a8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a90:	2303      	movs	r3, #3
 8001a92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a94:	230c      	movs	r3, #12
 8001a96:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8001a98:	1d3b      	adds	r3, r7, #4
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	480a      	ldr	r0, [pc, #40]	; (8001ac8 <HAL_FMC_MspInit+0x11c>)
 8001a9e:	f002 fc03 	bl	80042a8 <HAL_GPIO_Init>
 8001aa2:	e000      	b.n	8001aa6 <HAL_FMC_MspInit+0xfa>
    return;
 8001aa4:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001aa6:	3718      	adds	r7, #24
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	20000304 	.word	0x20000304
 8001ab0:	40023800 	.word	0x40023800
 8001ab4:	40021000 	.word	0x40021000
 8001ab8:	40021800 	.word	0x40021800
 8001abc:	40020c00 	.word	0x40020c00
 8001ac0:	40021400 	.word	0x40021400
 8001ac4:	40021c00 	.word	0x40021c00
 8001ac8:	40020800 	.word	0x40020800

08001acc <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001ad4:	f7ff ff6a 	bl	80019ac <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001ad8:	bf00      	nop
 8001ada:	3708      	adds	r7, #8
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ae4:	e7fe      	b.n	8001ae4 <NMI_Handler+0x4>

08001ae6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aea:	e7fe      	b.n	8001aea <HardFault_Handler+0x4>

08001aec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001af0:	e7fe      	b.n	8001af0 <MemManage_Handler+0x4>

08001af2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001af2:	b480      	push	{r7}
 8001af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001af6:	e7fe      	b.n	8001af6 <BusFault_Handler+0x4>

08001af8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001afc:	e7fe      	b.n	8001afc <UsageFault_Handler+0x4>

08001afe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001afe:	b480      	push	{r7}
 8001b00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b02:	bf00      	nop
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr

08001b0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b10:	bf00      	nop
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr

08001b1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b1a:	b480      	push	{r7}
 8001b1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b1e:	bf00      	nop
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr

08001b28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b2c:	f001 fe1c 	bl	8003768 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b30:	bf00      	nop
 8001b32:	bd80      	pop	{r7, pc}

08001b34 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001b38:	4802      	ldr	r0, [pc, #8]	; (8001b44 <TIM6_DAC_IRQHandler+0x10>)
 8001b3a:	f005 f81d 	bl	8006b78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	200001ac 	.word	0x200001ac

08001b48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b086      	sub	sp, #24
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b50:	4a14      	ldr	r2, [pc, #80]	; (8001ba4 <_sbrk+0x5c>)
 8001b52:	4b15      	ldr	r3, [pc, #84]	; (8001ba8 <_sbrk+0x60>)
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b5c:	4b13      	ldr	r3, [pc, #76]	; (8001bac <_sbrk+0x64>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d102      	bne.n	8001b6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b64:	4b11      	ldr	r3, [pc, #68]	; (8001bac <_sbrk+0x64>)
 8001b66:	4a12      	ldr	r2, [pc, #72]	; (8001bb0 <_sbrk+0x68>)
 8001b68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b6a:	4b10      	ldr	r3, [pc, #64]	; (8001bac <_sbrk+0x64>)
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4413      	add	r3, r2
 8001b72:	693a      	ldr	r2, [r7, #16]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d207      	bcs.n	8001b88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b78:	f005 ffe6 	bl	8007b48 <__errno>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	220c      	movs	r2, #12
 8001b80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b82:	f04f 33ff 	mov.w	r3, #4294967295
 8001b86:	e009      	b.n	8001b9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b88:	4b08      	ldr	r3, [pc, #32]	; (8001bac <_sbrk+0x64>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b8e:	4b07      	ldr	r3, [pc, #28]	; (8001bac <_sbrk+0x64>)
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4413      	add	r3, r2
 8001b96:	4a05      	ldr	r2, [pc, #20]	; (8001bac <_sbrk+0x64>)
 8001b98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3718      	adds	r7, #24
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	20050000 	.word	0x20050000
 8001ba8:	00000400 	.word	0x00000400
 8001bac:	20000308 	.word	0x20000308
 8001bb0:	200005f8 	.word	0x200005f8

08001bb4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bb8:	4b06      	ldr	r3, [pc, #24]	; (8001bd4 <SystemInit+0x20>)
 8001bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bbe:	4a05      	ldr	r2, [pc, #20]	; (8001bd4 <SystemInit+0x20>)
 8001bc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bc8:	bf00      	nop
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	e000ed00 	.word	0xe000ed00

08001bd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001bd8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c10 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bdc:	480d      	ldr	r0, [pc, #52]	; (8001c14 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001bde:	490e      	ldr	r1, [pc, #56]	; (8001c18 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001be0:	4a0e      	ldr	r2, [pc, #56]	; (8001c1c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001be2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001be4:	e002      	b.n	8001bec <LoopCopyDataInit>

08001be6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001be6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001be8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bea:	3304      	adds	r3, #4

08001bec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bf0:	d3f9      	bcc.n	8001be6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bf2:	4a0b      	ldr	r2, [pc, #44]	; (8001c20 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001bf4:	4c0b      	ldr	r4, [pc, #44]	; (8001c24 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001bf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bf8:	e001      	b.n	8001bfe <LoopFillZerobss>

08001bfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bfc:	3204      	adds	r2, #4

08001bfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c00:	d3fb      	bcc.n	8001bfa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c02:	f7ff ffd7 	bl	8001bb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c06:	f005 ffa5 	bl	8007b54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c0a:	f7fe fcd3 	bl	80005b4 <main>
  bx  lr    
 8001c0e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c10:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001c14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c18:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 8001c1c:	0800a048 	.word	0x0800a048
  ldr r2, =_sbss
 8001c20:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 8001c24:	200005f8 	.word	0x200005f8

08001c28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c28:	e7fe      	b.n	8001c28 <ADC_IRQHandler>
	...

08001c2c <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b08c      	sub	sp, #48	; 0x30
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4a51      	ldr	r2, [pc, #324]	; (8001d7c <I2Cx_MspInit+0x150>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d14d      	bne.n	8001cd8 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001c3c:	4b50      	ldr	r3, [pc, #320]	; (8001d80 <I2Cx_MspInit+0x154>)
 8001c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c40:	4a4f      	ldr	r2, [pc, #316]	; (8001d80 <I2Cx_MspInit+0x154>)
 8001c42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c46:	6313      	str	r3, [r2, #48]	; 0x30
 8001c48:	4b4d      	ldr	r3, [pc, #308]	; (8001d80 <I2Cx_MspInit+0x154>)
 8001c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c50:	61bb      	str	r3, [r7, #24]
 8001c52:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8001c54:	2380      	movs	r3, #128	; 0x80
 8001c56:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8001c58:	2312      	movs	r3, #18
 8001c5a:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8001c60:	2302      	movs	r3, #2
 8001c62:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8001c64:	2304      	movs	r3, #4
 8001c66:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001c68:	f107 031c 	add.w	r3, r7, #28
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4845      	ldr	r0, [pc, #276]	; (8001d84 <I2Cx_MspInit+0x158>)
 8001c70:	f002 fb1a 	bl	80042a8 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8001c74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001c7a:	f107 031c 	add.w	r3, r7, #28
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4840      	ldr	r0, [pc, #256]	; (8001d84 <I2Cx_MspInit+0x158>)
 8001c82:	f002 fb11 	bl	80042a8 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8001c86:	4b3e      	ldr	r3, [pc, #248]	; (8001d80 <I2Cx_MspInit+0x154>)
 8001c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8a:	4a3d      	ldr	r2, [pc, #244]	; (8001d80 <I2Cx_MspInit+0x154>)
 8001c8c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001c90:	6413      	str	r3, [r2, #64]	; 0x40
 8001c92:	4b3b      	ldr	r3, [pc, #236]	; (8001d80 <I2Cx_MspInit+0x154>)
 8001c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c96:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001c9a:	617b      	str	r3, [r7, #20]
 8001c9c:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8001c9e:	4b38      	ldr	r3, [pc, #224]	; (8001d80 <I2Cx_MspInit+0x154>)
 8001ca0:	6a1b      	ldr	r3, [r3, #32]
 8001ca2:	4a37      	ldr	r2, [pc, #220]	; (8001d80 <I2Cx_MspInit+0x154>)
 8001ca4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001ca8:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8001caa:	4b35      	ldr	r3, [pc, #212]	; (8001d80 <I2Cx_MspInit+0x154>)
 8001cac:	6a1b      	ldr	r3, [r3, #32]
 8001cae:	4a34      	ldr	r2, [pc, #208]	; (8001d80 <I2Cx_MspInit+0x154>)
 8001cb0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001cb4:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	210f      	movs	r1, #15
 8001cba:	2048      	movs	r0, #72	; 0x48
 8001cbc:	f001 fe73 	bl	80039a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8001cc0:	2048      	movs	r0, #72	; 0x48
 8001cc2:	f001 fe8c 	bl	80039de <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	210f      	movs	r1, #15
 8001cca:	2049      	movs	r0, #73	; 0x49
 8001ccc:	f001 fe6b 	bl	80039a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8001cd0:	2049      	movs	r0, #73	; 0x49
 8001cd2:	f001 fe84 	bl	80039de <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 8001cd6:	e04d      	b.n	8001d74 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001cd8:	4b29      	ldr	r3, [pc, #164]	; (8001d80 <I2Cx_MspInit+0x154>)
 8001cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cdc:	4a28      	ldr	r2, [pc, #160]	; (8001d80 <I2Cx_MspInit+0x154>)
 8001cde:	f043 0302 	orr.w	r3, r3, #2
 8001ce2:	6313      	str	r3, [r2, #48]	; 0x30
 8001ce4:	4b26      	ldr	r3, [pc, #152]	; (8001d80 <I2Cx_MspInit+0x154>)
 8001ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce8:	f003 0302 	and.w	r3, r3, #2
 8001cec:	613b      	str	r3, [r7, #16]
 8001cee:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8001cf0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cf4:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8001cf6:	2312      	movs	r3, #18
 8001cf8:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8001cfe:	2302      	movs	r3, #2
 8001d00:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8001d02:	2304      	movs	r3, #4
 8001d04:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001d06:	f107 031c 	add.w	r3, r7, #28
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	481e      	ldr	r0, [pc, #120]	; (8001d88 <I2Cx_MspInit+0x15c>)
 8001d0e:	f002 facb 	bl	80042a8 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8001d12:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d16:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001d18:	f107 031c 	add.w	r3, r7, #28
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	481a      	ldr	r0, [pc, #104]	; (8001d88 <I2Cx_MspInit+0x15c>)
 8001d20:	f002 fac2 	bl	80042a8 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8001d24:	4b16      	ldr	r3, [pc, #88]	; (8001d80 <I2Cx_MspInit+0x154>)
 8001d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d28:	4a15      	ldr	r2, [pc, #84]	; (8001d80 <I2Cx_MspInit+0x154>)
 8001d2a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d2e:	6413      	str	r3, [r2, #64]	; 0x40
 8001d30:	4b13      	ldr	r3, [pc, #76]	; (8001d80 <I2Cx_MspInit+0x154>)
 8001d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8001d3c:	4b10      	ldr	r3, [pc, #64]	; (8001d80 <I2Cx_MspInit+0x154>)
 8001d3e:	6a1b      	ldr	r3, [r3, #32]
 8001d40:	4a0f      	ldr	r2, [pc, #60]	; (8001d80 <I2Cx_MspInit+0x154>)
 8001d42:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d46:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8001d48:	4b0d      	ldr	r3, [pc, #52]	; (8001d80 <I2Cx_MspInit+0x154>)
 8001d4a:	6a1b      	ldr	r3, [r3, #32]
 8001d4c:	4a0c      	ldr	r2, [pc, #48]	; (8001d80 <I2Cx_MspInit+0x154>)
 8001d4e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001d52:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8001d54:	2200      	movs	r2, #0
 8001d56:	210f      	movs	r1, #15
 8001d58:	201f      	movs	r0, #31
 8001d5a:	f001 fe24 	bl	80039a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8001d5e:	201f      	movs	r0, #31
 8001d60:	f001 fe3d 	bl	80039de <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8001d64:	2200      	movs	r2, #0
 8001d66:	210f      	movs	r1, #15
 8001d68:	2020      	movs	r0, #32
 8001d6a:	f001 fe1c 	bl	80039a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8001d6e:	2020      	movs	r0, #32
 8001d70:	f001 fe35 	bl	80039de <HAL_NVIC_EnableIRQ>
}
 8001d74:	bf00      	nop
 8001d76:	3730      	adds	r7, #48	; 0x30
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	2000030c 	.word	0x2000030c
 8001d80:	40023800 	.word	0x40023800
 8001d84:	40021c00 	.word	0x40021c00
 8001d88:	40020400 	.word	0x40020400

08001d8c <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b082      	sub	sp, #8
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f002 ff67 	bl	8004c68 <HAL_I2C_GetState>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d125      	bne.n	8001dec <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	4a14      	ldr	r2, [pc, #80]	; (8001df4 <I2Cx_Init+0x68>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d103      	bne.n	8001db0 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4a13      	ldr	r2, [pc, #76]	; (8001df8 <I2Cx_Init+0x6c>)
 8001dac:	601a      	str	r2, [r3, #0]
 8001dae:	e002      	b.n	8001db6 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	4a12      	ldr	r2, [pc, #72]	; (8001dfc <I2Cx_Init+0x70>)
 8001db4:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4a11      	ldr	r2, [pc, #68]	; (8001e00 <I2Cx_Init+0x74>)
 8001dba:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2200      	movs	r2, #0
 8001dde:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f7ff ff23 	bl	8001c2c <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f002 fc3c 	bl	8004664 <HAL_I2C_Init>
  }
}
 8001dec:	bf00      	nop
 8001dee:	3708      	adds	r7, #8
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	2000030c 	.word	0x2000030c
 8001df8:	40005c00 	.word	0x40005c00
 8001dfc:	40005400 	.word	0x40005400
 8001e00:	40912732 	.word	0x40912732

08001e04 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b08a      	sub	sp, #40	; 0x28
 8001e08:	af04      	add	r7, sp, #16
 8001e0a:	60f8      	str	r0, [r7, #12]
 8001e0c:	4608      	mov	r0, r1
 8001e0e:	4611      	mov	r1, r2
 8001e10:	461a      	mov	r2, r3
 8001e12:	4603      	mov	r3, r0
 8001e14:	72fb      	strb	r3, [r7, #11]
 8001e16:	460b      	mov	r3, r1
 8001e18:	813b      	strh	r3, [r7, #8]
 8001e1a:	4613      	mov	r3, r2
 8001e1c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001e22:	7afb      	ldrb	r3, [r7, #11]
 8001e24:	b299      	uxth	r1, r3
 8001e26:	88f8      	ldrh	r0, [r7, #6]
 8001e28:	893a      	ldrh	r2, [r7, #8]
 8001e2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e2e:	9302      	str	r3, [sp, #8]
 8001e30:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e32:	9301      	str	r3, [sp, #4]
 8001e34:	6a3b      	ldr	r3, [r7, #32]
 8001e36:	9300      	str	r3, [sp, #0]
 8001e38:	4603      	mov	r3, r0
 8001e3a:	68f8      	ldr	r0, [r7, #12]
 8001e3c:	f002 fdfa 	bl	8004a34 <HAL_I2C_Mem_Read>
 8001e40:	4603      	mov	r3, r0
 8001e42:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001e44:	7dfb      	ldrb	r3, [r7, #23]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d004      	beq.n	8001e54 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8001e4a:	7afb      	ldrb	r3, [r7, #11]
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	68f8      	ldr	r0, [r7, #12]
 8001e50:	f000 f832 	bl	8001eb8 <I2Cx_Error>
  }
  return status;    
 8001e54:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3718      	adds	r7, #24
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}

08001e5e <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8001e5e:	b580      	push	{r7, lr}
 8001e60:	b08a      	sub	sp, #40	; 0x28
 8001e62:	af04      	add	r7, sp, #16
 8001e64:	60f8      	str	r0, [r7, #12]
 8001e66:	4608      	mov	r0, r1
 8001e68:	4611      	mov	r1, r2
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	72fb      	strb	r3, [r7, #11]
 8001e70:	460b      	mov	r3, r1
 8001e72:	813b      	strh	r3, [r7, #8]
 8001e74:	4613      	mov	r3, r2
 8001e76:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001e7c:	7afb      	ldrb	r3, [r7, #11]
 8001e7e:	b299      	uxth	r1, r3
 8001e80:	88f8      	ldrh	r0, [r7, #6]
 8001e82:	893a      	ldrh	r2, [r7, #8]
 8001e84:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e88:	9302      	str	r3, [sp, #8]
 8001e8a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e8c:	9301      	str	r3, [sp, #4]
 8001e8e:	6a3b      	ldr	r3, [r7, #32]
 8001e90:	9300      	str	r3, [sp, #0]
 8001e92:	4603      	mov	r3, r0
 8001e94:	68f8      	ldr	r0, [r7, #12]
 8001e96:	f002 fcb9 	bl	800480c <HAL_I2C_Mem_Write>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001e9e:	7dfb      	ldrb	r3, [r7, #23]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d004      	beq.n	8001eae <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001ea4:	7afb      	ldrb	r3, [r7, #11]
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	68f8      	ldr	r0, [r7, #12]
 8001eaa:	f000 f805 	bl	8001eb8 <I2Cx_Error>
  }
  return status;
 8001eae:	7dfb      	ldrb	r3, [r7, #23]
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3718      	adds	r7, #24
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}

08001eb8 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	460b      	mov	r3, r1
 8001ec2:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f002 fc5d 	bl	8004784 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f7ff ff5e 	bl	8001d8c <I2Cx_Init>
}
 8001ed0:	bf00      	nop
 8001ed2:	3708      	adds	r7, #8
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8001edc:	4802      	ldr	r0, [pc, #8]	; (8001ee8 <TS_IO_Init+0x10>)
 8001ede:	f7ff ff55 	bl	8001d8c <I2Cx_Init>
}
 8001ee2:	bf00      	nop
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	2000030c 	.word	0x2000030c

08001eec <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af02      	add	r7, sp, #8
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	71fb      	strb	r3, [r7, #7]
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	71bb      	strb	r3, [r7, #6]
 8001efa:	4613      	mov	r3, r2
 8001efc:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8001efe:	79bb      	ldrb	r3, [r7, #6]
 8001f00:	b29a      	uxth	r2, r3
 8001f02:	79f9      	ldrb	r1, [r7, #7]
 8001f04:	2301      	movs	r3, #1
 8001f06:	9301      	str	r3, [sp, #4]
 8001f08:	1d7b      	adds	r3, r7, #5
 8001f0a:	9300      	str	r3, [sp, #0]
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	4803      	ldr	r0, [pc, #12]	; (8001f1c <TS_IO_Write+0x30>)
 8001f10:	f7ff ffa5 	bl	8001e5e <I2Cx_WriteMultiple>
}
 8001f14:	bf00      	nop
 8001f16:	3708      	adds	r7, #8
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	2000030c 	.word	0x2000030c

08001f20 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af02      	add	r7, sp, #8
 8001f26:	4603      	mov	r3, r0
 8001f28:	460a      	mov	r2, r1
 8001f2a:	71fb      	strb	r3, [r7, #7]
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8001f30:	2300      	movs	r3, #0
 8001f32:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001f34:	79bb      	ldrb	r3, [r7, #6]
 8001f36:	b29a      	uxth	r2, r3
 8001f38:	79f9      	ldrb	r1, [r7, #7]
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	9301      	str	r3, [sp, #4]
 8001f3e:	f107 030f 	add.w	r3, r7, #15
 8001f42:	9300      	str	r3, [sp, #0]
 8001f44:	2301      	movs	r3, #1
 8001f46:	4804      	ldr	r0, [pc, #16]	; (8001f58 <TS_IO_Read+0x38>)
 8001f48:	f7ff ff5c 	bl	8001e04 <I2Cx_ReadMultiple>

  return read_value;
 8001f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3710      	adds	r7, #16
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	2000030c 	.word	0x2000030c

08001f5c <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001f64:	6878      	ldr	r0, [r7, #4]
 8001f66:	f001 fc1f 	bl	80037a8 <HAL_Delay>
}
 8001f6a:	bf00      	nop
 8001f6c:	3708      	adds	r7, #8
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
	...

08001f74 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8001f78:	4b31      	ldr	r3, [pc, #196]	; (8002040 <BSP_LCD_Init+0xcc>)
 8001f7a:	2228      	movs	r2, #40	; 0x28
 8001f7c:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 8001f7e:	4b30      	ldr	r3, [pc, #192]	; (8002040 <BSP_LCD_Init+0xcc>)
 8001f80:	2209      	movs	r2, #9
 8001f82:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8001f84:	4b2e      	ldr	r3, [pc, #184]	; (8002040 <BSP_LCD_Init+0xcc>)
 8001f86:	2235      	movs	r2, #53	; 0x35
 8001f88:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8001f8a:	4b2d      	ldr	r3, [pc, #180]	; (8002040 <BSP_LCD_Init+0xcc>)
 8001f8c:	220b      	movs	r2, #11
 8001f8e:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8001f90:	4b2b      	ldr	r3, [pc, #172]	; (8002040 <BSP_LCD_Init+0xcc>)
 8001f92:	f240 121b 	movw	r2, #283	; 0x11b
 8001f96:	629a      	str	r2, [r3, #40]	; 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8001f98:	4b29      	ldr	r3, [pc, #164]	; (8002040 <BSP_LCD_Init+0xcc>)
 8001f9a:	f240 2215 	movw	r2, #533	; 0x215
 8001f9e:	625a      	str	r2, [r3, #36]	; 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 8001fa0:	4b27      	ldr	r3, [pc, #156]	; (8002040 <BSP_LCD_Init+0xcc>)
 8001fa2:	f240 121d 	movw	r2, #285	; 0x11d
 8001fa6:	631a      	str	r2, [r3, #48]	; 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 8001fa8:	4b25      	ldr	r3, [pc, #148]	; (8002040 <BSP_LCD_Init+0xcc>)
 8001faa:	f240 2235 	movw	r2, #565	; 0x235
 8001fae:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	4823      	ldr	r0, [pc, #140]	; (8002040 <BSP_LCD_Init+0xcc>)
 8001fb4:	f000 fba6 	bl	8002704 <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 8001fb8:	4b21      	ldr	r3, [pc, #132]	; (8002040 <BSP_LCD_Init+0xcc>)
 8001fba:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001fbe:	661a      	str	r2, [r3, #96]	; 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8001fc0:	4b1f      	ldr	r3, [pc, #124]	; (8002040 <BSP_LCD_Init+0xcc>)
 8001fc2:	f44f 7288 	mov.w	r2, #272	; 0x110
 8001fc6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8001fc8:	4b1d      	ldr	r3, [pc, #116]	; (8002040 <BSP_LCD_Init+0xcc>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 8001fd0:	4b1b      	ldr	r3, [pc, #108]	; (8002040 <BSP_LCD_Init+0xcc>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 8001fd8:	4b19      	ldr	r3, [pc, #100]	; (8002040 <BSP_LCD_Init+0xcc>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001fe0:	4b17      	ldr	r3, [pc, #92]	; (8002040 <BSP_LCD_Init+0xcc>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 8001fe6:	4b16      	ldr	r3, [pc, #88]	; (8002040 <BSP_LCD_Init+0xcc>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8001fec:	4b14      	ldr	r3, [pc, #80]	; (8002040 <BSP_LCD_Init+0xcc>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001ff2:	4b13      	ldr	r3, [pc, #76]	; (8002040 <BSP_LCD_Init+0xcc>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 8001ff8:	4b11      	ldr	r3, [pc, #68]	; (8002040 <BSP_LCD_Init+0xcc>)
 8001ffa:	4a12      	ldr	r2, [pc, #72]	; (8002044 <BSP_LCD_Init+0xd0>)
 8001ffc:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8001ffe:	4810      	ldr	r0, [pc, #64]	; (8002040 <BSP_LCD_Init+0xcc>)
 8002000:	f003 f9e8 	bl	80053d4 <HAL_LTDC_GetState>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d103      	bne.n	8002012 <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 800200a:	2100      	movs	r1, #0
 800200c:	480c      	ldr	r0, [pc, #48]	; (8002040 <BSP_LCD_Init+0xcc>)
 800200e:	f000 fa9f 	bl	8002550 <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 8002012:	480b      	ldr	r0, [pc, #44]	; (8002040 <BSP_LCD_Init+0xcc>)
 8002014:	f003 f8d0 	bl	80051b8 <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8002018:	2201      	movs	r2, #1
 800201a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800201e:	480a      	ldr	r0, [pc, #40]	; (8002048 <BSP_LCD_Init+0xd4>)
 8002020:	f002 fb06 	bl	8004630 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8002024:	2201      	movs	r2, #1
 8002026:	2108      	movs	r1, #8
 8002028:	4808      	ldr	r0, [pc, #32]	; (800204c <BSP_LCD_Init+0xd8>)
 800202a:	f002 fb01 	bl	8004630 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 800202e:	f000 fc89 	bl	8002944 <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8002032:	4807      	ldr	r0, [pc, #28]	; (8002050 <BSP_LCD_Init+0xdc>)
 8002034:	f000 f8d8 	bl	80021e8 <BSP_LCD_SetFont>
  
  return LCD_OK;
 8002038:	2300      	movs	r3, #0
}
 800203a:	4618      	mov	r0, r3
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	20000360 	.word	0x20000360
 8002044:	40016800 	.word	0x40016800
 8002048:	40022000 	.word	0x40022000
 800204c:	40022800 	.word	0x40022800
 8002050:	20000034 	.word	0x20000034

08002054 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8002058:	4b06      	ldr	r3, [pc, #24]	; (8002074 <BSP_LCD_GetXSize+0x20>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a06      	ldr	r2, [pc, #24]	; (8002078 <BSP_LCD_GetXSize+0x24>)
 800205e:	2134      	movs	r1, #52	; 0x34
 8002060:	fb01 f303 	mul.w	r3, r1, r3
 8002064:	4413      	add	r3, r2
 8002066:	3360      	adds	r3, #96	; 0x60
 8002068:	681b      	ldr	r3, [r3, #0]
}
 800206a:	4618      	mov	r0, r3
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr
 8002074:	20000448 	.word	0x20000448
 8002078:	20000360 	.word	0x20000360

0800207c <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 8002080:	4b06      	ldr	r3, [pc, #24]	; (800209c <BSP_LCD_GetYSize+0x20>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a06      	ldr	r2, [pc, #24]	; (80020a0 <BSP_LCD_GetYSize+0x24>)
 8002086:	2134      	movs	r1, #52	; 0x34
 8002088:	fb01 f303 	mul.w	r3, r1, r3
 800208c:	4413      	add	r3, r2
 800208e:	3364      	adds	r3, #100	; 0x64
 8002090:	681b      	ldr	r3, [r3, #0]
}
 8002092:	4618      	mov	r0, r3
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr
 800209c:	20000448 	.word	0x20000448
 80020a0:	20000360 	.word	0x20000360

080020a4 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b090      	sub	sp, #64	; 0x40
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	4603      	mov	r3, r0
 80020ac:	6039      	str	r1, [r7, #0]
 80020ae:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 80020b0:	2300      	movs	r3, #0
 80020b2:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 80020b4:	f7ff ffce 	bl	8002054 <BSP_LCD_GetXSize>
 80020b8:	4603      	mov	r3, r0
 80020ba:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 80020bc:	2300      	movs	r3, #0
 80020be:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 80020c0:	f7ff ffdc 	bl	800207c <BSP_LCD_GetYSize>
 80020c4:	4603      	mov	r3, r0
 80020c6:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80020c8:	2300      	movs	r3, #0
 80020ca:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	633b      	str	r3, [r7, #48]	; 0x30
  layer_cfg.Alpha = 255;
 80020d0:	23ff      	movs	r3, #255	; 0xff
 80020d2:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 80020d4:	2300      	movs	r3, #0
 80020d6:	627b      	str	r3, [r7, #36]	; 0x24
  layer_cfg.Backcolor.Blue = 0;
 80020d8:	2300      	movs	r3, #0
 80020da:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  layer_cfg.Backcolor.Green = 0;
 80020de:	2300      	movs	r3, #0
 80020e0:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  layer_cfg.Backcolor.Red = 0;
 80020e4:	2300      	movs	r3, #0
 80020e6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80020ea:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80020ee:	62bb      	str	r3, [r7, #40]	; 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80020f0:	2307      	movs	r3, #7
 80020f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 80020f4:	f7ff ffae 	bl	8002054 <BSP_LCD_GetXSize>
 80020f8:	4603      	mov	r3, r0
 80020fa:	637b      	str	r3, [r7, #52]	; 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 80020fc:	f7ff ffbe 	bl	800207c <BSP_LCD_GetYSize>
 8002100:	4603      	mov	r3, r0
 8002102:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8002104:	88fa      	ldrh	r2, [r7, #6]
 8002106:	f107 030c 	add.w	r3, r7, #12
 800210a:	4619      	mov	r1, r3
 800210c:	4812      	ldr	r0, [pc, #72]	; (8002158 <BSP_LCD_LayerDefaultInit+0xb4>)
 800210e:	f003 f923 	bl	8005358 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002112:	88fa      	ldrh	r2, [r7, #6]
 8002114:	4911      	ldr	r1, [pc, #68]	; (800215c <BSP_LCD_LayerDefaultInit+0xb8>)
 8002116:	4613      	mov	r3, r2
 8002118:	005b      	lsls	r3, r3, #1
 800211a:	4413      	add	r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	440b      	add	r3, r1
 8002120:	3304      	adds	r3, #4
 8002122:	f04f 32ff 	mov.w	r2, #4294967295
 8002126:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002128:	88fa      	ldrh	r2, [r7, #6]
 800212a:	490c      	ldr	r1, [pc, #48]	; (800215c <BSP_LCD_LayerDefaultInit+0xb8>)
 800212c:	4613      	mov	r3, r2
 800212e:	005b      	lsls	r3, r3, #1
 8002130:	4413      	add	r3, r2
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	440b      	add	r3, r1
 8002136:	3308      	adds	r3, #8
 8002138:	4a09      	ldr	r2, [pc, #36]	; (8002160 <BSP_LCD_LayerDefaultInit+0xbc>)
 800213a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 800213c:	88fa      	ldrh	r2, [r7, #6]
 800213e:	4907      	ldr	r1, [pc, #28]	; (800215c <BSP_LCD_LayerDefaultInit+0xb8>)
 8002140:	4613      	mov	r3, r2
 8002142:	005b      	lsls	r3, r3, #1
 8002144:	4413      	add	r3, r2
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	440b      	add	r3, r1
 800214a:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 800214e:	601a      	str	r2, [r3, #0]
}
 8002150:	bf00      	nop
 8002152:	3740      	adds	r7, #64	; 0x40
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	20000360 	.word	0x20000360
 800215c:	2000044c 	.word	0x2000044c
 8002160:	20000034 	.word	0x20000034

08002164 <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 800216c:	4a04      	ldr	r2, [pc, #16]	; (8002180 <BSP_LCD_SelectLayer+0x1c>)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6013      	str	r3, [r2, #0]
} 
 8002172:	bf00      	nop
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop
 8002180:	20000448 	.word	0x20000448

08002184 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 800218c:	4b07      	ldr	r3, [pc, #28]	; (80021ac <BSP_LCD_SetTextColor+0x28>)
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	4907      	ldr	r1, [pc, #28]	; (80021b0 <BSP_LCD_SetTextColor+0x2c>)
 8002192:	4613      	mov	r3, r2
 8002194:	005b      	lsls	r3, r3, #1
 8002196:	4413      	add	r3, r2
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	440b      	add	r3, r1
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	601a      	str	r2, [r3, #0]
}
 80021a0:	bf00      	nop
 80021a2:	370c      	adds	r7, #12
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr
 80021ac:	20000448 	.word	0x20000448
 80021b0:	2000044c 	.word	0x2000044c

080021b4 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 80021bc:	4b08      	ldr	r3, [pc, #32]	; (80021e0 <BSP_LCD_SetBackColor+0x2c>)
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	4908      	ldr	r1, [pc, #32]	; (80021e4 <BSP_LCD_SetBackColor+0x30>)
 80021c2:	4613      	mov	r3, r2
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	4413      	add	r3, r2
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	440b      	add	r3, r1
 80021cc:	3304      	adds	r3, #4
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	601a      	str	r2, [r3, #0]
}
 80021d2:	bf00      	nop
 80021d4:	370c      	adds	r7, #12
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	20000448 	.word	0x20000448
 80021e4:	2000044c 	.word	0x2000044c

080021e8 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 80021f0:	4b08      	ldr	r3, [pc, #32]	; (8002214 <BSP_LCD_SetFont+0x2c>)
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	4908      	ldr	r1, [pc, #32]	; (8002218 <BSP_LCD_SetFont+0x30>)
 80021f6:	4613      	mov	r3, r2
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	4413      	add	r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	440b      	add	r3, r1
 8002200:	3308      	adds	r3, #8
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	601a      	str	r2, [r3, #0]
}
 8002206:	bf00      	nop
 8002208:	370c      	adds	r7, #12
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	20000448 	.word	0x20000448
 8002218:	2000044c 	.word	0x2000044c

0800221c <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 800221c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800221e:	b085      	sub	sp, #20
 8002220:	af02      	add	r7, sp, #8
 8002222:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8002224:	4b0f      	ldr	r3, [pc, #60]	; (8002264 <BSP_LCD_Clear+0x48>)
 8002226:	681c      	ldr	r4, [r3, #0]
 8002228:	4b0e      	ldr	r3, [pc, #56]	; (8002264 <BSP_LCD_Clear+0x48>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a0e      	ldr	r2, [pc, #56]	; (8002268 <BSP_LCD_Clear+0x4c>)
 800222e:	2134      	movs	r1, #52	; 0x34
 8002230:	fb01 f303 	mul.w	r3, r1, r3
 8002234:	4413      	add	r3, r2
 8002236:	335c      	adds	r3, #92	; 0x5c
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	461e      	mov	r6, r3
 800223c:	f7ff ff0a 	bl	8002054 <BSP_LCD_GetXSize>
 8002240:	4605      	mov	r5, r0
 8002242:	f7ff ff1b 	bl	800207c <BSP_LCD_GetYSize>
 8002246:	4602      	mov	r2, r0
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	9301      	str	r3, [sp, #4]
 800224c:	2300      	movs	r3, #0
 800224e:	9300      	str	r3, [sp, #0]
 8002250:	4613      	mov	r3, r2
 8002252:	462a      	mov	r2, r5
 8002254:	4631      	mov	r1, r6
 8002256:	4620      	mov	r0, r4
 8002258:	f000 fb28 	bl	80028ac <LL_FillBuffer>
}
 800225c:	bf00      	nop
 800225e:	370c      	adds	r7, #12
 8002260:	46bd      	mov	sp, r7
 8002262:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002264:	20000448 	.word	0x20000448
 8002268:	20000360 	.word	0x20000360

0800226c <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 800226c:	b590      	push	{r4, r7, lr}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	4603      	mov	r3, r0
 8002274:	80fb      	strh	r3, [r7, #6]
 8002276:	460b      	mov	r3, r1
 8002278:	80bb      	strh	r3, [r7, #4]
 800227a:	4613      	mov	r3, r2
 800227c:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800227e:	4b1b      	ldr	r3, [pc, #108]	; (80022ec <BSP_LCD_DisplayChar+0x80>)
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	491b      	ldr	r1, [pc, #108]	; (80022f0 <BSP_LCD_DisplayChar+0x84>)
 8002284:	4613      	mov	r3, r2
 8002286:	005b      	lsls	r3, r3, #1
 8002288:	4413      	add	r3, r2
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	440b      	add	r3, r1
 800228e:	3308      	adds	r3, #8
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	6819      	ldr	r1, [r3, #0]
 8002294:	78fb      	ldrb	r3, [r7, #3]
 8002296:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800229a:	4b14      	ldr	r3, [pc, #80]	; (80022ec <BSP_LCD_DisplayChar+0x80>)
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	4c14      	ldr	r4, [pc, #80]	; (80022f0 <BSP_LCD_DisplayChar+0x84>)
 80022a0:	4613      	mov	r3, r2
 80022a2:	005b      	lsls	r3, r3, #1
 80022a4:	4413      	add	r3, r2
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	4423      	add	r3, r4
 80022aa:	3308      	adds	r3, #8
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80022b0:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80022b4:	4b0d      	ldr	r3, [pc, #52]	; (80022ec <BSP_LCD_DisplayChar+0x80>)
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	4c0d      	ldr	r4, [pc, #52]	; (80022f0 <BSP_LCD_DisplayChar+0x84>)
 80022ba:	4613      	mov	r3, r2
 80022bc:	005b      	lsls	r3, r3, #1
 80022be:	4413      	add	r3, r2
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	4423      	add	r3, r4
 80022c4:	3308      	adds	r3, #8
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	889b      	ldrh	r3, [r3, #4]
 80022ca:	3307      	adds	r3, #7
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	da00      	bge.n	80022d2 <BSP_LCD_DisplayChar+0x66>
 80022d0:	3307      	adds	r3, #7
 80022d2:	10db      	asrs	r3, r3, #3
 80022d4:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80022d8:	18ca      	adds	r2, r1, r3
 80022da:	88b9      	ldrh	r1, [r7, #4]
 80022dc:	88fb      	ldrh	r3, [r7, #6]
 80022de:	4618      	mov	r0, r3
 80022e0:	f000 fa2c 	bl	800273c <DrawChar>
}
 80022e4:	bf00      	nop
 80022e6:	370c      	adds	r7, #12
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd90      	pop	{r4, r7, pc}
 80022ec:	20000448 	.word	0x20000448
 80022f0:	2000044c 	.word	0x2000044c

080022f4 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 80022f4:	b5b0      	push	{r4, r5, r7, lr}
 80022f6:	b088      	sub	sp, #32
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	60ba      	str	r2, [r7, #8]
 80022fc:	461a      	mov	r2, r3
 80022fe:	4603      	mov	r3, r0
 8002300:	81fb      	strh	r3, [r7, #14]
 8002302:	460b      	mov	r3, r1
 8002304:	81bb      	strh	r3, [r7, #12]
 8002306:	4613      	mov	r3, r2
 8002308:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 800230a:	2301      	movs	r3, #1
 800230c:	83fb      	strh	r3, [r7, #30]
 800230e:	2300      	movs	r3, #0
 8002310:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8002312:	2300      	movs	r3, #0
 8002314:	61bb      	str	r3, [r7, #24]
 8002316:	2300      	movs	r3, #0
 8002318:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 800231e:	e002      	b.n	8002326 <BSP_LCD_DisplayStringAt+0x32>
 8002320:	69bb      	ldr	r3, [r7, #24]
 8002322:	3301      	adds	r3, #1
 8002324:	61bb      	str	r3, [r7, #24]
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	1c5a      	adds	r2, r3, #1
 800232a:	617a      	str	r2, [r7, #20]
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d1f6      	bne.n	8002320 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8002332:	f7ff fe8f 	bl	8002054 <BSP_LCD_GetXSize>
 8002336:	4601      	mov	r1, r0
 8002338:	4b50      	ldr	r3, [pc, #320]	; (800247c <BSP_LCD_DisplayStringAt+0x188>)
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	4850      	ldr	r0, [pc, #320]	; (8002480 <BSP_LCD_DisplayStringAt+0x18c>)
 800233e:	4613      	mov	r3, r2
 8002340:	005b      	lsls	r3, r3, #1
 8002342:	4413      	add	r3, r2
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	4403      	add	r3, r0
 8002348:	3308      	adds	r3, #8
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	889b      	ldrh	r3, [r3, #4]
 800234e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002352:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 8002354:	79fb      	ldrb	r3, [r7, #7]
 8002356:	2b03      	cmp	r3, #3
 8002358:	d01c      	beq.n	8002394 <BSP_LCD_DisplayStringAt+0xa0>
 800235a:	2b03      	cmp	r3, #3
 800235c:	dc33      	bgt.n	80023c6 <BSP_LCD_DisplayStringAt+0xd2>
 800235e:	2b01      	cmp	r3, #1
 8002360:	d002      	beq.n	8002368 <BSP_LCD_DisplayStringAt+0x74>
 8002362:	2b02      	cmp	r3, #2
 8002364:	d019      	beq.n	800239a <BSP_LCD_DisplayStringAt+0xa6>
 8002366:	e02e      	b.n	80023c6 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8002368:	693a      	ldr	r2, [r7, #16]
 800236a:	69bb      	ldr	r3, [r7, #24]
 800236c:	1ad1      	subs	r1, r2, r3
 800236e:	4b43      	ldr	r3, [pc, #268]	; (800247c <BSP_LCD_DisplayStringAt+0x188>)
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	4843      	ldr	r0, [pc, #268]	; (8002480 <BSP_LCD_DisplayStringAt+0x18c>)
 8002374:	4613      	mov	r3, r2
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	4413      	add	r3, r2
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	4403      	add	r3, r0
 800237e:	3308      	adds	r3, #8
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	889b      	ldrh	r3, [r3, #4]
 8002384:	fb01 f303 	mul.w	r3, r1, r3
 8002388:	085b      	lsrs	r3, r3, #1
 800238a:	b29a      	uxth	r2, r3
 800238c:	89fb      	ldrh	r3, [r7, #14]
 800238e:	4413      	add	r3, r2
 8002390:	83fb      	strh	r3, [r7, #30]
      break;
 8002392:	e01b      	b.n	80023cc <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 8002394:	89fb      	ldrh	r3, [r7, #14]
 8002396:	83fb      	strh	r3, [r7, #30]
      break;
 8002398:	e018      	b.n	80023cc <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 800239a:	693a      	ldr	r2, [r7, #16]
 800239c:	69bb      	ldr	r3, [r7, #24]
 800239e:	1ad3      	subs	r3, r2, r3
 80023a0:	b299      	uxth	r1, r3
 80023a2:	4b36      	ldr	r3, [pc, #216]	; (800247c <BSP_LCD_DisplayStringAt+0x188>)
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	4836      	ldr	r0, [pc, #216]	; (8002480 <BSP_LCD_DisplayStringAt+0x18c>)
 80023a8:	4613      	mov	r3, r2
 80023aa:	005b      	lsls	r3, r3, #1
 80023ac:	4413      	add	r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	4403      	add	r3, r0
 80023b2:	3308      	adds	r3, #8
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	889b      	ldrh	r3, [r3, #4]
 80023b8:	fb11 f303 	smulbb	r3, r1, r3
 80023bc:	b29a      	uxth	r2, r3
 80023be:	89fb      	ldrh	r3, [r7, #14]
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	83fb      	strh	r3, [r7, #30]
      break;
 80023c4:	e002      	b.n	80023cc <BSP_LCD_DisplayStringAt+0xd8>
    }    
  default:
    {
      ref_column = Xpos;
 80023c6:	89fb      	ldrh	r3, [r7, #14]
 80023c8:	83fb      	strh	r3, [r7, #30]
      break;
 80023ca:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 80023cc:	8bfb      	ldrh	r3, [r7, #30]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d003      	beq.n	80023da <BSP_LCD_DisplayStringAt+0xe6>
 80023d2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	da1d      	bge.n	8002416 <BSP_LCD_DisplayStringAt+0x122>
  {
    ref_column = 1;
 80023da:	2301      	movs	r3, #1
 80023dc:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80023de:	e01a      	b.n	8002416 <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	781a      	ldrb	r2, [r3, #0]
 80023e4:	89b9      	ldrh	r1, [r7, #12]
 80023e6:	8bfb      	ldrh	r3, [r7, #30]
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7ff ff3f 	bl	800226c <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 80023ee:	4b23      	ldr	r3, [pc, #140]	; (800247c <BSP_LCD_DisplayStringAt+0x188>)
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	4923      	ldr	r1, [pc, #140]	; (8002480 <BSP_LCD_DisplayStringAt+0x18c>)
 80023f4:	4613      	mov	r3, r2
 80023f6:	005b      	lsls	r3, r3, #1
 80023f8:	4413      	add	r3, r2
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	440b      	add	r3, r1
 80023fe:	3308      	adds	r3, #8
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	889a      	ldrh	r2, [r3, #4]
 8002404:	8bfb      	ldrh	r3, [r7, #30]
 8002406:	4413      	add	r3, r2
 8002408:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	3301      	adds	r3, #1
 800240e:	60bb      	str	r3, [r7, #8]
    i++;
 8002410:	8bbb      	ldrh	r3, [r7, #28]
 8002412:	3301      	adds	r3, #1
 8002414:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	2b00      	cmp	r3, #0
 800241c:	bf14      	ite	ne
 800241e:	2301      	movne	r3, #1
 8002420:	2300      	moveq	r3, #0
 8002422:	b2dc      	uxtb	r4, r3
 8002424:	f7ff fe16 	bl	8002054 <BSP_LCD_GetXSize>
 8002428:	8bb9      	ldrh	r1, [r7, #28]
 800242a:	4b14      	ldr	r3, [pc, #80]	; (800247c <BSP_LCD_DisplayStringAt+0x188>)
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	4d14      	ldr	r5, [pc, #80]	; (8002480 <BSP_LCD_DisplayStringAt+0x18c>)
 8002430:	4613      	mov	r3, r2
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	4413      	add	r3, r2
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	442b      	add	r3, r5
 800243a:	3308      	adds	r3, #8
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	889b      	ldrh	r3, [r3, #4]
 8002440:	fb01 f303 	mul.w	r3, r1, r3
 8002444:	1ac3      	subs	r3, r0, r3
 8002446:	b299      	uxth	r1, r3
 8002448:	4b0c      	ldr	r3, [pc, #48]	; (800247c <BSP_LCD_DisplayStringAt+0x188>)
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	480c      	ldr	r0, [pc, #48]	; (8002480 <BSP_LCD_DisplayStringAt+0x18c>)
 800244e:	4613      	mov	r3, r2
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	4413      	add	r3, r2
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	4403      	add	r3, r0
 8002458:	3308      	adds	r3, #8
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	889b      	ldrh	r3, [r3, #4]
 800245e:	4299      	cmp	r1, r3
 8002460:	bf2c      	ite	cs
 8002462:	2301      	movcs	r3, #1
 8002464:	2300      	movcc	r3, #0
 8002466:	b2db      	uxtb	r3, r3
 8002468:	4023      	ands	r3, r4
 800246a:	b2db      	uxtb	r3, r3
 800246c:	2b00      	cmp	r3, #0
 800246e:	d1b7      	bne.n	80023e0 <BSP_LCD_DisplayStringAt+0xec>
  }  
}
 8002470:	bf00      	nop
 8002472:	bf00      	nop
 8002474:	3720      	adds	r7, #32
 8002476:	46bd      	mov	sp, r7
 8002478:	bdb0      	pop	{r4, r5, r7, pc}
 800247a:	bf00      	nop
 800247c:	20000448 	.word	0x20000448
 8002480:	2000044c 	.word	0x2000044c

08002484 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002484:	b5b0      	push	{r4, r5, r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	4603      	mov	r3, r0
 800248c:	603a      	str	r2, [r7, #0]
 800248e:	80fb      	strh	r3, [r7, #6]
 8002490:	460b      	mov	r3, r1
 8002492:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8002494:	4b1d      	ldr	r3, [pc, #116]	; (800250c <BSP_LCD_DrawPixel+0x88>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a1d      	ldr	r2, [pc, #116]	; (8002510 <BSP_LCD_DrawPixel+0x8c>)
 800249a:	2134      	movs	r1, #52	; 0x34
 800249c:	fb01 f303 	mul.w	r3, r1, r3
 80024a0:	4413      	add	r3, r2
 80024a2:	3348      	adds	r3, #72	; 0x48
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	d116      	bne.n	80024d8 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 80024aa:	4b18      	ldr	r3, [pc, #96]	; (800250c <BSP_LCD_DrawPixel+0x88>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a18      	ldr	r2, [pc, #96]	; (8002510 <BSP_LCD_DrawPixel+0x8c>)
 80024b0:	2134      	movs	r1, #52	; 0x34
 80024b2:	fb01 f303 	mul.w	r3, r1, r3
 80024b6:	4413      	add	r3, r2
 80024b8:	335c      	adds	r3, #92	; 0x5c
 80024ba:	681c      	ldr	r4, [r3, #0]
 80024bc:	88bd      	ldrh	r5, [r7, #4]
 80024be:	f7ff fdc9 	bl	8002054 <BSP_LCD_GetXSize>
 80024c2:	4603      	mov	r3, r0
 80024c4:	fb03 f205 	mul.w	r2, r3, r5
 80024c8:	88fb      	ldrh	r3, [r7, #6]
 80024ca:	4413      	add	r3, r2
 80024cc:	005b      	lsls	r3, r3, #1
 80024ce:	4423      	add	r3, r4
 80024d0:	683a      	ldr	r2, [r7, #0]
 80024d2:	b292      	uxth	r2, r2
 80024d4:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 80024d6:	e015      	b.n	8002504 <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80024d8:	4b0c      	ldr	r3, [pc, #48]	; (800250c <BSP_LCD_DrawPixel+0x88>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a0c      	ldr	r2, [pc, #48]	; (8002510 <BSP_LCD_DrawPixel+0x8c>)
 80024de:	2134      	movs	r1, #52	; 0x34
 80024e0:	fb01 f303 	mul.w	r3, r1, r3
 80024e4:	4413      	add	r3, r2
 80024e6:	335c      	adds	r3, #92	; 0x5c
 80024e8:	681c      	ldr	r4, [r3, #0]
 80024ea:	88bd      	ldrh	r5, [r7, #4]
 80024ec:	f7ff fdb2 	bl	8002054 <BSP_LCD_GetXSize>
 80024f0:	4603      	mov	r3, r0
 80024f2:	fb03 f205 	mul.w	r2, r3, r5
 80024f6:	88fb      	ldrh	r3, [r7, #6]
 80024f8:	4413      	add	r3, r2
 80024fa:	009b      	lsls	r3, r3, #2
 80024fc:	4423      	add	r3, r4
 80024fe:	461a      	mov	r2, r3
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	6013      	str	r3, [r2, #0]
}
 8002504:	bf00      	nop
 8002506:	3708      	adds	r7, #8
 8002508:	46bd      	mov	sp, r7
 800250a:	bdb0      	pop	{r4, r5, r7, pc}
 800250c:	20000448 	.word	0x20000448
 8002510:	20000360 	.word	0x20000360

08002514 <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 8002518:	4b0a      	ldr	r3, [pc, #40]	; (8002544 <BSP_LCD_DisplayOn+0x30>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	699a      	ldr	r2, [r3, #24]
 800251e:	4b09      	ldr	r3, [pc, #36]	; (8002544 <BSP_LCD_DisplayOn+0x30>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f042 0201 	orr.w	r2, r2, #1
 8002526:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 8002528:	2201      	movs	r2, #1
 800252a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800252e:	4806      	ldr	r0, [pc, #24]	; (8002548 <BSP_LCD_DisplayOn+0x34>)
 8002530:	f002 f87e 	bl	8004630 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 8002534:	2201      	movs	r2, #1
 8002536:	2108      	movs	r1, #8
 8002538:	4804      	ldr	r0, [pc, #16]	; (800254c <BSP_LCD_DisplayOn+0x38>)
 800253a:	f002 f879 	bl	8004630 <HAL_GPIO_WritePin>
}
 800253e:	bf00      	nop
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	20000360 	.word	0x20000360
 8002548:	40022000 	.word	0x40022000
 800254c:	40022800 	.word	0x40022800

08002550 <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b090      	sub	sp, #64	; 0x40
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800255a:	4b64      	ldr	r3, [pc, #400]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 800255c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800255e:	4a63      	ldr	r2, [pc, #396]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 8002560:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002564:	6453      	str	r3, [r2, #68]	; 0x44
 8002566:	4b61      	ldr	r3, [pc, #388]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 8002568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800256a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800256e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002570:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8002572:	4b5e      	ldr	r3, [pc, #376]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 8002574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002576:	4a5d      	ldr	r2, [pc, #372]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 8002578:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800257c:	6313      	str	r3, [r2, #48]	; 0x30
 800257e:	4b5b      	ldr	r3, [pc, #364]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 8002580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002582:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002586:	627b      	str	r3, [r7, #36]	; 0x24
 8002588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800258a:	4b58      	ldr	r3, [pc, #352]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 800258c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258e:	4a57      	ldr	r2, [pc, #348]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 8002590:	f043 0310 	orr.w	r3, r3, #16
 8002594:	6313      	str	r3, [r2, #48]	; 0x30
 8002596:	4b55      	ldr	r3, [pc, #340]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 8002598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259a:	f003 0310 	and.w	r3, r3, #16
 800259e:	623b      	str	r3, [r7, #32]
 80025a0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80025a2:	4b52      	ldr	r3, [pc, #328]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 80025a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a6:	4a51      	ldr	r2, [pc, #324]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 80025a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025ac:	6313      	str	r3, [r2, #48]	; 0x30
 80025ae:	4b4f      	ldr	r3, [pc, #316]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 80025b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025b6:	61fb      	str	r3, [r7, #28]
 80025b8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80025ba:	4b4c      	ldr	r3, [pc, #304]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 80025bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025be:	4a4b      	ldr	r2, [pc, #300]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 80025c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025c4:	6313      	str	r3, [r2, #48]	; 0x30
 80025c6:	4b49      	ldr	r3, [pc, #292]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 80025c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025ce:	61bb      	str	r3, [r7, #24]
 80025d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80025d2:	4b46      	ldr	r3, [pc, #280]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 80025d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d6:	4a45      	ldr	r2, [pc, #276]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 80025d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025dc:	6313      	str	r3, [r2, #48]	; 0x30
 80025de:	4b43      	ldr	r3, [pc, #268]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 80025e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025e6:	617b      	str	r3, [r7, #20]
 80025e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80025ea:	4b40      	ldr	r3, [pc, #256]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 80025ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ee:	4a3f      	ldr	r2, [pc, #252]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 80025f0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025f4:	6313      	str	r3, [r2, #48]	; 0x30
 80025f6:	4b3d      	ldr	r3, [pc, #244]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 80025f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025fe:	613b      	str	r3, [r7, #16]
 8002600:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 8002602:	4b3a      	ldr	r3, [pc, #232]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 8002604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002606:	4a39      	ldr	r2, [pc, #228]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 8002608:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800260c:	6313      	str	r3, [r2, #48]	; 0x30
 800260e:	4b37      	ldr	r3, [pc, #220]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 8002610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002612:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002616:	60fb      	str	r3, [r7, #12]
 8002618:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 800261a:	4b34      	ldr	r3, [pc, #208]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 800261c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261e:	4a33      	ldr	r2, [pc, #204]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 8002620:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002624:	6313      	str	r3, [r2, #48]	; 0x30
 8002626:	4b31      	ldr	r3, [pc, #196]	; (80026ec <BSP_LCD_MspInit+0x19c>)
 8002628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800262e:	60bb      	str	r3, [r7, #8]
 8002630:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 8002632:	2310      	movs	r3, #16
 8002634:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002636:	2302      	movs	r3, #2
 8002638:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 800263a:	2300      	movs	r3, #0
 800263c:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 800263e:	2302      	movs	r3, #2
 8002640:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 8002642:	230e      	movs	r3, #14
 8002644:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8002646:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800264a:	4619      	mov	r1, r3
 800264c:	4828      	ldr	r0, [pc, #160]	; (80026f0 <BSP_LCD_MspInit+0x1a0>)
 800264e:	f001 fe2b 	bl	80042a8 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 8002652:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002656:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002658:	2302      	movs	r3, #2
 800265a:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 800265c:	2309      	movs	r3, #9
 800265e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8002660:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002664:	4619      	mov	r1, r3
 8002666:	4823      	ldr	r0, [pc, #140]	; (80026f4 <BSP_LCD_MspInit+0x1a4>)
 8002668:	f001 fe1e 	bl	80042a8 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 800266c:	f44f 4366 	mov.w	r3, #58880	; 0xe600
 8002670:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002672:	2302      	movs	r3, #2
 8002674:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8002676:	230e      	movs	r3, #14
 8002678:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 800267a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800267e:	4619      	mov	r1, r3
 8002680:	481d      	ldr	r0, [pc, #116]	; (80026f8 <BSP_LCD_MspInit+0x1a8>)
 8002682:	f001 fe11 	bl	80042a8 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 8002686:	f64e 73ff 	movw	r3, #61439	; 0xefff
 800268a:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800268c:	2302      	movs	r3, #2
 800268e:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8002690:	230e      	movs	r3, #14
 8002692:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 8002694:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002698:	4619      	mov	r1, r3
 800269a:	4818      	ldr	r0, [pc, #96]	; (80026fc <BSP_LCD_MspInit+0x1ac>)
 800269c:	f001 fe04 	bl	80042a8 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 80026a0:	23f7      	movs	r3, #247	; 0xf7
 80026a2:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80026a4:	2302      	movs	r3, #2
 80026a6:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80026a8:	230e      	movs	r3, #14
 80026aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 80026ac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026b0:	4619      	mov	r1, r3
 80026b2:	4813      	ldr	r0, [pc, #76]	; (8002700 <BSP_LCD_MspInit+0x1b0>)
 80026b4:	f001 fdf8 	bl	80042a8 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 80026b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 80026be:	2301      	movs	r3, #1
 80026c0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 80026c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026c6:	4619      	mov	r1, r3
 80026c8:	480b      	ldr	r0, [pc, #44]	; (80026f8 <BSP_LCD_MspInit+0x1a8>)
 80026ca:	f001 fded 	bl	80042a8 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 80026ce:	2308      	movs	r3, #8
 80026d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 80026d2:	2301      	movs	r3, #1
 80026d4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 80026d6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026da:	4619      	mov	r1, r3
 80026dc:	4808      	ldr	r0, [pc, #32]	; (8002700 <BSP_LCD_MspInit+0x1b0>)
 80026de:	f001 fde3 	bl	80042a8 <HAL_GPIO_Init>
}
 80026e2:	bf00      	nop
 80026e4:	3740      	adds	r7, #64	; 0x40
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	40023800 	.word	0x40023800
 80026f0:	40021000 	.word	0x40021000
 80026f4:	40021800 	.word	0x40021800
 80026f8:	40022000 	.word	0x40022000
 80026fc:	40022400 	.word	0x40022400
 8002700:	40022800 	.word	0x40022800

08002704 <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
 800270c:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800270e:	4b0a      	ldr	r3, [pc, #40]	; (8002738 <BSP_LCD_ClockConfig+0x34>)
 8002710:	2208      	movs	r2, #8
 8002712:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8002714:	4b08      	ldr	r3, [pc, #32]	; (8002738 <BSP_LCD_ClockConfig+0x34>)
 8002716:	22c0      	movs	r2, #192	; 0xc0
 8002718:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 800271a:	4b07      	ldr	r3, [pc, #28]	; (8002738 <BSP_LCD_ClockConfig+0x34>)
 800271c:	2205      	movs	r2, #5
 800271e:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8002720:	4b05      	ldr	r3, [pc, #20]	; (8002738 <BSP_LCD_ClockConfig+0x34>)
 8002722:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002726:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8002728:	4803      	ldr	r0, [pc, #12]	; (8002738 <BSP_LCD_ClockConfig+0x34>)
 800272a:	f003 fcd5 	bl	80060d8 <HAL_RCCEx_PeriphCLKConfig>
}
 800272e:	bf00      	nop
 8002730:	3708      	adds	r7, #8
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	20000464 	.word	0x20000464

0800273c <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b088      	sub	sp, #32
 8002740:	af00      	add	r7, sp, #0
 8002742:	4603      	mov	r3, r0
 8002744:	603a      	str	r2, [r7, #0]
 8002746:	80fb      	strh	r3, [r7, #6]
 8002748:	460b      	mov	r3, r1
 800274a:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 800274c:	2300      	movs	r3, #0
 800274e:	61fb      	str	r3, [r7, #28]
 8002750:	2300      	movs	r3, #0
 8002752:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 8002754:	4b53      	ldr	r3, [pc, #332]	; (80028a4 <DrawChar+0x168>)
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	4953      	ldr	r1, [pc, #332]	; (80028a8 <DrawChar+0x16c>)
 800275a:	4613      	mov	r3, r2
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	4413      	add	r3, r2
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	440b      	add	r3, r1
 8002764:	3308      	adds	r3, #8
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	88db      	ldrh	r3, [r3, #6]
 800276a:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 800276c:	4b4d      	ldr	r3, [pc, #308]	; (80028a4 <DrawChar+0x168>)
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	494d      	ldr	r1, [pc, #308]	; (80028a8 <DrawChar+0x16c>)
 8002772:	4613      	mov	r3, r2
 8002774:	005b      	lsls	r3, r3, #1
 8002776:	4413      	add	r3, r2
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	440b      	add	r3, r1
 800277c:	3308      	adds	r3, #8
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	889b      	ldrh	r3, [r3, #4]
 8002782:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 8002784:	8a3b      	ldrh	r3, [r7, #16]
 8002786:	3307      	adds	r3, #7
 8002788:	2b00      	cmp	r3, #0
 800278a:	da00      	bge.n	800278e <DrawChar+0x52>
 800278c:	3307      	adds	r3, #7
 800278e:	10db      	asrs	r3, r3, #3
 8002790:	b2db      	uxtb	r3, r3
 8002792:	00db      	lsls	r3, r3, #3
 8002794:	b2da      	uxtb	r2, r3
 8002796:	8a3b      	ldrh	r3, [r7, #16]
 8002798:	b2db      	uxtb	r3, r3
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 800279e:	2300      	movs	r3, #0
 80027a0:	61fb      	str	r3, [r7, #28]
 80027a2:	e076      	b.n	8002892 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 80027a4:	8a3b      	ldrh	r3, [r7, #16]
 80027a6:	3307      	adds	r3, #7
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	da00      	bge.n	80027ae <DrawChar+0x72>
 80027ac:	3307      	adds	r3, #7
 80027ae:	10db      	asrs	r3, r3, #3
 80027b0:	461a      	mov	r2, r3
 80027b2:	69fb      	ldr	r3, [r7, #28]
 80027b4:	fb02 f303 	mul.w	r3, r2, r3
 80027b8:	683a      	ldr	r2, [r7, #0]
 80027ba:	4413      	add	r3, r2
 80027bc:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 80027be:	8a3b      	ldrh	r3, [r7, #16]
 80027c0:	3307      	adds	r3, #7
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	da00      	bge.n	80027c8 <DrawChar+0x8c>
 80027c6:	3307      	adds	r3, #7
 80027c8:	10db      	asrs	r3, r3, #3
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d002      	beq.n	80027d4 <DrawChar+0x98>
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d004      	beq.n	80027dc <DrawChar+0xa0>
 80027d2:	e00c      	b.n	80027ee <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	617b      	str	r3, [r7, #20]
      break;
 80027da:	e016      	b.n	800280a <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	021b      	lsls	r3, r3, #8
 80027e2:	68ba      	ldr	r2, [r7, #8]
 80027e4:	3201      	adds	r2, #1
 80027e6:	7812      	ldrb	r2, [r2, #0]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	617b      	str	r3, [r7, #20]
      break;
 80027ec:	e00d      	b.n	800280a <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	041a      	lsls	r2, r3, #16
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	3301      	adds	r3, #1
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	021b      	lsls	r3, r3, #8
 80027fc:	4313      	orrs	r3, r2
 80027fe:	68ba      	ldr	r2, [r7, #8]
 8002800:	3202      	adds	r2, #2
 8002802:	7812      	ldrb	r2, [r2, #0]
 8002804:	4313      	orrs	r3, r2
 8002806:	617b      	str	r3, [r7, #20]
      break;
 8002808:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 800280a:	2300      	movs	r3, #0
 800280c:	61bb      	str	r3, [r7, #24]
 800280e:	e036      	b.n	800287e <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8002810:	8a3a      	ldrh	r2, [r7, #16]
 8002812:	69bb      	ldr	r3, [r7, #24]
 8002814:	1ad2      	subs	r2, r2, r3
 8002816:	7bfb      	ldrb	r3, [r7, #15]
 8002818:	4413      	add	r3, r2
 800281a:	3b01      	subs	r3, #1
 800281c:	2201      	movs	r2, #1
 800281e:	fa02 f303 	lsl.w	r3, r2, r3
 8002822:	461a      	mov	r2, r3
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	4013      	ands	r3, r2
 8002828:	2b00      	cmp	r3, #0
 800282a:	d012      	beq.n	8002852 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	b29a      	uxth	r2, r3
 8002830:	88fb      	ldrh	r3, [r7, #6]
 8002832:	4413      	add	r3, r2
 8002834:	b298      	uxth	r0, r3
 8002836:	4b1b      	ldr	r3, [pc, #108]	; (80028a4 <DrawChar+0x168>)
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	491b      	ldr	r1, [pc, #108]	; (80028a8 <DrawChar+0x16c>)
 800283c:	4613      	mov	r3, r2
 800283e:	005b      	lsls	r3, r3, #1
 8002840:	4413      	add	r3, r2
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	440b      	add	r3, r1
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	88bb      	ldrh	r3, [r7, #4]
 800284a:	4619      	mov	r1, r3
 800284c:	f7ff fe1a 	bl	8002484 <BSP_LCD_DrawPixel>
 8002850:	e012      	b.n	8002878 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8002852:	69bb      	ldr	r3, [r7, #24]
 8002854:	b29a      	uxth	r2, r3
 8002856:	88fb      	ldrh	r3, [r7, #6]
 8002858:	4413      	add	r3, r2
 800285a:	b298      	uxth	r0, r3
 800285c:	4b11      	ldr	r3, [pc, #68]	; (80028a4 <DrawChar+0x168>)
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	4911      	ldr	r1, [pc, #68]	; (80028a8 <DrawChar+0x16c>)
 8002862:	4613      	mov	r3, r2
 8002864:	005b      	lsls	r3, r3, #1
 8002866:	4413      	add	r3, r2
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	440b      	add	r3, r1
 800286c:	3304      	adds	r3, #4
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	88bb      	ldrh	r3, [r7, #4]
 8002872:	4619      	mov	r1, r3
 8002874:	f7ff fe06 	bl	8002484 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8002878:	69bb      	ldr	r3, [r7, #24]
 800287a:	3301      	adds	r3, #1
 800287c:	61bb      	str	r3, [r7, #24]
 800287e:	8a3b      	ldrh	r3, [r7, #16]
 8002880:	69ba      	ldr	r2, [r7, #24]
 8002882:	429a      	cmp	r2, r3
 8002884:	d3c4      	bcc.n	8002810 <DrawChar+0xd4>
      } 
    }
    Ypos++;
 8002886:	88bb      	ldrh	r3, [r7, #4]
 8002888:	3301      	adds	r3, #1
 800288a:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 800288c:	69fb      	ldr	r3, [r7, #28]
 800288e:	3301      	adds	r3, #1
 8002890:	61fb      	str	r3, [r7, #28]
 8002892:	8a7b      	ldrh	r3, [r7, #18]
 8002894:	69fa      	ldr	r2, [r7, #28]
 8002896:	429a      	cmp	r2, r3
 8002898:	d384      	bcc.n	80027a4 <DrawChar+0x68>
  }
}
 800289a:	bf00      	nop
 800289c:	bf00      	nop
 800289e:	3720      	adds	r7, #32
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	20000448 	.word	0x20000448
 80028a8:	2000044c 	.word	0x2000044c

080028ac <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b086      	sub	sp, #24
 80028b0:	af02      	add	r7, sp, #8
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	607a      	str	r2, [r7, #4]
 80028b8:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 80028ba:	4b1e      	ldr	r3, [pc, #120]	; (8002934 <LL_FillBuffer+0x88>)
 80028bc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80028c0:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80028c2:	4b1d      	ldr	r3, [pc, #116]	; (8002938 <LL_FillBuffer+0x8c>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a1d      	ldr	r2, [pc, #116]	; (800293c <LL_FillBuffer+0x90>)
 80028c8:	2134      	movs	r1, #52	; 0x34
 80028ca:	fb01 f303 	mul.w	r3, r1, r3
 80028ce:	4413      	add	r3, r2
 80028d0:	3348      	adds	r3, #72	; 0x48
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2b02      	cmp	r3, #2
 80028d6:	d103      	bne.n	80028e0 <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 80028d8:	4b16      	ldr	r3, [pc, #88]	; (8002934 <LL_FillBuffer+0x88>)
 80028da:	2202      	movs	r2, #2
 80028dc:	609a      	str	r2, [r3, #8]
 80028de:	e002      	b.n	80028e6 <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80028e0:	4b14      	ldr	r3, [pc, #80]	; (8002934 <LL_FillBuffer+0x88>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 80028e6:	4a13      	ldr	r2, [pc, #76]	; (8002934 <LL_FillBuffer+0x88>)
 80028e8:	69bb      	ldr	r3, [r7, #24]
 80028ea:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 80028ec:	4b11      	ldr	r3, [pc, #68]	; (8002934 <LL_FillBuffer+0x88>)
 80028ee:	4a14      	ldr	r2, [pc, #80]	; (8002940 <LL_FillBuffer+0x94>)
 80028f0:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 80028f2:	4810      	ldr	r0, [pc, #64]	; (8002934 <LL_FillBuffer+0x88>)
 80028f4:	f001 fa4c 	bl	8003d90 <HAL_DMA2D_Init>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d115      	bne.n	800292a <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 80028fe:	68f9      	ldr	r1, [r7, #12]
 8002900:	480c      	ldr	r0, [pc, #48]	; (8002934 <LL_FillBuffer+0x88>)
 8002902:	f001 fba3 	bl	800404c <HAL_DMA2D_ConfigLayer>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d10e      	bne.n	800292a <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800290c:	68ba      	ldr	r2, [r7, #8]
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	9300      	str	r3, [sp, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	69f9      	ldr	r1, [r7, #28]
 8002916:	4807      	ldr	r0, [pc, #28]	; (8002934 <LL_FillBuffer+0x88>)
 8002918:	f001 fa84 	bl	8003e24 <HAL_DMA2D_Start>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d103      	bne.n	800292a <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8002922:	210a      	movs	r1, #10
 8002924:	4803      	ldr	r0, [pc, #12]	; (8002934 <LL_FillBuffer+0x88>)
 8002926:	f001 faa8 	bl	8003e7a <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 800292a:	bf00      	nop
 800292c:	3710      	adds	r7, #16
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	20000408 	.word	0x20000408
 8002938:	20000448 	.word	0x20000448
 800293c:	20000360 	.word	0x20000360
 8002940:	4002b000 	.word	0x4002b000

08002944 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 8002944:	b580      	push	{r7, lr}
 8002946:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8002948:	4b29      	ldr	r3, [pc, #164]	; (80029f0 <BSP_SDRAM_Init+0xac>)
 800294a:	4a2a      	ldr	r2, [pc, #168]	; (80029f4 <BSP_SDRAM_Init+0xb0>)
 800294c:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 800294e:	4b2a      	ldr	r3, [pc, #168]	; (80029f8 <BSP_SDRAM_Init+0xb4>)
 8002950:	2202      	movs	r2, #2
 8002952:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8002954:	4b28      	ldr	r3, [pc, #160]	; (80029f8 <BSP_SDRAM_Init+0xb4>)
 8002956:	2207      	movs	r2, #7
 8002958:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 800295a:	4b27      	ldr	r3, [pc, #156]	; (80029f8 <BSP_SDRAM_Init+0xb4>)
 800295c:	2204      	movs	r2, #4
 800295e:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8002960:	4b25      	ldr	r3, [pc, #148]	; (80029f8 <BSP_SDRAM_Init+0xb4>)
 8002962:	2207      	movs	r2, #7
 8002964:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 8002966:	4b24      	ldr	r3, [pc, #144]	; (80029f8 <BSP_SDRAM_Init+0xb4>)
 8002968:	2202      	movs	r2, #2
 800296a:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 800296c:	4b22      	ldr	r3, [pc, #136]	; (80029f8 <BSP_SDRAM_Init+0xb4>)
 800296e:	2202      	movs	r2, #2
 8002970:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 8002972:	4b21      	ldr	r3, [pc, #132]	; (80029f8 <BSP_SDRAM_Init+0xb4>)
 8002974:	2202      	movs	r2, #2
 8002976:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8002978:	4b1d      	ldr	r3, [pc, #116]	; (80029f0 <BSP_SDRAM_Init+0xac>)
 800297a:	2200      	movs	r2, #0
 800297c:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800297e:	4b1c      	ldr	r3, [pc, #112]	; (80029f0 <BSP_SDRAM_Init+0xac>)
 8002980:	2200      	movs	r2, #0
 8002982:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8002984:	4b1a      	ldr	r3, [pc, #104]	; (80029f0 <BSP_SDRAM_Init+0xac>)
 8002986:	2204      	movs	r2, #4
 8002988:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800298a:	4b19      	ldr	r3, [pc, #100]	; (80029f0 <BSP_SDRAM_Init+0xac>)
 800298c:	2210      	movs	r2, #16
 800298e:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002990:	4b17      	ldr	r3, [pc, #92]	; (80029f0 <BSP_SDRAM_Init+0xac>)
 8002992:	2240      	movs	r2, #64	; 0x40
 8002994:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 8002996:	4b16      	ldr	r3, [pc, #88]	; (80029f0 <BSP_SDRAM_Init+0xac>)
 8002998:	f44f 7280 	mov.w	r2, #256	; 0x100
 800299c:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800299e:	4b14      	ldr	r3, [pc, #80]	; (80029f0 <BSP_SDRAM_Init+0xac>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 80029a4:	4b12      	ldr	r3, [pc, #72]	; (80029f0 <BSP_SDRAM_Init+0xac>)
 80029a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80029aa:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 80029ac:	4b10      	ldr	r3, [pc, #64]	; (80029f0 <BSP_SDRAM_Init+0xac>)
 80029ae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80029b2:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 80029b4:	4b0e      	ldr	r3, [pc, #56]	; (80029f0 <BSP_SDRAM_Init+0xac>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 80029ba:	2100      	movs	r1, #0
 80029bc:	480c      	ldr	r0, [pc, #48]	; (80029f0 <BSP_SDRAM_Init+0xac>)
 80029be:	f000 f87f 	bl	8002ac0 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 80029c2:	490d      	ldr	r1, [pc, #52]	; (80029f8 <BSP_SDRAM_Init+0xb4>)
 80029c4:	480a      	ldr	r0, [pc, #40]	; (80029f0 <BSP_SDRAM_Init+0xac>)
 80029c6:	f003 ff77 	bl	80068b8 <HAL_SDRAM_Init>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d003      	beq.n	80029d8 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 80029d0:	4b0a      	ldr	r3, [pc, #40]	; (80029fc <BSP_SDRAM_Init+0xb8>)
 80029d2:	2201      	movs	r2, #1
 80029d4:	701a      	strb	r2, [r3, #0]
 80029d6:	e002      	b.n	80029de <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 80029d8:	4b08      	ldr	r3, [pc, #32]	; (80029fc <BSP_SDRAM_Init+0xb8>)
 80029da:	2200      	movs	r2, #0
 80029dc:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80029de:	f240 6003 	movw	r0, #1539	; 0x603
 80029e2:	f000 f80d 	bl	8002a00 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80029e6:	4b05      	ldr	r3, [pc, #20]	; (80029fc <BSP_SDRAM_Init+0xb8>)
 80029e8:	781b      	ldrb	r3, [r3, #0]
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	200004e8 	.word	0x200004e8
 80029f4:	a0000140 	.word	0xa0000140
 80029f8:	2000051c 	.word	0x2000051c
 80029fc:	20000008 	.word	0x20000008

08002a00 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8002a0c:	4b2a      	ldr	r3, [pc, #168]	; (8002ab8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a0e:	2201      	movs	r2, #1
 8002a10:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002a12:	4b29      	ldr	r3, [pc, #164]	; (8002ab8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a14:	2210      	movs	r2, #16
 8002a16:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8002a18:	4b27      	ldr	r3, [pc, #156]	; (8002ab8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8002a1e:	4b26      	ldr	r3, [pc, #152]	; (8002ab8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8002a24:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a28:	4923      	ldr	r1, [pc, #140]	; (8002ab8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a2a:	4824      	ldr	r0, [pc, #144]	; (8002abc <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002a2c:	f003 ff78 	bl	8006920 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8002a30:	2001      	movs	r0, #1
 8002a32:	f000 feb9 	bl	80037a8 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8002a36:	4b20      	ldr	r3, [pc, #128]	; (8002ab8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a38:	2202      	movs	r2, #2
 8002a3a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002a3c:	4b1e      	ldr	r3, [pc, #120]	; (8002ab8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a3e:	2210      	movs	r2, #16
 8002a40:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8002a42:	4b1d      	ldr	r3, [pc, #116]	; (8002ab8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a44:	2201      	movs	r2, #1
 8002a46:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8002a48:	4b1b      	ldr	r3, [pc, #108]	; (8002ab8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8002a4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a52:	4919      	ldr	r1, [pc, #100]	; (8002ab8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a54:	4819      	ldr	r0, [pc, #100]	; (8002abc <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002a56:	f003 ff63 	bl	8006920 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8002a5a:	4b17      	ldr	r3, [pc, #92]	; (8002ab8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a5c:	2203      	movs	r2, #3
 8002a5e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002a60:	4b15      	ldr	r3, [pc, #84]	; (8002ab8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a62:	2210      	movs	r2, #16
 8002a64:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8002a66:	4b14      	ldr	r3, [pc, #80]	; (8002ab8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a68:	2208      	movs	r2, #8
 8002a6a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8002a6c:	4b12      	ldr	r3, [pc, #72]	; (8002ab8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8002a72:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a76:	4910      	ldr	r1, [pc, #64]	; (8002ab8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a78:	4810      	ldr	r0, [pc, #64]	; (8002abc <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002a7a:	f003 ff51 	bl	8006920 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8002a7e:	f44f 7308 	mov.w	r3, #544	; 0x220
 8002a82:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8002a84:	4b0c      	ldr	r3, [pc, #48]	; (8002ab8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a86:	2204      	movs	r2, #4
 8002a88:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002a8a:	4b0b      	ldr	r3, [pc, #44]	; (8002ab8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a8c:	2210      	movs	r2, #16
 8002a8e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8002a90:	4b09      	ldr	r3, [pc, #36]	; (8002ab8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a92:	2201      	movs	r2, #1
 8002a94:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	4a07      	ldr	r2, [pc, #28]	; (8002ab8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002a9a:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8002a9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002aa0:	4905      	ldr	r1, [pc, #20]	; (8002ab8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002aa2:	4806      	ldr	r0, [pc, #24]	; (8002abc <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002aa4:	f003 ff3c 	bl	8006920 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8002aa8:	6879      	ldr	r1, [r7, #4]
 8002aaa:	4804      	ldr	r0, [pc, #16]	; (8002abc <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002aac:	f003 ff6d 	bl	800698a <HAL_SDRAM_ProgramRefreshRate>
}
 8002ab0:	bf00      	nop
 8002ab2:	3710      	adds	r7, #16
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	20000538 	.word	0x20000538
 8002abc:	200004e8 	.word	0x200004e8

08002ac0 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b090      	sub	sp, #64	; 0x40
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002aca:	4b70      	ldr	r3, [pc, #448]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ace:	4a6f      	ldr	r2, [pc, #444]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002ad0:	f043 0301 	orr.w	r3, r3, #1
 8002ad4:	6393      	str	r3, [r2, #56]	; 0x38
 8002ad6:	4b6d      	ldr	r3, [pc, #436]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ada:	f003 0301 	and.w	r3, r3, #1
 8002ade:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8002ae2:	4b6a      	ldr	r3, [pc, #424]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae6:	4a69      	ldr	r2, [pc, #420]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002ae8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002aec:	6313      	str	r3, [r2, #48]	; 0x30
 8002aee:	4b67      	ldr	r3, [pc, #412]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002af6:	627b      	str	r3, [r7, #36]	; 0x24
 8002af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002afa:	4b64      	ldr	r3, [pc, #400]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002afe:	4a63      	ldr	r2, [pc, #396]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002b00:	f043 0304 	orr.w	r3, r3, #4
 8002b04:	6313      	str	r3, [r2, #48]	; 0x30
 8002b06:	4b61      	ldr	r3, [pc, #388]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0a:	f003 0304 	and.w	r3, r3, #4
 8002b0e:	623b      	str	r3, [r7, #32]
 8002b10:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b12:	4b5e      	ldr	r3, [pc, #376]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b16:	4a5d      	ldr	r2, [pc, #372]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002b18:	f043 0308 	orr.w	r3, r3, #8
 8002b1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b1e:	4b5b      	ldr	r3, [pc, #364]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b22:	f003 0308 	and.w	r3, r3, #8
 8002b26:	61fb      	str	r3, [r7, #28]
 8002b28:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b2a:	4b58      	ldr	r3, [pc, #352]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b2e:	4a57      	ldr	r2, [pc, #348]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002b30:	f043 0310 	orr.w	r3, r3, #16
 8002b34:	6313      	str	r3, [r2, #48]	; 0x30
 8002b36:	4b55      	ldr	r3, [pc, #340]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3a:	f003 0310 	and.w	r3, r3, #16
 8002b3e:	61bb      	str	r3, [r7, #24]
 8002b40:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002b42:	4b52      	ldr	r3, [pc, #328]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b46:	4a51      	ldr	r2, [pc, #324]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002b48:	f043 0320 	orr.w	r3, r3, #32
 8002b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b4e:	4b4f      	ldr	r3, [pc, #316]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b52:	f003 0320 	and.w	r3, r3, #32
 8002b56:	617b      	str	r3, [r7, #20]
 8002b58:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002b5a:	4b4c      	ldr	r3, [pc, #304]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5e:	4a4b      	ldr	r2, [pc, #300]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002b60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b64:	6313      	str	r3, [r2, #48]	; 0x30
 8002b66:	4b49      	ldr	r3, [pc, #292]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b6e:	613b      	str	r3, [r7, #16]
 8002b70:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b72:	4b46      	ldr	r3, [pc, #280]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b76:	4a45      	ldr	r2, [pc, #276]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002b78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b7e:	4b43      	ldr	r3, [pc, #268]	; (8002c8c <BSP_SDRAM_MspInit+0x1cc>)
 8002b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b86:	60fb      	str	r3, [r7, #12]
 8002b88:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002b8a:	2302      	movs	r3, #2
 8002b8c:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8002b92:	2302      	movs	r3, #2
 8002b94:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8002b96:	230c      	movs	r3, #12
 8002b98:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8002b9a:	2308      	movs	r3, #8
 8002b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8002b9e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	483a      	ldr	r0, [pc, #232]	; (8002c90 <BSP_SDRAM_MspInit+0x1d0>)
 8002ba6:	f001 fb7f 	bl	80042a8 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8002baa:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002bae:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8002bb0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	4837      	ldr	r0, [pc, #220]	; (8002c94 <BSP_SDRAM_MspInit+0x1d4>)
 8002bb8:	f001 fb76 	bl	80042a8 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8002bbc:	f64f 7383 	movw	r3, #65411	; 0xff83
 8002bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8002bc2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	4833      	ldr	r0, [pc, #204]	; (8002c98 <BSP_SDRAM_MspInit+0x1d8>)
 8002bca:	f001 fb6d 	bl	80042a8 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8002bce:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8002bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8002bd4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002bd8:	4619      	mov	r1, r3
 8002bda:	4830      	ldr	r0, [pc, #192]	; (8002c9c <BSP_SDRAM_MspInit+0x1dc>)
 8002bdc:	f001 fb64 	bl	80042a8 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8002be0:	f248 1333 	movw	r3, #33075	; 0x8133
 8002be4:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8002be6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002bea:	4619      	mov	r1, r3
 8002bec:	482c      	ldr	r0, [pc, #176]	; (8002ca0 <BSP_SDRAM_MspInit+0x1e0>)
 8002bee:	f001 fb5b 	bl	80042a8 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 8002bf2:	2328      	movs	r3, #40	; 0x28
 8002bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8002bf6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	4829      	ldr	r0, [pc, #164]	; (8002ca4 <BSP_SDRAM_MspInit+0x1e4>)
 8002bfe:	f001 fb53 	bl	80042a8 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8002c02:	4b29      	ldr	r3, [pc, #164]	; (8002ca8 <BSP_SDRAM_MspInit+0x1e8>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8002c08:	4b27      	ldr	r3, [pc, #156]	; (8002ca8 <BSP_SDRAM_MspInit+0x1e8>)
 8002c0a:	2280      	movs	r2, #128	; 0x80
 8002c0c:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8002c0e:	4b26      	ldr	r3, [pc, #152]	; (8002ca8 <BSP_SDRAM_MspInit+0x1e8>)
 8002c10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c14:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8002c16:	4b24      	ldr	r3, [pc, #144]	; (8002ca8 <BSP_SDRAM_MspInit+0x1e8>)
 8002c18:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c1c:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002c1e:	4b22      	ldr	r3, [pc, #136]	; (8002ca8 <BSP_SDRAM_MspInit+0x1e8>)
 8002c20:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002c24:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002c26:	4b20      	ldr	r3, [pc, #128]	; (8002ca8 <BSP_SDRAM_MspInit+0x1e8>)
 8002c28:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c2c:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 8002c2e:	4b1e      	ldr	r3, [pc, #120]	; (8002ca8 <BSP_SDRAM_MspInit+0x1e8>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8002c34:	4b1c      	ldr	r3, [pc, #112]	; (8002ca8 <BSP_SDRAM_MspInit+0x1e8>)
 8002c36:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002c3a:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8002c3c:	4b1a      	ldr	r3, [pc, #104]	; (8002ca8 <BSP_SDRAM_MspInit+0x1e8>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8002c42:	4b19      	ldr	r3, [pc, #100]	; (8002ca8 <BSP_SDRAM_MspInit+0x1e8>)
 8002c44:	2203      	movs	r2, #3
 8002c46:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002c48:	4b17      	ldr	r3, [pc, #92]	; (8002ca8 <BSP_SDRAM_MspInit+0x1e8>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8002c4e:	4b16      	ldr	r3, [pc, #88]	; (8002ca8 <BSP_SDRAM_MspInit+0x1e8>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8002c54:	4b14      	ldr	r3, [pc, #80]	; (8002ca8 <BSP_SDRAM_MspInit+0x1e8>)
 8002c56:	4a15      	ldr	r2, [pc, #84]	; (8002cac <BSP_SDRAM_MspInit+0x1ec>)
 8002c58:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a12      	ldr	r2, [pc, #72]	; (8002ca8 <BSP_SDRAM_MspInit+0x1e8>)
 8002c5e:	631a      	str	r2, [r3, #48]	; 0x30
 8002c60:	4a11      	ldr	r2, [pc, #68]	; (8002ca8 <BSP_SDRAM_MspInit+0x1e8>)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8002c66:	4810      	ldr	r0, [pc, #64]	; (8002ca8 <BSP_SDRAM_MspInit+0x1e8>)
 8002c68:	f000 ff82 	bl	8003b70 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8002c6c:	480e      	ldr	r0, [pc, #56]	; (8002ca8 <BSP_SDRAM_MspInit+0x1e8>)
 8002c6e:	f000 fed1 	bl	8003a14 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8002c72:	2200      	movs	r2, #0
 8002c74:	210f      	movs	r1, #15
 8002c76:	2038      	movs	r0, #56	; 0x38
 8002c78:	f000 fe95 	bl	80039a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8002c7c:	2038      	movs	r0, #56	; 0x38
 8002c7e:	f000 feae 	bl	80039de <HAL_NVIC_EnableIRQ>
}
 8002c82:	bf00      	nop
 8002c84:	3740      	adds	r7, #64	; 0x40
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	40023800 	.word	0x40023800
 8002c90:	40020800 	.word	0x40020800
 8002c94:	40020c00 	.word	0x40020c00
 8002c98:	40021000 	.word	0x40021000
 8002c9c:	40021400 	.word	0x40021400
 8002ca0:	40021800 	.word	0x40021800
 8002ca4:	40021c00 	.word	0x40021c00
 8002ca8:	20000548 	.word	0x20000548
 8002cac:	40026410 	.word	0x40026410

08002cb0 <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	460a      	mov	r2, r1
 8002cba:	80fb      	strh	r3, [r7, #6]
 8002cbc:	4613      	mov	r3, r2
 8002cbe:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 8002cc4:	4a14      	ldr	r2, [pc, #80]	; (8002d18 <BSP_TS_Init+0x68>)
 8002cc6:	88fb      	ldrh	r3, [r7, #6]
 8002cc8:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 8002cca:	4a14      	ldr	r2, [pc, #80]	; (8002d1c <BSP_TS_Init+0x6c>)
 8002ccc:	88bb      	ldrh	r3, [r7, #4]
 8002cce:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 8002cd0:	4b13      	ldr	r3, [pc, #76]	; (8002d20 <BSP_TS_Init+0x70>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2070      	movs	r0, #112	; 0x70
 8002cd6:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 8002cd8:	4b11      	ldr	r3, [pc, #68]	; (8002d20 <BSP_TS_Init+0x70>)
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	2070      	movs	r0, #112	; 0x70
 8002cde:	4798      	blx	r3
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b51      	cmp	r3, #81	; 0x51
 8002ce4:	d111      	bne.n	8002d0a <BSP_TS_Init+0x5a>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 8002ce6:	4b0f      	ldr	r3, [pc, #60]	; (8002d24 <BSP_TS_Init+0x74>)
 8002ce8:	4a0d      	ldr	r2, [pc, #52]	; (8002d20 <BSP_TS_Init+0x70>)
 8002cea:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 8002cec:	4b0e      	ldr	r3, [pc, #56]	; (8002d28 <BSP_TS_Init+0x78>)
 8002cee:	2270      	movs	r2, #112	; 0x70
 8002cf0:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 8002cf2:	4b0e      	ldr	r3, [pc, #56]	; (8002d2c <BSP_TS_Init+0x7c>)
 8002cf4:	2208      	movs	r2, #8
 8002cf6:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 8002cf8:	4b0a      	ldr	r3, [pc, #40]	; (8002d24 <BSP_TS_Init+0x74>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	68db      	ldr	r3, [r3, #12]
 8002cfe:	4a0a      	ldr	r2, [pc, #40]	; (8002d28 <BSP_TS_Init+0x78>)
 8002d00:	7812      	ldrb	r2, [r2, #0]
 8002d02:	b292      	uxth	r2, r2
 8002d04:	4610      	mov	r0, r2
 8002d06:	4798      	blx	r3
 8002d08:	e001      	b.n	8002d0e <BSP_TS_Init+0x5e>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 8002d0a:	2303      	movs	r3, #3
 8002d0c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8002d0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3710      	adds	r7, #16
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	200005ac 	.word	0x200005ac
 8002d1c:	200005ae 	.word	0x200005ae
 8002d20:	2000000c 	.word	0x2000000c
 8002d24:	200005a8 	.word	0x200005a8
 8002d28:	200005b1 	.word	0x200005b1
 8002d2c:	200005b0 	.word	0x200005b0

08002d30 <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 8002d30:	b590      	push	{r4, r7, lr}
 8002d32:	b097      	sub	sp, #92	; 0x5c
 8002d34:	af02      	add	r7, sp, #8
 8002d36:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint16_t brute_y[TS_MAX_NB_TOUCH];
  uint16_t x_diff;
  uint16_t y_diff;
  uint32_t index;
#if (TS_MULTI_TOUCH_SUPPORTED == 1)
  uint32_t weight = 0;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	613b      	str	r3, [r7, #16]
  uint32_t area = 0;
 8002d42:	2300      	movs	r3, #0
 8002d44:	60fb      	str	r3, [r7, #12]
  uint32_t event = 0;
 8002d46:	2300      	movs	r3, #0
 8002d48:	60bb      	str	r3, [r7, #8]
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2cAddress);
 8002d4a:	4bb4      	ldr	r3, [pc, #720]	; (800301c <BSP_TS_GetState+0x2ec>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	691b      	ldr	r3, [r3, #16]
 8002d50:	4ab3      	ldr	r2, [pc, #716]	; (8003020 <BSP_TS_GetState+0x2f0>)
 8002d52:	7812      	ldrb	r2, [r2, #0]
 8002d54:	b292      	uxth	r2, r2
 8002d56:	4610      	mov	r0, r2
 8002d58:	4798      	blx	r3
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	701a      	strb	r2, [r3, #0]
  
  if(TS_State->touchDetected)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	f000 8196 	beq.w	8003098 <BSP_TS_GetState+0x368>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002d70:	e185      	b.n	800307e <BSP_TS_GetState+0x34e>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2cAddress, &(brute_x[index]), &(brute_y[index]));
 8002d72:	4baa      	ldr	r3, [pc, #680]	; (800301c <BSP_TS_GetState+0x2ec>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	695b      	ldr	r3, [r3, #20]
 8002d78:	4aa9      	ldr	r2, [pc, #676]	; (8003020 <BSP_TS_GetState+0x2f0>)
 8002d7a:	7812      	ldrb	r2, [r2, #0]
 8002d7c:	b290      	uxth	r0, r2
 8002d7e:	f107 0120 	add.w	r1, r7, #32
 8002d82:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002d84:	0052      	lsls	r2, r2, #1
 8002d86:	188c      	adds	r4, r1, r2
 8002d88:	f107 0114 	add.w	r1, r7, #20
 8002d8c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002d8e:	0052      	lsls	r2, r2, #1
 8002d90:	440a      	add	r2, r1
 8002d92:	4621      	mov	r1, r4
 8002d94:	4798      	blx	r3

      if(tsOrientation == TS_SWAP_NONE)
 8002d96:	4ba3      	ldr	r3, [pc, #652]	; (8003024 <BSP_TS_GetState+0x2f4>)
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d117      	bne.n	8002dce <BSP_TS_GetState+0x9e>
      {
        x[index] = brute_x[index];
 8002d9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002da0:	005b      	lsls	r3, r3, #1
 8002da2:	3350      	adds	r3, #80	; 0x50
 8002da4:	443b      	add	r3, r7
 8002da6:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8002daa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002dac:	005b      	lsls	r3, r3, #1
 8002dae:	3350      	adds	r3, #80	; 0x50
 8002db0:	443b      	add	r3, r7
 8002db2:	f823 2c18 	strh.w	r2, [r3, #-24]
        y[index] = brute_y[index];
 8002db6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002db8:	005b      	lsls	r3, r3, #1
 8002dba:	3350      	adds	r3, #80	; 0x50
 8002dbc:	443b      	add	r3, r7
 8002dbe:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8002dc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002dc4:	005b      	lsls	r3, r3, #1
 8002dc6:	3350      	adds	r3, #80	; 0x50
 8002dc8:	443b      	add	r3, r7
 8002dca:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_X)
 8002dce:	4b95      	ldr	r3, [pc, #596]	; (8003024 <BSP_TS_GetState+0x2f4>)
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	f003 0302 	and.w	r3, r3, #2
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d00e      	beq.n	8002df8 <BSP_TS_GetState+0xc8>
      {
        x[index] = 4096 - brute_x[index];
 8002dda:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ddc:	005b      	lsls	r3, r3, #1
 8002dde:	3350      	adds	r3, #80	; 0x50
 8002de0:	443b      	add	r3, r7
 8002de2:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 8002de6:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8002dea:	b29a      	uxth	r2, r3
 8002dec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002dee:	005b      	lsls	r3, r3, #1
 8002df0:	3350      	adds	r3, #80	; 0x50
 8002df2:	443b      	add	r3, r7
 8002df4:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      if(tsOrientation & TS_SWAP_Y)
 8002df8:	4b8a      	ldr	r3, [pc, #552]	; (8003024 <BSP_TS_GetState+0x2f4>)
 8002dfa:	781b      	ldrb	r3, [r3, #0]
 8002dfc:	f003 0304 	and.w	r3, r3, #4
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d00e      	beq.n	8002e22 <BSP_TS_GetState+0xf2>
      {
        y[index] = 4096 - brute_y[index];
 8002e04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e06:	005b      	lsls	r3, r3, #1
 8002e08:	3350      	adds	r3, #80	; 0x50
 8002e0a:	443b      	add	r3, r7
 8002e0c:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 8002e10:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8002e14:	b29a      	uxth	r2, r3
 8002e16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	3350      	adds	r3, #80	; 0x50
 8002e1c:	443b      	add	r3, r7
 8002e1e:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_XY)
 8002e22:	4b80      	ldr	r3, [pc, #512]	; (8003024 <BSP_TS_GetState+0x2f4>)
 8002e24:	781b      	ldrb	r3, [r3, #0]
 8002e26:	f003 0308 	and.w	r3, r3, #8
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d017      	beq.n	8002e5e <BSP_TS_GetState+0x12e>
      {
        y[index] = brute_x[index];
 8002e2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e30:	005b      	lsls	r3, r3, #1
 8002e32:	3350      	adds	r3, #80	; 0x50
 8002e34:	443b      	add	r3, r7
 8002e36:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8002e3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e3c:	005b      	lsls	r3, r3, #1
 8002e3e:	3350      	adds	r3, #80	; 0x50
 8002e40:	443b      	add	r3, r7
 8002e42:	f823 2c24 	strh.w	r2, [r3, #-36]
        x[index] = brute_y[index];
 8002e46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	3350      	adds	r3, #80	; 0x50
 8002e4c:	443b      	add	r3, r7
 8002e4e:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8002e52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	3350      	adds	r3, #80	; 0x50
 8002e58:	443b      	add	r3, r7
 8002e5a:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      x_diff = x[index] > _x[index]? (x[index] - _x[index]): (_x[index] - x[index]);
 8002e5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e60:	005b      	lsls	r3, r3, #1
 8002e62:	3350      	adds	r3, #80	; 0x50
 8002e64:	443b      	add	r3, r7
 8002e66:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	4a6e      	ldr	r2, [pc, #440]	; (8003028 <BSP_TS_GetState+0x2f8>)
 8002e6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e74:	4299      	cmp	r1, r3
 8002e76:	d90d      	bls.n	8002e94 <BSP_TS_GetState+0x164>
 8002e78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e7a:	005b      	lsls	r3, r3, #1
 8002e7c:	3350      	adds	r3, #80	; 0x50
 8002e7e:	443b      	add	r3, r7
 8002e80:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8002e84:	4968      	ldr	r1, [pc, #416]	; (8003028 <BSP_TS_GetState+0x2f8>)
 8002e86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e88:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002e8c:	b29b      	uxth	r3, r3
 8002e8e:	1ad3      	subs	r3, r2, r3
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	e00c      	b.n	8002eae <BSP_TS_GetState+0x17e>
 8002e94:	4a64      	ldr	r2, [pc, #400]	; (8003028 <BSP_TS_GetState+0x2f8>)
 8002e96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e9c:	b29a      	uxth	r2, r3
 8002e9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ea0:	005b      	lsls	r3, r3, #1
 8002ea2:	3350      	adds	r3, #80	; 0x50
 8002ea4:	443b      	add	r3, r7
 8002ea6:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      y_diff = y[index] > _y[index]? (y[index] - _y[index]): (_y[index] - y[index]);
 8002eb2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002eb4:	005b      	lsls	r3, r3, #1
 8002eb6:	3350      	adds	r3, #80	; 0x50
 8002eb8:	443b      	add	r3, r7
 8002eba:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	4a5a      	ldr	r2, [pc, #360]	; (800302c <BSP_TS_GetState+0x2fc>)
 8002ec2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ec4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ec8:	4299      	cmp	r1, r3
 8002eca:	d90d      	bls.n	8002ee8 <BSP_TS_GetState+0x1b8>
 8002ecc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ece:	005b      	lsls	r3, r3, #1
 8002ed0:	3350      	adds	r3, #80	; 0x50
 8002ed2:	443b      	add	r3, r7
 8002ed4:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 8002ed8:	4954      	ldr	r1, [pc, #336]	; (800302c <BSP_TS_GetState+0x2fc>)
 8002eda:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002edc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002ee0:	b29b      	uxth	r3, r3
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	e00c      	b.n	8002f02 <BSP_TS_GetState+0x1d2>
 8002ee8:	4a50      	ldr	r2, [pc, #320]	; (800302c <BSP_TS_GetState+0x2fc>)
 8002eea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002eec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ef0:	b29a      	uxth	r2, r3
 8002ef2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	3350      	adds	r3, #80	; 0x50
 8002ef8:	443b      	add	r3, r7
 8002efa:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

      if ((x_diff + y_diff) > 5)
 8002f06:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8002f0a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8002f0e:	4413      	add	r3, r2
 8002f10:	2b05      	cmp	r3, #5
 8002f12:	dd15      	ble.n	8002f40 <BSP_TS_GetState+0x210>
      {
        _x[index] = x[index];
 8002f14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f16:	005b      	lsls	r3, r3, #1
 8002f18:	3350      	adds	r3, #80	; 0x50
 8002f1a:	443b      	add	r3, r7
 8002f1c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002f20:	4619      	mov	r1, r3
 8002f22:	4a41      	ldr	r2, [pc, #260]	; (8003028 <BSP_TS_GetState+0x2f8>)
 8002f24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f26:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = y[index];
 8002f2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	3350      	adds	r3, #80	; 0x50
 8002f30:	443b      	add	r3, r7
 8002f32:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8002f36:	4619      	mov	r1, r3
 8002f38:	4a3c      	ldr	r2, [pc, #240]	; (800302c <BSP_TS_GetState+0x2fc>)
 8002f3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f3c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }

      if(I2cAddress == FT5336_I2C_SLAVE_ADDRESS)
 8002f40:	4b37      	ldr	r3, [pc, #220]	; (8003020 <BSP_TS_GetState+0x2f0>)
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	2b70      	cmp	r3, #112	; 0x70
 8002f46:	d119      	bne.n	8002f7c <BSP_TS_GetState+0x24c>
      {
        TS_State->touchX[index] = x[index];
 8002f48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f4a:	005b      	lsls	r3, r3, #1
 8002f4c:	3350      	adds	r3, #80	; 0x50
 8002f4e:	443b      	add	r3, r7
 8002f50:	f833 1c18 	ldrh.w	r1, [r3, #-24]
 8002f54:	687a      	ldr	r2, [r7, #4]
 8002f56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f58:	005b      	lsls	r3, r3, #1
 8002f5a:	4413      	add	r3, r2
 8002f5c:	460a      	mov	r2, r1
 8002f5e:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = y[index];
 8002f60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f62:	005b      	lsls	r3, r3, #1
 8002f64:	3350      	adds	r3, #80	; 0x50
 8002f66:	443b      	add	r3, r7
 8002f68:	f833 1c24 	ldrh.w	r1, [r3, #-36]
 8002f6c:	687a      	ldr	r2, [r7, #4]
 8002f6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f70:	3304      	adds	r3, #4
 8002f72:	005b      	lsls	r3, r3, #1
 8002f74:	4413      	add	r3, r2
 8002f76:	460a      	mov	r2, r1
 8002f78:	809a      	strh	r2, [r3, #4]
 8002f7a:	e022      	b.n	8002fc2 <BSP_TS_GetState+0x292>
      }
      else
      {
        /* 2^12 = 4096 : indexes are expressed on a dynamic of 4096 */
        TS_State->touchX[index] = (tsXBoundary * _x[index]) >> 12;
 8002f7c:	4b2c      	ldr	r3, [pc, #176]	; (8003030 <BSP_TS_GetState+0x300>)
 8002f7e:	881b      	ldrh	r3, [r3, #0]
 8002f80:	4619      	mov	r1, r3
 8002f82:	4a29      	ldr	r2, [pc, #164]	; (8003028 <BSP_TS_GetState+0x2f8>)
 8002f84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f8a:	fb01 f303 	mul.w	r3, r1, r3
 8002f8e:	0b1b      	lsrs	r3, r3, #12
 8002f90:	b299      	uxth	r1, r3
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f96:	005b      	lsls	r3, r3, #1
 8002f98:	4413      	add	r3, r2
 8002f9a:	460a      	mov	r2, r1
 8002f9c:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = (tsYBoundary * _y[index]) >> 12;
 8002f9e:	4b25      	ldr	r3, [pc, #148]	; (8003034 <BSP_TS_GetState+0x304>)
 8002fa0:	881b      	ldrh	r3, [r3, #0]
 8002fa2:	4619      	mov	r1, r3
 8002fa4:	4a21      	ldr	r2, [pc, #132]	; (800302c <BSP_TS_GetState+0x2fc>)
 8002fa6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fac:	fb01 f303 	mul.w	r3, r1, r3
 8002fb0:	0b1b      	lsrs	r3, r3, #12
 8002fb2:	b299      	uxth	r1, r3
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fb8:	3304      	adds	r3, #4
 8002fba:	005b      	lsls	r3, r3, #1
 8002fbc:	4413      	add	r3, r2
 8002fbe:	460a      	mov	r2, r1
 8002fc0:	809a      	strh	r2, [r3, #4]
      }

#if (TS_MULTI_TOUCH_SUPPORTED == 1)

      /* Get touch info related to the current touch */
      ft5336_TS_GetTouchInfo(I2cAddress, index, &weight, &area, &event);
 8002fc2:	4b17      	ldr	r3, [pc, #92]	; (8003020 <BSP_TS_GetState+0x2f0>)
 8002fc4:	781b      	ldrb	r3, [r3, #0]
 8002fc6:	b298      	uxth	r0, r3
 8002fc8:	f107 010c 	add.w	r1, r7, #12
 8002fcc:	f107 0210 	add.w	r2, r7, #16
 8002fd0:	f107 0308 	add.w	r3, r7, #8
 8002fd4:	9300      	str	r3, [sp, #0]
 8002fd6:	460b      	mov	r3, r1
 8002fd8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002fda:	f000 faaf 	bl	800353c <ft5336_TS_GetTouchInfo>

      /* Update TS_State structure */
      TS_State->touchWeight[index] = weight;
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	b2d9      	uxtb	r1, r3
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fe6:	4413      	add	r3, r2
 8002fe8:	3316      	adds	r3, #22
 8002fea:	460a      	mov	r2, r1
 8002fec:	701a      	strb	r2, [r3, #0]
      TS_State->touchArea[index]   = area;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	b2d9      	uxtb	r1, r3
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ff6:	4413      	add	r3, r2
 8002ff8:	3320      	adds	r3, #32
 8002ffa:	460a      	mov	r2, r1
 8002ffc:	701a      	strb	r2, [r3, #0]

      /* Remap touch event */
      switch(event)
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	2b03      	cmp	r3, #3
 8003002:	d835      	bhi.n	8003070 <BSP_TS_GetState+0x340>
 8003004:	a201      	add	r2, pc, #4	; (adr r2, 800300c <BSP_TS_GetState+0x2dc>)
 8003006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800300a:	bf00      	nop
 800300c:	08003039 	.word	0x08003039
 8003010:	08003047 	.word	0x08003047
 8003014:	08003055 	.word	0x08003055
 8003018:	08003063 	.word	0x08003063
 800301c:	200005a8 	.word	0x200005a8
 8003020:	200005b1 	.word	0x200005b1
 8003024:	200005b0 	.word	0x200005b0
 8003028:	200005b4 	.word	0x200005b4
 800302c:	200005c8 	.word	0x200005c8
 8003030:	200005ac 	.word	0x200005ac
 8003034:	200005ae 	.word	0x200005ae
      {
        case FT5336_TOUCH_EVT_FLAG_PRESS_DOWN	:
          TS_State->touchEventId[index] = TOUCH_EVENT_PRESS_DOWN;
 8003038:	687a      	ldr	r2, [r7, #4]
 800303a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800303c:	4413      	add	r3, r2
 800303e:	331b      	adds	r3, #27
 8003040:	2201      	movs	r2, #1
 8003042:	701a      	strb	r2, [r3, #0]
          break;
 8003044:	e018      	b.n	8003078 <BSP_TS_GetState+0x348>
        case FT5336_TOUCH_EVT_FLAG_LIFT_UP :
          TS_State->touchEventId[index] = TOUCH_EVENT_LIFT_UP;
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800304a:	4413      	add	r3, r2
 800304c:	331b      	adds	r3, #27
 800304e:	2202      	movs	r2, #2
 8003050:	701a      	strb	r2, [r3, #0]
          break;
 8003052:	e011      	b.n	8003078 <BSP_TS_GetState+0x348>
        case FT5336_TOUCH_EVT_FLAG_CONTACT :
          TS_State->touchEventId[index] = TOUCH_EVENT_CONTACT;
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003058:	4413      	add	r3, r2
 800305a:	331b      	adds	r3, #27
 800305c:	2203      	movs	r2, #3
 800305e:	701a      	strb	r2, [r3, #0]
          break;
 8003060:	e00a      	b.n	8003078 <BSP_TS_GetState+0x348>
        case FT5336_TOUCH_EVT_FLAG_NO_EVENT :
          TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 8003062:	687a      	ldr	r2, [r7, #4]
 8003064:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003066:	4413      	add	r3, r2
 8003068:	331b      	adds	r3, #27
 800306a:	2200      	movs	r2, #0
 800306c:	701a      	strb	r2, [r3, #0]
          break;
 800306e:	e003      	b.n	8003078 <BSP_TS_GetState+0x348>
        default :
          ts_status = TS_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
          break;
 8003076:	bf00      	nop
    for(index=0; index < TS_State->touchDetected; index++)
 8003078:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800307a:	3301      	adds	r3, #1
 800307c:	64bb      	str	r3, [r7, #72]	; 0x48
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	781b      	ldrb	r3, [r3, #0]
 8003082:	461a      	mov	r2, r3
 8003084:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003086:	4293      	cmp	r3, r2
 8003088:	f4ff ae73 	bcc.w	8002d72 <BSP_TS_GetState+0x42>

    } /* of for(index=0; index < TS_State->touchDetected; index++) */

#if (TS_MULTI_TOUCH_SUPPORTED == 1)
    /* Get gesture Id */
    ts_status = BSP_TS_Get_GestureId(TS_State);
 800308c:	6878      	ldr	r0, [r7, #4]
 800308e:	f000 f809 	bl	80030a4 <BSP_TS_Get_GestureId>
 8003092:	4603      	mov	r3, r0
 8003094:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 8003098:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800309c:	4618      	mov	r0, r3
 800309e:	3754      	adds	r7, #84	; 0x54
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd90      	pop	{r4, r7, pc}

080030a4 <BSP_TS_Get_GestureId>:
  * @brief  Update gesture Id following a touch detected.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Get_GestureId(TS_StateTypeDef *TS_State)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  uint32_t gestureId = 0;
 80030ac:	2300      	movs	r3, #0
 80030ae:	60bb      	str	r3, [r7, #8]
  uint8_t  ts_status = TS_OK;
 80030b0:	2300      	movs	r3, #0
 80030b2:	73fb      	strb	r3, [r7, #15]

  /* Get gesture Id */
  ft5336_TS_GetGestureID(I2cAddress, &gestureId);
 80030b4:	4b3b      	ldr	r3, [pc, #236]	; (80031a4 <BSP_TS_Get_GestureId+0x100>)
 80030b6:	781b      	ldrb	r3, [r3, #0]
 80030b8:	b29b      	uxth	r3, r3
 80030ba:	f107 0208 	add.w	r2, r7, #8
 80030be:	4611      	mov	r1, r2
 80030c0:	4618      	mov	r0, r3
 80030c2:	f000 fa22 	bl	800350a <ft5336_TS_GetGestureID>

  /* Remap gesture Id to a TS_GestureIdTypeDef value */
  switch(gestureId)
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	2b49      	cmp	r3, #73	; 0x49
 80030ca:	d05e      	beq.n	800318a <BSP_TS_Get_GestureId+0xe6>
 80030cc:	2b49      	cmp	r3, #73	; 0x49
 80030ce:	d860      	bhi.n	8003192 <BSP_TS_Get_GestureId+0xee>
 80030d0:	2b1c      	cmp	r3, #28
 80030d2:	d83f      	bhi.n	8003154 <BSP_TS_Get_GestureId+0xb0>
 80030d4:	2b1c      	cmp	r3, #28
 80030d6:	d85c      	bhi.n	8003192 <BSP_TS_Get_GestureId+0xee>
 80030d8:	a201      	add	r2, pc, #4	; (adr r2, 80030e0 <BSP_TS_Get_GestureId+0x3c>)
 80030da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030de:	bf00      	nop
 80030e0:	0800315b 	.word	0x0800315b
 80030e4:	08003193 	.word	0x08003193
 80030e8:	08003193 	.word	0x08003193
 80030ec:	08003193 	.word	0x08003193
 80030f0:	08003193 	.word	0x08003193
 80030f4:	08003193 	.word	0x08003193
 80030f8:	08003193 	.word	0x08003193
 80030fc:	08003193 	.word	0x08003193
 8003100:	08003193 	.word	0x08003193
 8003104:	08003193 	.word	0x08003193
 8003108:	08003193 	.word	0x08003193
 800310c:	08003193 	.word	0x08003193
 8003110:	08003193 	.word	0x08003193
 8003114:	08003193 	.word	0x08003193
 8003118:	08003193 	.word	0x08003193
 800311c:	08003193 	.word	0x08003193
 8003120:	08003163 	.word	0x08003163
 8003124:	08003193 	.word	0x08003193
 8003128:	08003193 	.word	0x08003193
 800312c:	08003193 	.word	0x08003193
 8003130:	0800316b 	.word	0x0800316b
 8003134:	08003193 	.word	0x08003193
 8003138:	08003193 	.word	0x08003193
 800313c:	08003193 	.word	0x08003193
 8003140:	08003173 	.word	0x08003173
 8003144:	08003193 	.word	0x08003193
 8003148:	08003193 	.word	0x08003193
 800314c:	08003193 	.word	0x08003193
 8003150:	0800317b 	.word	0x0800317b
 8003154:	2b40      	cmp	r3, #64	; 0x40
 8003156:	d014      	beq.n	8003182 <BSP_TS_Get_GestureId+0xde>
 8003158:	e01b      	b.n	8003192 <BSP_TS_Get_GestureId+0xee>
  {
    case FT5336_GEST_ID_NO_GESTURE :
      TS_State->gestureId = GEST_ID_NO_GESTURE;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003160:	e01a      	b.n	8003198 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_UP :
      TS_State->gestureId = GEST_ID_MOVE_UP;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2201      	movs	r2, #1
 8003166:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003168:	e016      	b.n	8003198 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_RIGHT :
      TS_State->gestureId = GEST_ID_MOVE_RIGHT;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2202      	movs	r2, #2
 800316e:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003170:	e012      	b.n	8003198 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_DOWN :
      TS_State->gestureId = GEST_ID_MOVE_DOWN;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2203      	movs	r2, #3
 8003176:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003178:	e00e      	b.n	8003198 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_LEFT :
      TS_State->gestureId = GEST_ID_MOVE_LEFT;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2204      	movs	r2, #4
 800317e:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003180:	e00a      	b.n	8003198 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_IN :
      TS_State->gestureId = GEST_ID_ZOOM_IN;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2205      	movs	r2, #5
 8003186:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003188:	e006      	b.n	8003198 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_OUT :
      TS_State->gestureId = GEST_ID_ZOOM_OUT;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2206      	movs	r2, #6
 800318e:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003190:	e002      	b.n	8003198 <BSP_TS_Get_GestureId+0xf4>
    default :
      ts_status = TS_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	73fb      	strb	r3, [r7, #15]
      break;
 8003196:	bf00      	nop
  } /* of switch(gestureId) */

  return(ts_status);
 8003198:	7bfb      	ldrb	r3, [r7, #15]
}
 800319a:	4618      	mov	r0, r3
 800319c:	3710      	adds	r7, #16
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	200005b1 	.word	0x200005b1

080031a8 <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b082      	sub	sp, #8
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	4603      	mov	r3, r0
 80031b0:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 80031b2:	20c8      	movs	r0, #200	; 0xc8
 80031b4:	f7fe fed2 	bl	8001f5c <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 80031b8:	f000 fa7a 	bl	80036b0 <ft5336_I2C_InitializeIfRequired>
}
 80031bc:	bf00      	nop
 80031be:	3708      	adds	r7, #8
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}

080031c4 <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	4603      	mov	r3, r0
 80031cc:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 80031ce:	bf00      	nop
 80031d0:	370c      	adds	r7, #12
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr

080031da <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 80031da:	b580      	push	{r7, lr}
 80031dc:	b084      	sub	sp, #16
 80031de:	af00      	add	r7, sp, #0
 80031e0:	4603      	mov	r3, r0
 80031e2:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 80031e4:	2300      	movs	r3, #0
 80031e6:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 80031e8:	2300      	movs	r3, #0
 80031ea:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 80031ec:	2300      	movs	r3, #0
 80031ee:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 80031f0:	f000 fa5e 	bl	80036b0 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 80031f4:	2300      	movs	r3, #0
 80031f6:	73fb      	strb	r3, [r7, #15]
 80031f8:	e010      	b.n	800321c <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 80031fa:	88fb      	ldrh	r3, [r7, #6]
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	21a8      	movs	r1, #168	; 0xa8
 8003200:	4618      	mov	r0, r3
 8003202:	f7fe fe8d 	bl	8001f20 <TS_IO_Read>
 8003206:	4603      	mov	r3, r0
 8003208:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 800320a:	7b7b      	ldrb	r3, [r7, #13]
 800320c:	b2db      	uxtb	r3, r3
 800320e:	2b51      	cmp	r3, #81	; 0x51
 8003210:	d101      	bne.n	8003216 <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 8003212:	2301      	movs	r3, #1
 8003214:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8003216:	7bfb      	ldrb	r3, [r7, #15]
 8003218:	3301      	adds	r3, #1
 800321a:	73fb      	strb	r3, [r7, #15]
 800321c:	7bfb      	ldrb	r3, [r7, #15]
 800321e:	2b02      	cmp	r3, #2
 8003220:	d802      	bhi.n	8003228 <ft5336_ReadID+0x4e>
 8003222:	7bbb      	ldrb	r3, [r7, #14]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d0e8      	beq.n	80031fa <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 8003228:	7b7b      	ldrb	r3, [r7, #13]
 800322a:	b2db      	uxtb	r3, r3
 800322c:	b29b      	uxth	r3, r3
}
 800322e:	4618      	mov	r0, r3
 8003230:	3710      	adds	r7, #16
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}

08003236 <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 8003236:	b580      	push	{r7, lr}
 8003238:	b082      	sub	sp, #8
 800323a:	af00      	add	r7, sp, #0
 800323c:	4603      	mov	r3, r0
 800323e:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 8003240:	88fb      	ldrh	r3, [r7, #6]
 8003242:	4618      	mov	r0, r3
 8003244:	f000 fa44 	bl	80036d0 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 8003248:	88fb      	ldrh	r3, [r7, #6]
 800324a:	4618      	mov	r0, r3
 800324c:	f000 f932 	bl	80034b4 <ft5336_TS_DisableIT>
}
 8003250:	bf00      	nop
 8003252:	3708      	adds	r7, #8
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}

08003258 <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b084      	sub	sp, #16
 800325c:	af00      	add	r7, sp, #0
 800325e:	4603      	mov	r3, r0
 8003260:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 8003262:	2300      	movs	r3, #0
 8003264:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 8003266:	88fb      	ldrh	r3, [r7, #6]
 8003268:	b2db      	uxtb	r3, r3
 800326a:	2102      	movs	r1, #2
 800326c:	4618      	mov	r0, r3
 800326e:	f7fe fe57 	bl	8001f20 <TS_IO_Read>
 8003272:	4603      	mov	r3, r0
 8003274:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 8003276:	7bfb      	ldrb	r3, [r7, #15]
 8003278:	b2db      	uxtb	r3, r3
 800327a:	f003 030f 	and.w	r3, r3, #15
 800327e:	b2db      	uxtb	r3, r3
 8003280:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 8003282:	7bfb      	ldrb	r3, [r7, #15]
 8003284:	b2db      	uxtb	r3, r3
 8003286:	2b05      	cmp	r3, #5
 8003288:	d901      	bls.n	800328e <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 800328a:	2300      	movs	r3, #0
 800328c:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 800328e:	7bfb      	ldrb	r3, [r7, #15]
 8003290:	b2da      	uxtb	r2, r3
 8003292:	4b05      	ldr	r3, [pc, #20]	; (80032a8 <ft5336_TS_DetectTouch+0x50>)
 8003294:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 8003296:	4b04      	ldr	r3, [pc, #16]	; (80032a8 <ft5336_TS_DetectTouch+0x50>)
 8003298:	2200      	movs	r2, #0
 800329a:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 800329c:	7bfb      	ldrb	r3, [r7, #15]
 800329e:	b2db      	uxtb	r3, r3
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3710      	adds	r7, #16
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	200005dc 	.word	0x200005dc

080032ac <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b086      	sub	sp, #24
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	4603      	mov	r3, r0
 80032b4:	60b9      	str	r1, [r7, #8]
 80032b6:	607a      	str	r2, [r7, #4]
 80032b8:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 80032ba:	2300      	movs	r3, #0
 80032bc:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 80032be:	2300      	movs	r3, #0
 80032c0:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 80032c2:	2300      	movs	r3, #0
 80032c4:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 80032c6:	2300      	movs	r3, #0
 80032c8:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 80032ca:	2300      	movs	r3, #0
 80032cc:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 80032ce:	4b6d      	ldr	r3, [pc, #436]	; (8003484 <ft5336_TS_GetXY+0x1d8>)
 80032d0:	789a      	ldrb	r2, [r3, #2]
 80032d2:	4b6c      	ldr	r3, [pc, #432]	; (8003484 <ft5336_TS_GetXY+0x1d8>)
 80032d4:	785b      	ldrb	r3, [r3, #1]
 80032d6:	429a      	cmp	r2, r3
 80032d8:	f080 80cf 	bcs.w	800347a <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 80032dc:	4b69      	ldr	r3, [pc, #420]	; (8003484 <ft5336_TS_GetXY+0x1d8>)
 80032de:	789b      	ldrb	r3, [r3, #2]
 80032e0:	2b09      	cmp	r3, #9
 80032e2:	d871      	bhi.n	80033c8 <ft5336_TS_GetXY+0x11c>
 80032e4:	a201      	add	r2, pc, #4	; (adr r2, 80032ec <ft5336_TS_GetXY+0x40>)
 80032e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ea:	bf00      	nop
 80032ec:	08003315 	.word	0x08003315
 80032f0:	08003327 	.word	0x08003327
 80032f4:	08003339 	.word	0x08003339
 80032f8:	0800334b 	.word	0x0800334b
 80032fc:	0800335d 	.word	0x0800335d
 8003300:	0800336f 	.word	0x0800336f
 8003304:	08003381 	.word	0x08003381
 8003308:	08003393 	.word	0x08003393
 800330c:	080033a5 	.word	0x080033a5
 8003310:	080033b7 	.word	0x080033b7
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 8003314:	2304      	movs	r3, #4
 8003316:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 8003318:	2303      	movs	r3, #3
 800331a:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 800331c:	2306      	movs	r3, #6
 800331e:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 8003320:	2305      	movs	r3, #5
 8003322:	753b      	strb	r3, [r7, #20]
      break;
 8003324:	e051      	b.n	80033ca <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 8003326:	230a      	movs	r3, #10
 8003328:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 800332a:	2309      	movs	r3, #9
 800332c:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 800332e:	230c      	movs	r3, #12
 8003330:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 8003332:	230b      	movs	r3, #11
 8003334:	753b      	strb	r3, [r7, #20]
      break;
 8003336:	e048      	b.n	80033ca <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 8003338:	2310      	movs	r3, #16
 800333a:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 800333c:	230f      	movs	r3, #15
 800333e:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 8003340:	2312      	movs	r3, #18
 8003342:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 8003344:	2311      	movs	r3, #17
 8003346:	753b      	strb	r3, [r7, #20]
      break;
 8003348:	e03f      	b.n	80033ca <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 800334a:	2316      	movs	r3, #22
 800334c:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 800334e:	2315      	movs	r3, #21
 8003350:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 8003352:	2318      	movs	r3, #24
 8003354:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 8003356:	2317      	movs	r3, #23
 8003358:	753b      	strb	r3, [r7, #20]
      break;
 800335a:	e036      	b.n	80033ca <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 800335c:	231c      	movs	r3, #28
 800335e:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 8003360:	231b      	movs	r3, #27
 8003362:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 8003364:	231e      	movs	r3, #30
 8003366:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 8003368:	231d      	movs	r3, #29
 800336a:	753b      	strb	r3, [r7, #20]
      break;
 800336c:	e02d      	b.n	80033ca <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 800336e:	2322      	movs	r3, #34	; 0x22
 8003370:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 8003372:	2321      	movs	r3, #33	; 0x21
 8003374:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 8003376:	2324      	movs	r3, #36	; 0x24
 8003378:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 800337a:	2323      	movs	r3, #35	; 0x23
 800337c:	753b      	strb	r3, [r7, #20]
      break;
 800337e:	e024      	b.n	80033ca <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 8003380:	2328      	movs	r3, #40	; 0x28
 8003382:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 8003384:	2327      	movs	r3, #39	; 0x27
 8003386:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 8003388:	232a      	movs	r3, #42	; 0x2a
 800338a:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 800338c:	2329      	movs	r3, #41	; 0x29
 800338e:	753b      	strb	r3, [r7, #20]
      break;
 8003390:	e01b      	b.n	80033ca <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 8003392:	232e      	movs	r3, #46	; 0x2e
 8003394:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 8003396:	232d      	movs	r3, #45	; 0x2d
 8003398:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 800339a:	2330      	movs	r3, #48	; 0x30
 800339c:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 800339e:	232f      	movs	r3, #47	; 0x2f
 80033a0:	753b      	strb	r3, [r7, #20]
      break;
 80033a2:	e012      	b.n	80033ca <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 80033a4:	2334      	movs	r3, #52	; 0x34
 80033a6:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 80033a8:	2333      	movs	r3, #51	; 0x33
 80033aa:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 80033ac:	2336      	movs	r3, #54	; 0x36
 80033ae:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 80033b0:	2335      	movs	r3, #53	; 0x35
 80033b2:	753b      	strb	r3, [r7, #20]
      break;
 80033b4:	e009      	b.n	80033ca <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 80033b6:	233a      	movs	r3, #58	; 0x3a
 80033b8:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 80033ba:	2339      	movs	r3, #57	; 0x39
 80033bc:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 80033be:	233c      	movs	r3, #60	; 0x3c
 80033c0:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 80033c2:	233b      	movs	r3, #59	; 0x3b
 80033c4:	753b      	strb	r3, [r7, #20]
      break;
 80033c6:	e000      	b.n	80033ca <ft5336_TS_GetXY+0x11e>

    default :
      break;
 80033c8:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 80033ca:	89fb      	ldrh	r3, [r7, #14]
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	7dfa      	ldrb	r2, [r7, #23]
 80033d0:	4611      	mov	r1, r2
 80033d2:	4618      	mov	r0, r3
 80033d4:	f7fe fda4 	bl	8001f20 <TS_IO_Read>
 80033d8:	4603      	mov	r3, r0
 80033da:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 80033dc:	7cfb      	ldrb	r3, [r7, #19]
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	4b29      	ldr	r3, [pc, #164]	; (8003488 <ft5336_TS_GetXY+0x1dc>)
 80033e4:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 80033e6:	89fb      	ldrh	r3, [r7, #14]
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	7dba      	ldrb	r2, [r7, #22]
 80033ec:	4611      	mov	r1, r2
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7fe fd96 	bl	8001f20 <TS_IO_Read>
 80033f4:	4603      	mov	r3, r0
 80033f6:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 80033f8:	7cfb      	ldrb	r3, [r7, #19]
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	021b      	lsls	r3, r3, #8
 80033fe:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003402:	b21a      	sxth	r2, r3
 8003404:	4b20      	ldr	r3, [pc, #128]	; (8003488 <ft5336_TS_GetXY+0x1dc>)
 8003406:	881b      	ldrh	r3, [r3, #0]
 8003408:	b21b      	sxth	r3, r3
 800340a:	4313      	orrs	r3, r2
 800340c:	b21b      	sxth	r3, r3
 800340e:	b29a      	uxth	r2, r3
 8003410:	4b1d      	ldr	r3, [pc, #116]	; (8003488 <ft5336_TS_GetXY+0x1dc>)
 8003412:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 8003414:	4b1c      	ldr	r3, [pc, #112]	; (8003488 <ft5336_TS_GetXY+0x1dc>)
 8003416:	881a      	ldrh	r2, [r3, #0]
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 800341c:	89fb      	ldrh	r3, [r7, #14]
 800341e:	b2db      	uxtb	r3, r3
 8003420:	7d7a      	ldrb	r2, [r7, #21]
 8003422:	4611      	mov	r1, r2
 8003424:	4618      	mov	r0, r3
 8003426:	f7fe fd7b 	bl	8001f20 <TS_IO_Read>
 800342a:	4603      	mov	r3, r0
 800342c:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 800342e:	7cfb      	ldrb	r3, [r7, #19]
 8003430:	b2db      	uxtb	r3, r3
 8003432:	b29a      	uxth	r2, r3
 8003434:	4b14      	ldr	r3, [pc, #80]	; (8003488 <ft5336_TS_GetXY+0x1dc>)
 8003436:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 8003438:	89fb      	ldrh	r3, [r7, #14]
 800343a:	b2db      	uxtb	r3, r3
 800343c:	7d3a      	ldrb	r2, [r7, #20]
 800343e:	4611      	mov	r1, r2
 8003440:	4618      	mov	r0, r3
 8003442:	f7fe fd6d 	bl	8001f20 <TS_IO_Read>
 8003446:	4603      	mov	r3, r0
 8003448:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 800344a:	7cfb      	ldrb	r3, [r7, #19]
 800344c:	b2db      	uxtb	r3, r3
 800344e:	021b      	lsls	r3, r3, #8
 8003450:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003454:	b21a      	sxth	r2, r3
 8003456:	4b0c      	ldr	r3, [pc, #48]	; (8003488 <ft5336_TS_GetXY+0x1dc>)
 8003458:	881b      	ldrh	r3, [r3, #0]
 800345a:	b21b      	sxth	r3, r3
 800345c:	4313      	orrs	r3, r2
 800345e:	b21b      	sxth	r3, r3
 8003460:	b29a      	uxth	r2, r3
 8003462:	4b09      	ldr	r3, [pc, #36]	; (8003488 <ft5336_TS_GetXY+0x1dc>)
 8003464:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 8003466:	4b08      	ldr	r3, [pc, #32]	; (8003488 <ft5336_TS_GetXY+0x1dc>)
 8003468:	881a      	ldrh	r2, [r3, #0]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 800346e:	4b05      	ldr	r3, [pc, #20]	; (8003484 <ft5336_TS_GetXY+0x1d8>)
 8003470:	789b      	ldrb	r3, [r3, #2]
 8003472:	3301      	adds	r3, #1
 8003474:	b2da      	uxtb	r2, r3
 8003476:	4b03      	ldr	r3, [pc, #12]	; (8003484 <ft5336_TS_GetXY+0x1d8>)
 8003478:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 800347a:	bf00      	nop
 800347c:	3718      	adds	r7, #24
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	200005dc 	.word	0x200005dc
 8003488:	200005e0 	.word	0x200005e0

0800348c <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	4603      	mov	r3, r0
 8003494:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 8003496:	2300      	movs	r3, #0
 8003498:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 800349a:	2301      	movs	r3, #1
 800349c:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 800349e:	88fb      	ldrh	r3, [r7, #6]
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	7bfa      	ldrb	r2, [r7, #15]
 80034a4:	21a4      	movs	r1, #164	; 0xa4
 80034a6:	4618      	mov	r0, r3
 80034a8:	f7fe fd20 	bl	8001eec <TS_IO_Write>
}
 80034ac:	bf00      	nop
 80034ae:	3710      	adds	r7, #16
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}

080034b4 <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	4603      	mov	r3, r0
 80034bc:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 80034be:	2300      	movs	r3, #0
 80034c0:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 80034c2:	2300      	movs	r3, #0
 80034c4:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 80034c6:	88fb      	ldrh	r3, [r7, #6]
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	7bfa      	ldrb	r2, [r7, #15]
 80034cc:	21a4      	movs	r1, #164	; 0xa4
 80034ce:	4618      	mov	r0, r3
 80034d0:	f7fe fd0c 	bl	8001eec <TS_IO_Write>
}
 80034d4:	bf00      	nop
 80034d6:	3710      	adds	r7, #16
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}

080034dc <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 80034dc:	b480      	push	{r7}
 80034de:	b083      	sub	sp, #12
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	4603      	mov	r3, r0
 80034e4:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 80034e6:	2300      	movs	r3, #0
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	370c      	adds	r7, #12
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr

080034f4 <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b083      	sub	sp, #12
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	4603      	mov	r3, r0
 80034fc:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 80034fe:	bf00      	nop
 8003500:	370c      	adds	r7, #12
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr

0800350a <ft5336_TS_GetGestureID>:
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @param  pGestureId : Pointer to get last touch gesture Identification.
  * @retval None.
  */
void ft5336_TS_GetGestureID(uint16_t DeviceAddr, uint32_t * pGestureId)
{
 800350a:	b580      	push	{r7, lr}
 800350c:	b084      	sub	sp, #16
 800350e:	af00      	add	r7, sp, #0
 8003510:	4603      	mov	r3, r0
 8003512:	6039      	str	r1, [r7, #0]
 8003514:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadData = 0;
 8003516:	2300      	movs	r3, #0
 8003518:	73fb      	strb	r3, [r7, #15]

  ucReadData = TS_IO_Read(DeviceAddr, FT5336_GEST_ID_REG);
 800351a:	88fb      	ldrh	r3, [r7, #6]
 800351c:	b2db      	uxtb	r3, r3
 800351e:	2101      	movs	r1, #1
 8003520:	4618      	mov	r0, r3
 8003522:	f7fe fcfd 	bl	8001f20 <TS_IO_Read>
 8003526:	4603      	mov	r3, r0
 8003528:	73fb      	strb	r3, [r7, #15]

  * pGestureId = ucReadData;
 800352a:	7bfb      	ldrb	r3, [r7, #15]
 800352c:	b2db      	uxtb	r3, r3
 800352e:	461a      	mov	r2, r3
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	601a      	str	r2, [r3, #0]
}
 8003534:	bf00      	nop
 8003536:	3710      	adds	r7, #16
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}

0800353c <ft5336_TS_GetTouchInfo>:
void ft5336_TS_GetTouchInfo(uint16_t   DeviceAddr,
                            uint32_t   touchIdx,
                            uint32_t * pWeight,
                            uint32_t * pArea,
                            uint32_t * pEvent)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b086      	sub	sp, #24
 8003540:	af00      	add	r7, sp, #0
 8003542:	60b9      	str	r1, [r7, #8]
 8003544:	607a      	str	r2, [r7, #4]
 8003546:	603b      	str	r3, [r7, #0]
 8003548:	4603      	mov	r3, r0
 800354a:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 800354c:	2300      	movs	r3, #0
 800354e:	753b      	strb	r3, [r7, #20]
  uint8_t regAddressXHigh = 0;
 8003550:	2300      	movs	r3, #0
 8003552:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressPWeight = 0;
 8003554:	2300      	movs	r3, #0
 8003556:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressPMisc = 0;
 8003558:	2300      	movs	r3, #0
 800355a:	757b      	strb	r3, [r7, #21]

  if(touchIdx < ft5336_handle.currActiveTouchNb)
 800355c:	4b4d      	ldr	r3, [pc, #308]	; (8003694 <ft5336_TS_GetTouchInfo+0x158>)
 800355e:	785b      	ldrb	r3, [r3, #1]
 8003560:	461a      	mov	r2, r3
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	4293      	cmp	r3, r2
 8003566:	f080 8090 	bcs.w	800368a <ft5336_TS_GetTouchInfo+0x14e>
  {
    switch(touchIdx)
 800356a:	68bb      	ldr	r3, [r7, #8]
 800356c:	2b09      	cmp	r3, #9
 800356e:	d85d      	bhi.n	800362c <ft5336_TS_GetTouchInfo+0xf0>
 8003570:	a201      	add	r2, pc, #4	; (adr r2, 8003578 <ft5336_TS_GetTouchInfo+0x3c>)
 8003572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003576:	bf00      	nop
 8003578:	080035a1 	.word	0x080035a1
 800357c:	080035af 	.word	0x080035af
 8003580:	080035bd 	.word	0x080035bd
 8003584:	080035cb 	.word	0x080035cb
 8003588:	080035d9 	.word	0x080035d9
 800358c:	080035e7 	.word	0x080035e7
 8003590:	080035f5 	.word	0x080035f5
 8003594:	08003603 	.word	0x08003603
 8003598:	08003611 	.word	0x08003611
 800359c:	0800361f 	.word	0x0800361f
    {
    case 0 :
      regAddressXHigh   = FT5336_P1_XH_REG;
 80035a0:	2303      	movs	r3, #3
 80035a2:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P1_WEIGHT_REG;
 80035a4:	2307      	movs	r3, #7
 80035a6:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P1_MISC_REG;
 80035a8:	2308      	movs	r3, #8
 80035aa:	757b      	strb	r3, [r7, #21]
      break;
 80035ac:	e03f      	b.n	800362e <ft5336_TS_GetTouchInfo+0xf2>

    case 1 :
      regAddressXHigh   = FT5336_P2_XH_REG;
 80035ae:	2309      	movs	r3, #9
 80035b0:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P2_WEIGHT_REG;
 80035b2:	230d      	movs	r3, #13
 80035b4:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P2_MISC_REG;
 80035b6:	230e      	movs	r3, #14
 80035b8:	757b      	strb	r3, [r7, #21]
      break;
 80035ba:	e038      	b.n	800362e <ft5336_TS_GetTouchInfo+0xf2>

    case 2 :
      regAddressXHigh   = FT5336_P3_XH_REG;
 80035bc:	230f      	movs	r3, #15
 80035be:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P3_WEIGHT_REG;
 80035c0:	2313      	movs	r3, #19
 80035c2:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P3_MISC_REG;
 80035c4:	2314      	movs	r3, #20
 80035c6:	757b      	strb	r3, [r7, #21]
      break;
 80035c8:	e031      	b.n	800362e <ft5336_TS_GetTouchInfo+0xf2>

    case 3 :
      regAddressXHigh   = FT5336_P4_XH_REG;
 80035ca:	2315      	movs	r3, #21
 80035cc:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P4_WEIGHT_REG;
 80035ce:	2319      	movs	r3, #25
 80035d0:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P4_MISC_REG;
 80035d2:	231a      	movs	r3, #26
 80035d4:	757b      	strb	r3, [r7, #21]
      break;
 80035d6:	e02a      	b.n	800362e <ft5336_TS_GetTouchInfo+0xf2>

    case 4 :
      regAddressXHigh   = FT5336_P5_XH_REG;
 80035d8:	231b      	movs	r3, #27
 80035da:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P5_WEIGHT_REG;
 80035dc:	231f      	movs	r3, #31
 80035de:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P5_MISC_REG;
 80035e0:	2320      	movs	r3, #32
 80035e2:	757b      	strb	r3, [r7, #21]
      break;
 80035e4:	e023      	b.n	800362e <ft5336_TS_GetTouchInfo+0xf2>

    case 5 :
      regAddressXHigh   = FT5336_P6_XH_REG;
 80035e6:	2321      	movs	r3, #33	; 0x21
 80035e8:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P6_WEIGHT_REG;
 80035ea:	2325      	movs	r3, #37	; 0x25
 80035ec:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P6_MISC_REG;
 80035ee:	2326      	movs	r3, #38	; 0x26
 80035f0:	757b      	strb	r3, [r7, #21]
      break;
 80035f2:	e01c      	b.n	800362e <ft5336_TS_GetTouchInfo+0xf2>

    case 6 :
      regAddressXHigh   = FT5336_P7_XH_REG;
 80035f4:	2327      	movs	r3, #39	; 0x27
 80035f6:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P7_WEIGHT_REG;
 80035f8:	232b      	movs	r3, #43	; 0x2b
 80035fa:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P7_MISC_REG;
 80035fc:	232c      	movs	r3, #44	; 0x2c
 80035fe:	757b      	strb	r3, [r7, #21]
      break;
 8003600:	e015      	b.n	800362e <ft5336_TS_GetTouchInfo+0xf2>

    case 7 :
      regAddressXHigh   = FT5336_P8_XH_REG;
 8003602:	232d      	movs	r3, #45	; 0x2d
 8003604:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P8_WEIGHT_REG;
 8003606:	2331      	movs	r3, #49	; 0x31
 8003608:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P8_MISC_REG;
 800360a:	2332      	movs	r3, #50	; 0x32
 800360c:	757b      	strb	r3, [r7, #21]
      break;
 800360e:	e00e      	b.n	800362e <ft5336_TS_GetTouchInfo+0xf2>

    case 8 :
      regAddressXHigh   = FT5336_P9_XH_REG;
 8003610:	2333      	movs	r3, #51	; 0x33
 8003612:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P9_WEIGHT_REG;
 8003614:	2337      	movs	r3, #55	; 0x37
 8003616:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P9_MISC_REG;
 8003618:	2338      	movs	r3, #56	; 0x38
 800361a:	757b      	strb	r3, [r7, #21]
      break;
 800361c:	e007      	b.n	800362e <ft5336_TS_GetTouchInfo+0xf2>

    case 9 :
      regAddressXHigh   = FT5336_P10_XH_REG;
 800361e:	2339      	movs	r3, #57	; 0x39
 8003620:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P10_WEIGHT_REG;
 8003622:	233d      	movs	r3, #61	; 0x3d
 8003624:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P10_MISC_REG;
 8003626:	233e      	movs	r3, #62	; 0x3e
 8003628:	757b      	strb	r3, [r7, #21]
      break;
 800362a:	e000      	b.n	800362e <ft5336_TS_GetTouchInfo+0xf2>

    default :
      break;
 800362c:	bf00      	nop

    } /* end switch(touchIdx) */

    /* Read Event Id of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 800362e:	89fb      	ldrh	r3, [r7, #14]
 8003630:	b2db      	uxtb	r3, r3
 8003632:	7dfa      	ldrb	r2, [r7, #23]
 8003634:	4611      	mov	r1, r2
 8003636:	4618      	mov	r0, r3
 8003638:	f7fe fc72 	bl	8001f20 <TS_IO_Read>
 800363c:	4603      	mov	r3, r0
 800363e:	753b      	strb	r3, [r7, #20]
    * pEvent = (ucReadData & FT5336_TOUCH_EVT_FLAG_MASK) >> FT5336_TOUCH_EVT_FLAG_SHIFT;
 8003640:	7d3b      	ldrb	r3, [r7, #20]
 8003642:	b2db      	uxtb	r3, r3
 8003644:	119b      	asrs	r3, r3, #6
 8003646:	f003 0203 	and.w	r2, r3, #3
 800364a:	6a3b      	ldr	r3, [r7, #32]
 800364c:	601a      	str	r2, [r3, #0]

    /* Read weight of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPWeight);
 800364e:	89fb      	ldrh	r3, [r7, #14]
 8003650:	b2db      	uxtb	r3, r3
 8003652:	7dba      	ldrb	r2, [r7, #22]
 8003654:	4611      	mov	r1, r2
 8003656:	4618      	mov	r0, r3
 8003658:	f7fe fc62 	bl	8001f20 <TS_IO_Read>
 800365c:	4603      	mov	r3, r0
 800365e:	753b      	strb	r3, [r7, #20]
    * pWeight = (ucReadData & FT5336_TOUCH_WEIGHT_MASK) >> FT5336_TOUCH_WEIGHT_SHIFT;
 8003660:	7d3b      	ldrb	r3, [r7, #20]
 8003662:	b2db      	uxtb	r3, r3
 8003664:	461a      	mov	r2, r3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	601a      	str	r2, [r3, #0]

    /* Read area of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPMisc);
 800366a:	89fb      	ldrh	r3, [r7, #14]
 800366c:	b2db      	uxtb	r3, r3
 800366e:	7d7a      	ldrb	r2, [r7, #21]
 8003670:	4611      	mov	r1, r2
 8003672:	4618      	mov	r0, r3
 8003674:	f7fe fc54 	bl	8001f20 <TS_IO_Read>
 8003678:	4603      	mov	r3, r0
 800367a:	753b      	strb	r3, [r7, #20]
    * pArea = (ucReadData & FT5336_TOUCH_AREA_MASK) >> FT5336_TOUCH_AREA_SHIFT;
 800367c:	7d3b      	ldrb	r3, [r7, #20]
 800367e:	b2db      	uxtb	r3, r3
 8003680:	111b      	asrs	r3, r3, #4
 8003682:	f003 0204 	and.w	r2, r3, #4
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	601a      	str	r2, [r3, #0]

  } /* of if(touchIdx < ft5336_handle.currActiveTouchNb) */
}
 800368a:	bf00      	nop
 800368c:	3718      	adds	r7, #24
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	200005dc 	.word	0x200005dc

08003698 <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 8003698:	b480      	push	{r7}
 800369a:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 800369c:	4b03      	ldr	r3, [pc, #12]	; (80036ac <ft5336_Get_I2C_InitializedStatus+0x14>)
 800369e:	781b      	ldrb	r3, [r3, #0]
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
 80036aa:	bf00      	nop
 80036ac:	200005dc 	.word	0x200005dc

080036b0 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 80036b4:	f7ff fff0 	bl	8003698 <ft5336_Get_I2C_InitializedStatus>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d104      	bne.n	80036c8 <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 80036be:	f7fe fc0b 	bl	8001ed8 <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 80036c2:	4b02      	ldr	r3, [pc, #8]	; (80036cc <ft5336_I2C_InitializeIfRequired+0x1c>)
 80036c4:	2201      	movs	r2, #1
 80036c6:	701a      	strb	r2, [r3, #0]
  }
}
 80036c8:	bf00      	nop
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	200005dc 	.word	0x200005dc

080036d0 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b085      	sub	sp, #20
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	4603      	mov	r3, r0
 80036d8:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 80036da:	2300      	movs	r3, #0
 80036dc:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 80036de:	68fb      	ldr	r3, [r7, #12]
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3714      	adds	r7, #20
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036f0:	2003      	movs	r0, #3
 80036f2:	f000 f94d 	bl	8003990 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80036f6:	2000      	movs	r0, #0
 80036f8:	f000 f806 	bl	8003708 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80036fc:	f7fd ff72 	bl	80015e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	4618      	mov	r0, r3
 8003704:	bd80      	pop	{r7, pc}
	...

08003708 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b082      	sub	sp, #8
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003710:	4b12      	ldr	r3, [pc, #72]	; (800375c <HAL_InitTick+0x54>)
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	4b12      	ldr	r3, [pc, #72]	; (8003760 <HAL_InitTick+0x58>)
 8003716:	781b      	ldrb	r3, [r3, #0]
 8003718:	4619      	mov	r1, r3
 800371a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800371e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003722:	fbb2 f3f3 	udiv	r3, r2, r3
 8003726:	4618      	mov	r0, r3
 8003728:	f000 f967 	bl	80039fa <HAL_SYSTICK_Config>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e00e      	b.n	8003754 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2b0f      	cmp	r3, #15
 800373a:	d80a      	bhi.n	8003752 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800373c:	2200      	movs	r2, #0
 800373e:	6879      	ldr	r1, [r7, #4]
 8003740:	f04f 30ff 	mov.w	r0, #4294967295
 8003744:	f000 f92f 	bl	80039a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003748:	4a06      	ldr	r2, [pc, #24]	; (8003764 <HAL_InitTick+0x5c>)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800374e:	2300      	movs	r3, #0
 8003750:	e000      	b.n	8003754 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
}
 8003754:	4618      	mov	r0, r3
 8003756:	3708      	adds	r7, #8
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}
 800375c:	20000004 	.word	0x20000004
 8003760:	20000040 	.word	0x20000040
 8003764:	2000003c 	.word	0x2000003c

08003768 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003768:	b480      	push	{r7}
 800376a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800376c:	4b06      	ldr	r3, [pc, #24]	; (8003788 <HAL_IncTick+0x20>)
 800376e:	781b      	ldrb	r3, [r3, #0]
 8003770:	461a      	mov	r2, r3
 8003772:	4b06      	ldr	r3, [pc, #24]	; (800378c <HAL_IncTick+0x24>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4413      	add	r3, r2
 8003778:	4a04      	ldr	r2, [pc, #16]	; (800378c <HAL_IncTick+0x24>)
 800377a:	6013      	str	r3, [r2, #0]
}
 800377c:	bf00      	nop
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr
 8003786:	bf00      	nop
 8003788:	20000040 	.word	0x20000040
 800378c:	200005e4 	.word	0x200005e4

08003790 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003790:	b480      	push	{r7}
 8003792:	af00      	add	r7, sp, #0
  return uwTick;
 8003794:	4b03      	ldr	r3, [pc, #12]	; (80037a4 <HAL_GetTick+0x14>)
 8003796:	681b      	ldr	r3, [r3, #0]
}
 8003798:	4618      	mov	r0, r3
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	200005e4 	.word	0x200005e4

080037a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80037b0:	f7ff ffee 	bl	8003790 <HAL_GetTick>
 80037b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037c0:	d005      	beq.n	80037ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80037c2:	4b0a      	ldr	r3, [pc, #40]	; (80037ec <HAL_Delay+0x44>)
 80037c4:	781b      	ldrb	r3, [r3, #0]
 80037c6:	461a      	mov	r2, r3
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	4413      	add	r3, r2
 80037cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80037ce:	bf00      	nop
 80037d0:	f7ff ffde 	bl	8003790 <HAL_GetTick>
 80037d4:	4602      	mov	r2, r0
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	68fa      	ldr	r2, [r7, #12]
 80037dc:	429a      	cmp	r2, r3
 80037de:	d8f7      	bhi.n	80037d0 <HAL_Delay+0x28>
  {
  }
}
 80037e0:	bf00      	nop
 80037e2:	bf00      	nop
 80037e4:	3710      	adds	r7, #16
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	20000040 	.word	0x20000040

080037f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b085      	sub	sp, #20
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f003 0307 	and.w	r3, r3, #7
 80037fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003800:	4b0b      	ldr	r3, [pc, #44]	; (8003830 <__NVIC_SetPriorityGrouping+0x40>)
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003806:	68ba      	ldr	r2, [r7, #8]
 8003808:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800380c:	4013      	ands	r3, r2
 800380e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003818:	4b06      	ldr	r3, [pc, #24]	; (8003834 <__NVIC_SetPriorityGrouping+0x44>)
 800381a:	4313      	orrs	r3, r2
 800381c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800381e:	4a04      	ldr	r2, [pc, #16]	; (8003830 <__NVIC_SetPriorityGrouping+0x40>)
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	60d3      	str	r3, [r2, #12]
}
 8003824:	bf00      	nop
 8003826:	3714      	adds	r7, #20
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr
 8003830:	e000ed00 	.word	0xe000ed00
 8003834:	05fa0000 	.word	0x05fa0000

08003838 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003838:	b480      	push	{r7}
 800383a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800383c:	4b04      	ldr	r3, [pc, #16]	; (8003850 <__NVIC_GetPriorityGrouping+0x18>)
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	0a1b      	lsrs	r3, r3, #8
 8003842:	f003 0307 	and.w	r3, r3, #7
}
 8003846:	4618      	mov	r0, r3
 8003848:	46bd      	mov	sp, r7
 800384a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384e:	4770      	bx	lr
 8003850:	e000ed00 	.word	0xe000ed00

08003854 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
 800385a:	4603      	mov	r3, r0
 800385c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800385e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003862:	2b00      	cmp	r3, #0
 8003864:	db0b      	blt.n	800387e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003866:	79fb      	ldrb	r3, [r7, #7]
 8003868:	f003 021f 	and.w	r2, r3, #31
 800386c:	4907      	ldr	r1, [pc, #28]	; (800388c <__NVIC_EnableIRQ+0x38>)
 800386e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003872:	095b      	lsrs	r3, r3, #5
 8003874:	2001      	movs	r0, #1
 8003876:	fa00 f202 	lsl.w	r2, r0, r2
 800387a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800387e:	bf00      	nop
 8003880:	370c      	adds	r7, #12
 8003882:	46bd      	mov	sp, r7
 8003884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003888:	4770      	bx	lr
 800388a:	bf00      	nop
 800388c:	e000e100 	.word	0xe000e100

08003890 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	4603      	mov	r3, r0
 8003898:	6039      	str	r1, [r7, #0]
 800389a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800389c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	db0a      	blt.n	80038ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	b2da      	uxtb	r2, r3
 80038a8:	490c      	ldr	r1, [pc, #48]	; (80038dc <__NVIC_SetPriority+0x4c>)
 80038aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ae:	0112      	lsls	r2, r2, #4
 80038b0:	b2d2      	uxtb	r2, r2
 80038b2:	440b      	add	r3, r1
 80038b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038b8:	e00a      	b.n	80038d0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	b2da      	uxtb	r2, r3
 80038be:	4908      	ldr	r1, [pc, #32]	; (80038e0 <__NVIC_SetPriority+0x50>)
 80038c0:	79fb      	ldrb	r3, [r7, #7]
 80038c2:	f003 030f 	and.w	r3, r3, #15
 80038c6:	3b04      	subs	r3, #4
 80038c8:	0112      	lsls	r2, r2, #4
 80038ca:	b2d2      	uxtb	r2, r2
 80038cc:	440b      	add	r3, r1
 80038ce:	761a      	strb	r2, [r3, #24]
}
 80038d0:	bf00      	nop
 80038d2:	370c      	adds	r7, #12
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr
 80038dc:	e000e100 	.word	0xe000e100
 80038e0:	e000ed00 	.word	0xe000ed00

080038e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b089      	sub	sp, #36	; 0x24
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	60f8      	str	r0, [r7, #12]
 80038ec:	60b9      	str	r1, [r7, #8]
 80038ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f003 0307 	and.w	r3, r3, #7
 80038f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	f1c3 0307 	rsb	r3, r3, #7
 80038fe:	2b04      	cmp	r3, #4
 8003900:	bf28      	it	cs
 8003902:	2304      	movcs	r3, #4
 8003904:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	3304      	adds	r3, #4
 800390a:	2b06      	cmp	r3, #6
 800390c:	d902      	bls.n	8003914 <NVIC_EncodePriority+0x30>
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	3b03      	subs	r3, #3
 8003912:	e000      	b.n	8003916 <NVIC_EncodePriority+0x32>
 8003914:	2300      	movs	r3, #0
 8003916:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003918:	f04f 32ff 	mov.w	r2, #4294967295
 800391c:	69bb      	ldr	r3, [r7, #24]
 800391e:	fa02 f303 	lsl.w	r3, r2, r3
 8003922:	43da      	mvns	r2, r3
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	401a      	ands	r2, r3
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800392c:	f04f 31ff 	mov.w	r1, #4294967295
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	fa01 f303 	lsl.w	r3, r1, r3
 8003936:	43d9      	mvns	r1, r3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800393c:	4313      	orrs	r3, r2
         );
}
 800393e:	4618      	mov	r0, r3
 8003940:	3724      	adds	r7, #36	; 0x24
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr
	...

0800394c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b082      	sub	sp, #8
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	3b01      	subs	r3, #1
 8003958:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800395c:	d301      	bcc.n	8003962 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800395e:	2301      	movs	r3, #1
 8003960:	e00f      	b.n	8003982 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003962:	4a0a      	ldr	r2, [pc, #40]	; (800398c <SysTick_Config+0x40>)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	3b01      	subs	r3, #1
 8003968:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800396a:	210f      	movs	r1, #15
 800396c:	f04f 30ff 	mov.w	r0, #4294967295
 8003970:	f7ff ff8e 	bl	8003890 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003974:	4b05      	ldr	r3, [pc, #20]	; (800398c <SysTick_Config+0x40>)
 8003976:	2200      	movs	r2, #0
 8003978:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800397a:	4b04      	ldr	r3, [pc, #16]	; (800398c <SysTick_Config+0x40>)
 800397c:	2207      	movs	r2, #7
 800397e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003980:	2300      	movs	r3, #0
}
 8003982:	4618      	mov	r0, r3
 8003984:	3708      	adds	r7, #8
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	e000e010 	.word	0xe000e010

08003990 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b082      	sub	sp, #8
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	f7ff ff29 	bl	80037f0 <__NVIC_SetPriorityGrouping>
}
 800399e:	bf00      	nop
 80039a0:	3708      	adds	r7, #8
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}

080039a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039a6:	b580      	push	{r7, lr}
 80039a8:	b086      	sub	sp, #24
 80039aa:	af00      	add	r7, sp, #0
 80039ac:	4603      	mov	r3, r0
 80039ae:	60b9      	str	r1, [r7, #8]
 80039b0:	607a      	str	r2, [r7, #4]
 80039b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80039b4:	2300      	movs	r3, #0
 80039b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039b8:	f7ff ff3e 	bl	8003838 <__NVIC_GetPriorityGrouping>
 80039bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	68b9      	ldr	r1, [r7, #8]
 80039c2:	6978      	ldr	r0, [r7, #20]
 80039c4:	f7ff ff8e 	bl	80038e4 <NVIC_EncodePriority>
 80039c8:	4602      	mov	r2, r0
 80039ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039ce:	4611      	mov	r1, r2
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7ff ff5d 	bl	8003890 <__NVIC_SetPriority>
}
 80039d6:	bf00      	nop
 80039d8:	3718      	adds	r7, #24
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}

080039de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039de:	b580      	push	{r7, lr}
 80039e0:	b082      	sub	sp, #8
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	4603      	mov	r3, r0
 80039e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ec:	4618      	mov	r0, r3
 80039ee:	f7ff ff31 	bl	8003854 <__NVIC_EnableIRQ>
}
 80039f2:	bf00      	nop
 80039f4:	3708      	adds	r7, #8
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}

080039fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039fa:	b580      	push	{r7, lr}
 80039fc:	b082      	sub	sp, #8
 80039fe:	af00      	add	r7, sp, #0
 8003a00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f7ff ffa2 	bl	800394c <SysTick_Config>
 8003a08:	4603      	mov	r3, r0
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3708      	adds	r7, #8
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
	...

08003a14 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b086      	sub	sp, #24
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003a20:	f7ff feb6 	bl	8003790 <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d101      	bne.n	8003a30 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e099      	b.n	8003b64 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2202      	movs	r2, #2
 8003a34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f022 0201 	bic.w	r2, r2, #1
 8003a4e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a50:	e00f      	b.n	8003a72 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a52:	f7ff fe9d 	bl	8003790 <HAL_GetTick>
 8003a56:	4602      	mov	r2, r0
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	2b05      	cmp	r3, #5
 8003a5e:	d908      	bls.n	8003a72 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2220      	movs	r2, #32
 8003a64:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2203      	movs	r2, #3
 8003a6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	e078      	b.n	8003b64 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0301 	and.w	r3, r3, #1
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d1e8      	bne.n	8003a52 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003a88:	697a      	ldr	r2, [r7, #20]
 8003a8a:	4b38      	ldr	r3, [pc, #224]	; (8003b6c <HAL_DMA_Init+0x158>)
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685a      	ldr	r2, [r3, #4]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	691b      	ldr	r3, [r3, #16]
 8003aa4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aaa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	699b      	ldr	r3, [r3, #24]
 8003ab0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ab6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a1b      	ldr	r3, [r3, #32]
 8003abc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003abe:	697a      	ldr	r2, [r7, #20]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac8:	2b04      	cmp	r3, #4
 8003aca:	d107      	bne.n	8003adc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	697a      	ldr	r2, [r7, #20]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	697a      	ldr	r2, [r7, #20]
 8003ae2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	f023 0307 	bic.w	r3, r3, #7
 8003af2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af8:	697a      	ldr	r2, [r7, #20]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b02:	2b04      	cmp	r3, #4
 8003b04:	d117      	bne.n	8003b36 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b0a:	697a      	ldr	r2, [r7, #20]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d00e      	beq.n	8003b36 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f000 f8bd 	bl	8003c98 <DMA_CheckFifoParam>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d008      	beq.n	8003b36 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2240      	movs	r2, #64	; 0x40
 8003b28:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003b32:	2301      	movs	r3, #1
 8003b34:	e016      	b.n	8003b64 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	697a      	ldr	r2, [r7, #20]
 8003b3c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f000 f874 	bl	8003c2c <DMA_CalcBaseAndBitshift>
 8003b44:	4603      	mov	r3, r0
 8003b46:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b4c:	223f      	movs	r2, #63	; 0x3f
 8003b4e:	409a      	lsls	r2, r3
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003b62:	2300      	movs	r3, #0
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3718      	adds	r7, #24
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	f010803f 	.word	0xf010803f

08003b70 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d101      	bne.n	8003b82 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e050      	b.n	8003c24 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	2b02      	cmp	r3, #2
 8003b8c:	d101      	bne.n	8003b92 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003b8e:	2302      	movs	r3, #2
 8003b90:	e048      	b.n	8003c24 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f022 0201 	bic.w	r2, r2, #1
 8003ba0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	2221      	movs	r2, #33	; 0x21
 8003bd0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f000 f82a 	bl	8003c2c <DMA_CalcBaseAndBitshift>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003be0:	223f      	movs	r2, #63	; 0x3f
 8003be2:	409a      	lsls	r2, r3
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2200      	movs	r2, #0
 8003c04:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003c22:	2300      	movs	r3, #0
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3710      	adds	r7, #16
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b085      	sub	sp, #20
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	3b10      	subs	r3, #16
 8003c3c:	4a13      	ldr	r2, [pc, #76]	; (8003c8c <DMA_CalcBaseAndBitshift+0x60>)
 8003c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c42:	091b      	lsrs	r3, r3, #4
 8003c44:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003c46:	4a12      	ldr	r2, [pc, #72]	; (8003c90 <DMA_CalcBaseAndBitshift+0x64>)
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	4413      	add	r3, r2
 8003c4c:	781b      	ldrb	r3, [r3, #0]
 8003c4e:	461a      	mov	r2, r3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2b03      	cmp	r3, #3
 8003c58:	d908      	bls.n	8003c6c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	461a      	mov	r2, r3
 8003c60:	4b0c      	ldr	r3, [pc, #48]	; (8003c94 <DMA_CalcBaseAndBitshift+0x68>)
 8003c62:	4013      	ands	r3, r2
 8003c64:	1d1a      	adds	r2, r3, #4
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	659a      	str	r2, [r3, #88]	; 0x58
 8003c6a:	e006      	b.n	8003c7a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	461a      	mov	r2, r3
 8003c72:	4b08      	ldr	r3, [pc, #32]	; (8003c94 <DMA_CalcBaseAndBitshift+0x68>)
 8003c74:	4013      	ands	r3, r2
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3714      	adds	r7, #20
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr
 8003c8a:	bf00      	nop
 8003c8c:	aaaaaaab 	.word	0xaaaaaaab
 8003c90:	08009ffc 	.word	0x08009ffc
 8003c94:	fffffc00 	.word	0xfffffc00

08003c98 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b085      	sub	sp, #20
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ca8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	699b      	ldr	r3, [r3, #24]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d11f      	bne.n	8003cf2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	2b03      	cmp	r3, #3
 8003cb6:	d856      	bhi.n	8003d66 <DMA_CheckFifoParam+0xce>
 8003cb8:	a201      	add	r2, pc, #4	; (adr r2, 8003cc0 <DMA_CheckFifoParam+0x28>)
 8003cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cbe:	bf00      	nop
 8003cc0:	08003cd1 	.word	0x08003cd1
 8003cc4:	08003ce3 	.word	0x08003ce3
 8003cc8:	08003cd1 	.word	0x08003cd1
 8003ccc:	08003d67 	.word	0x08003d67
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cd4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d046      	beq.n	8003d6a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ce0:	e043      	b.n	8003d6a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ce6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003cea:	d140      	bne.n	8003d6e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cf0:	e03d      	b.n	8003d6e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	699b      	ldr	r3, [r3, #24]
 8003cf6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cfa:	d121      	bne.n	8003d40 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	2b03      	cmp	r3, #3
 8003d00:	d837      	bhi.n	8003d72 <DMA_CheckFifoParam+0xda>
 8003d02:	a201      	add	r2, pc, #4	; (adr r2, 8003d08 <DMA_CheckFifoParam+0x70>)
 8003d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d08:	08003d19 	.word	0x08003d19
 8003d0c:	08003d1f 	.word	0x08003d1f
 8003d10:	08003d19 	.word	0x08003d19
 8003d14:	08003d31 	.word	0x08003d31
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	73fb      	strb	r3, [r7, #15]
      break;
 8003d1c:	e030      	b.n	8003d80 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d22:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d025      	beq.n	8003d76 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d2e:	e022      	b.n	8003d76 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d34:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d38:	d11f      	bne.n	8003d7a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003d3e:	e01c      	b.n	8003d7a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d903      	bls.n	8003d4e <DMA_CheckFifoParam+0xb6>
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	2b03      	cmp	r3, #3
 8003d4a:	d003      	beq.n	8003d54 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003d4c:	e018      	b.n	8003d80 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	73fb      	strb	r3, [r7, #15]
      break;
 8003d52:	e015      	b.n	8003d80 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d00e      	beq.n	8003d7e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	73fb      	strb	r3, [r7, #15]
      break;
 8003d64:	e00b      	b.n	8003d7e <DMA_CheckFifoParam+0xe6>
      break;
 8003d66:	bf00      	nop
 8003d68:	e00a      	b.n	8003d80 <DMA_CheckFifoParam+0xe8>
      break;
 8003d6a:	bf00      	nop
 8003d6c:	e008      	b.n	8003d80 <DMA_CheckFifoParam+0xe8>
      break;
 8003d6e:	bf00      	nop
 8003d70:	e006      	b.n	8003d80 <DMA_CheckFifoParam+0xe8>
      break;
 8003d72:	bf00      	nop
 8003d74:	e004      	b.n	8003d80 <DMA_CheckFifoParam+0xe8>
      break;
 8003d76:	bf00      	nop
 8003d78:	e002      	b.n	8003d80 <DMA_CheckFifoParam+0xe8>
      break;   
 8003d7a:	bf00      	nop
 8003d7c:	e000      	b.n	8003d80 <DMA_CheckFifoParam+0xe8>
      break;
 8003d7e:	bf00      	nop
    }
  } 
  
  return status; 
 8003d80:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3714      	adds	r7, #20
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop

08003d90 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b082      	sub	sp, #8
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d101      	bne.n	8003da2 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e039      	b.n	8003e16 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d106      	bne.n	8003dbc <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f7fd fc38 	bl	800162c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2202      	movs	r2, #2
 8003dc0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685a      	ldr	r2, [r3, #4]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	430a      	orrs	r2, r1
 8003dd8:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003de0:	f023 0107 	bic.w	r1, r3, #7
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	689a      	ldr	r2, [r3, #8]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	430a      	orrs	r2, r1
 8003dee:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003df6:	4b0a      	ldr	r3, [pc, #40]	; (8003e20 <HAL_DMA2D_Init+0x90>)
 8003df8:	4013      	ands	r3, r2
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	68d1      	ldr	r1, [r2, #12]
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	6812      	ldr	r2, [r2, #0]
 8003e02:	430b      	orrs	r3, r1
 8003e04:	6413      	str	r3, [r2, #64]	; 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8003e14:	2300      	movs	r3, #0
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3708      	adds	r7, #8
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	ffffc000 	.word	0xffffc000

08003e24 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b086      	sub	sp, #24
 8003e28:	af02      	add	r7, sp, #8
 8003e2a:	60f8      	str	r0, [r7, #12]
 8003e2c:	60b9      	str	r1, [r7, #8]
 8003e2e:	607a      	str	r2, [r7, #4]
 8003e30:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d101      	bne.n	8003e40 <HAL_DMA2D_Start+0x1c>
 8003e3c:	2302      	movs	r3, #2
 8003e3e:	e018      	b.n	8003e72 <HAL_DMA2D_Start+0x4e>
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2201      	movs	r2, #1
 8003e44:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2202      	movs	r2, #2
 8003e4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8003e50:	69bb      	ldr	r3, [r7, #24]
 8003e52:	9300      	str	r3, [sp, #0]
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	68b9      	ldr	r1, [r7, #8]
 8003e5a:	68f8      	ldr	r0, [r7, #12]
 8003e5c:	f000 f988 	bl	8004170 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f042 0201 	orr.w	r2, r2, #1
 8003e6e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003e70:	2300      	movs	r3, #0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3710      	adds	r7, #16
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}

08003e7a <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8003e7a:	b580      	push	{r7, lr}
 8003e7c:	b086      	sub	sp, #24
 8003e7e:	af00      	add	r7, sp, #0
 8003e80:	6078      	str	r0, [r7, #4]
 8003e82:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8003e84:	2300      	movs	r3, #0
 8003e86:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0301 	and.w	r3, r3, #1
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d056      	beq.n	8003f44 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003e96:	f7ff fc7b 	bl	8003790 <HAL_GetTick>
 8003e9a:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003e9c:	e04b      	b.n	8003f36 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d023      	beq.n	8003ef8 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f003 0320 	and.w	r3, r3, #32
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d005      	beq.n	8003ec6 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ebe:	f043 0202 	orr.w	r2, r3, #2
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f003 0301 	and.w	r3, r3, #1
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d005      	beq.n	8003edc <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ed4:	f043 0201 	orr.w	r2, r3, #1
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	2221      	movs	r2, #33	; 0x21
 8003ee2:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2204      	movs	r2, #4
 8003ee8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e0a5      	b.n	8004044 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003efe:	d01a      	beq.n	8003f36 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003f00:	f7ff fc46 	bl	8003790 <HAL_GetTick>
 8003f04:	4602      	mov	r2, r0
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	1ad3      	subs	r3, r2, r3
 8003f0a:	683a      	ldr	r2, [r7, #0]
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d302      	bcc.n	8003f16 <HAL_DMA2D_PollForTransfer+0x9c>
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d10f      	bne.n	8003f36 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f1a:	f043 0220 	orr.w	r2, r3, #32
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2203      	movs	r2, #3
 8003f26:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e086      	b.n	8004044 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	f003 0302 	and.w	r3, r3, #2
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d0ac      	beq.n	8003e9e <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	69db      	ldr	r3, [r3, #28]
 8003f4a:	f003 0320 	and.w	r3, r3, #32
 8003f4e:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f56:	f003 0320 	and.w	r3, r3, #32
 8003f5a:	693a      	ldr	r2, [r7, #16]
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d061      	beq.n	800402a <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003f66:	f7ff fc13 	bl	8003790 <HAL_GetTick>
 8003f6a:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003f6c:	e056      	b.n	800401c <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d02e      	beq.n	8003fde <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f003 0308 	and.w	r3, r3, #8
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d005      	beq.n	8003f96 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f8e:	f043 0204 	orr.w	r2, r3, #4
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	f003 0320 	and.w	r3, r3, #32
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d005      	beq.n	8003fac <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fa4:	f043 0202 	orr.w	r2, r3, #2
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f003 0301 	and.w	r3, r3, #1
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d005      	beq.n	8003fc2 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fba:	f043 0201 	orr.w	r2, r3, #1
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	2229      	movs	r2, #41	; 0x29
 8003fc8:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2204      	movs	r2, #4
 8003fce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e032      	b.n	8004044 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fe4:	d01a      	beq.n	800401c <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003fe6:	f7ff fbd3 	bl	8003790 <HAL_GetTick>
 8003fea:	4602      	mov	r2, r0
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	1ad3      	subs	r3, r2, r3
 8003ff0:	683a      	ldr	r2, [r7, #0]
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d302      	bcc.n	8003ffc <HAL_DMA2D_PollForTransfer+0x182>
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d10f      	bne.n	800401c <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004000:	f043 0220 	orr.w	r2, r3, #32
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2203      	movs	r2, #3
 800400c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e013      	b.n	8004044 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	f003 0310 	and.w	r3, r3, #16
 8004026:	2b00      	cmp	r3, #0
 8004028:	d0a1      	beq.n	8003f6e <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	2212      	movs	r2, #18
 8004030:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2201      	movs	r2, #1
 8004036:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004042:	2300      	movs	r3, #0
}
 8004044:	4618      	mov	r0, r3
 8004046:	3718      	adds	r7, #24
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}

0800404c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 800404c:	b480      	push	{r7}
 800404e:	b087      	sub	sp, #28
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
 8004054:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004064:	2b01      	cmp	r3, #1
 8004066:	d101      	bne.n	800406c <HAL_DMA2D_ConfigLayer+0x20>
 8004068:	2302      	movs	r3, #2
 800406a:	e079      	b.n	8004160 <HAL_DMA2D_ConfigLayer+0x114>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2202      	movs	r2, #2
 8004078:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	011b      	lsls	r3, r3, #4
 8004080:	3318      	adds	r3, #24
 8004082:	687a      	ldr	r2, [r7, #4]
 8004084:	4413      	add	r3, r2
 8004086:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	685a      	ldr	r2, [r3, #4]
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	041b      	lsls	r3, r3, #16
 8004092:	4313      	orrs	r3, r2
 8004094:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8004096:	4b35      	ldr	r3, [pc, #212]	; (800416c <HAL_DMA2D_ConfigLayer+0x120>)
 8004098:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	2b0a      	cmp	r3, #10
 80040a0:	d003      	beq.n	80040aa <HAL_DMA2D_ConfigLayer+0x5e>
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	2b09      	cmp	r3, #9
 80040a8:	d107      	bne.n	80040ba <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	68db      	ldr	r3, [r3, #12]
 80040ae:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80040b2:	697a      	ldr	r2, [r7, #20]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	617b      	str	r3, [r7, #20]
 80040b8:	e005      	b.n	80040c6 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	061b      	lsls	r3, r3, #24
 80040c0:	697a      	ldr	r2, [r7, #20]
 80040c2:	4313      	orrs	r3, r2
 80040c4:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d120      	bne.n	800410e <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	43db      	mvns	r3, r3
 80040d6:	ea02 0103 	and.w	r1, r2, r3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	697a      	ldr	r2, [r7, #20]
 80040e0:	430a      	orrs	r2, r1
 80040e2:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	693a      	ldr	r2, [r7, #16]
 80040ea:	6812      	ldr	r2, [r2, #0]
 80040ec:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	2b0a      	cmp	r3, #10
 80040f4:	d003      	beq.n	80040fe <HAL_DMA2D_ConfigLayer+0xb2>
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	2b09      	cmp	r3, #9
 80040fc:	d127      	bne.n	800414e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	68da      	ldr	r2, [r3, #12]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800410a:	629a      	str	r2, [r3, #40]	; 0x28
 800410c:	e01f      	b.n	800414e <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	69da      	ldr	r2, [r3, #28]
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	43db      	mvns	r3, r3
 8004118:	ea02 0103 	and.w	r1, r2, r3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	697a      	ldr	r2, [r7, #20]
 8004122:	430a      	orrs	r2, r1
 8004124:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	693a      	ldr	r2, [r7, #16]
 800412c:	6812      	ldr	r2, [r2, #0]
 800412e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	2b0a      	cmp	r3, #10
 8004136:	d003      	beq.n	8004140 <HAL_DMA2D_ConfigLayer+0xf4>
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	2b09      	cmp	r3, #9
 800413e:	d106      	bne.n	800414e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	68da      	ldr	r2, [r3, #12]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800414c:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2201      	movs	r2, #1
 8004152:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800415e:	2300      	movs	r3, #0
}
 8004160:	4618      	mov	r0, r3
 8004162:	371c      	adds	r7, #28
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr
 800416c:	ff03000f 	.word	0xff03000f

08004170 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8004170:	b480      	push	{r7}
 8004172:	b08b      	sub	sp, #44	; 0x2c
 8004174:	af00      	add	r7, sp, #0
 8004176:	60f8      	str	r0, [r7, #12]
 8004178:	60b9      	str	r1, [r7, #8]
 800417a:	607a      	str	r2, [r7, #4]
 800417c:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004184:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	041a      	lsls	r2, r3, #16
 800418c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800418e:	431a      	orrs	r2, r3
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	430a      	orrs	r2, r1
 8004196:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80041a8:	d174      	bne.n	8004294 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80041b0:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80041b8:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80041c0:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d108      	bne.n	80041e2 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 80041d0:	69ba      	ldr	r2, [r7, #24]
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	431a      	orrs	r2, r3
 80041d6:	6a3b      	ldr	r3, [r7, #32]
 80041d8:	4313      	orrs	r3, r2
 80041da:	697a      	ldr	r2, [r7, #20]
 80041dc:	4313      	orrs	r3, r2
 80041de:	627b      	str	r3, [r7, #36]	; 0x24
 80041e0:	e053      	b.n	800428a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d106      	bne.n	80041f8 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 80041ea:	69ba      	ldr	r2, [r7, #24]
 80041ec:	69fb      	ldr	r3, [r7, #28]
 80041ee:	4313      	orrs	r3, r2
 80041f0:	697a      	ldr	r2, [r7, #20]
 80041f2:	4313      	orrs	r3, r2
 80041f4:	627b      	str	r3, [r7, #36]	; 0x24
 80041f6:	e048      	b.n	800428a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	2b02      	cmp	r3, #2
 80041fe:	d111      	bne.n	8004224 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004200:	69fb      	ldr	r3, [r7, #28]
 8004202:	0cdb      	lsrs	r3, r3, #19
 8004204:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8004206:	69bb      	ldr	r3, [r7, #24]
 8004208:	0a9b      	lsrs	r3, r3, #10
 800420a:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	08db      	lsrs	r3, r3, #3
 8004210:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8004212:	69bb      	ldr	r3, [r7, #24]
 8004214:	015a      	lsls	r2, r3, #5
 8004216:	69fb      	ldr	r3, [r7, #28]
 8004218:	02db      	lsls	r3, r3, #11
 800421a:	4313      	orrs	r3, r2
 800421c:	697a      	ldr	r2, [r7, #20]
 800421e:	4313      	orrs	r3, r2
 8004220:	627b      	str	r3, [r7, #36]	; 0x24
 8004222:	e032      	b.n	800428a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	2b03      	cmp	r3, #3
 800422a:	d117      	bne.n	800425c <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 800422c:	6a3b      	ldr	r3, [r7, #32]
 800422e:	0fdb      	lsrs	r3, r3, #31
 8004230:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	0cdb      	lsrs	r3, r3, #19
 8004236:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8004238:	69bb      	ldr	r3, [r7, #24]
 800423a:	0adb      	lsrs	r3, r3, #11
 800423c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	08db      	lsrs	r3, r3, #3
 8004242:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8004244:	69bb      	ldr	r3, [r7, #24]
 8004246:	015a      	lsls	r2, r3, #5
 8004248:	69fb      	ldr	r3, [r7, #28]
 800424a:	029b      	lsls	r3, r3, #10
 800424c:	431a      	orrs	r2, r3
 800424e:	6a3b      	ldr	r3, [r7, #32]
 8004250:	03db      	lsls	r3, r3, #15
 8004252:	4313      	orrs	r3, r2
 8004254:	697a      	ldr	r2, [r7, #20]
 8004256:	4313      	orrs	r3, r2
 8004258:	627b      	str	r3, [r7, #36]	; 0x24
 800425a:	e016      	b.n	800428a <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 800425c:	6a3b      	ldr	r3, [r7, #32]
 800425e:	0f1b      	lsrs	r3, r3, #28
 8004260:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	0d1b      	lsrs	r3, r3, #20
 8004266:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8004268:	69bb      	ldr	r3, [r7, #24]
 800426a:	0b1b      	lsrs	r3, r3, #12
 800426c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	091b      	lsrs	r3, r3, #4
 8004272:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8004274:	69bb      	ldr	r3, [r7, #24]
 8004276:	011a      	lsls	r2, r3, #4
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	021b      	lsls	r3, r3, #8
 800427c:	431a      	orrs	r2, r3
 800427e:	6a3b      	ldr	r3, [r7, #32]
 8004280:	031b      	lsls	r3, r3, #12
 8004282:	4313      	orrs	r3, r2
 8004284:	697a      	ldr	r2, [r7, #20]
 8004286:	4313      	orrs	r3, r2
 8004288:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004290:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8004292:	e003      	b.n	800429c <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	68ba      	ldr	r2, [r7, #8]
 800429a:	60da      	str	r2, [r3, #12]
}
 800429c:	bf00      	nop
 800429e:	372c      	adds	r7, #44	; 0x2c
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr

080042a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b089      	sub	sp, #36	; 0x24
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
 80042b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80042b2:	2300      	movs	r3, #0
 80042b4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80042b6:	2300      	movs	r3, #0
 80042b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80042ba:	2300      	movs	r3, #0
 80042bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80042be:	2300      	movs	r3, #0
 80042c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80042c2:	2300      	movs	r3, #0
 80042c4:	61fb      	str	r3, [r7, #28]
 80042c6:	e175      	b.n	80045b4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80042c8:	2201      	movs	r2, #1
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	fa02 f303 	lsl.w	r3, r2, r3
 80042d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	697a      	ldr	r2, [r7, #20]
 80042d8:	4013      	ands	r3, r2
 80042da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80042dc:	693a      	ldr	r2, [r7, #16]
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	429a      	cmp	r2, r3
 80042e2:	f040 8164 	bne.w	80045ae <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	f003 0303 	and.w	r3, r3, #3
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d005      	beq.n	80042fe <HAL_GPIO_Init+0x56>
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	f003 0303 	and.w	r3, r3, #3
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d130      	bne.n	8004360 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004304:	69fb      	ldr	r3, [r7, #28]
 8004306:	005b      	lsls	r3, r3, #1
 8004308:	2203      	movs	r2, #3
 800430a:	fa02 f303 	lsl.w	r3, r2, r3
 800430e:	43db      	mvns	r3, r3
 8004310:	69ba      	ldr	r2, [r7, #24]
 8004312:	4013      	ands	r3, r2
 8004314:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	68da      	ldr	r2, [r3, #12]
 800431a:	69fb      	ldr	r3, [r7, #28]
 800431c:	005b      	lsls	r3, r3, #1
 800431e:	fa02 f303 	lsl.w	r3, r2, r3
 8004322:	69ba      	ldr	r2, [r7, #24]
 8004324:	4313      	orrs	r3, r2
 8004326:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	69ba      	ldr	r2, [r7, #24]
 800432c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004334:	2201      	movs	r2, #1
 8004336:	69fb      	ldr	r3, [r7, #28]
 8004338:	fa02 f303 	lsl.w	r3, r2, r3
 800433c:	43db      	mvns	r3, r3
 800433e:	69ba      	ldr	r2, [r7, #24]
 8004340:	4013      	ands	r3, r2
 8004342:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	091b      	lsrs	r3, r3, #4
 800434a:	f003 0201 	and.w	r2, r3, #1
 800434e:	69fb      	ldr	r3, [r7, #28]
 8004350:	fa02 f303 	lsl.w	r3, r2, r3
 8004354:	69ba      	ldr	r2, [r7, #24]
 8004356:	4313      	orrs	r3, r2
 8004358:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	69ba      	ldr	r2, [r7, #24]
 800435e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	f003 0303 	and.w	r3, r3, #3
 8004368:	2b03      	cmp	r3, #3
 800436a:	d017      	beq.n	800439c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004372:	69fb      	ldr	r3, [r7, #28]
 8004374:	005b      	lsls	r3, r3, #1
 8004376:	2203      	movs	r2, #3
 8004378:	fa02 f303 	lsl.w	r3, r2, r3
 800437c:	43db      	mvns	r3, r3
 800437e:	69ba      	ldr	r2, [r7, #24]
 8004380:	4013      	ands	r3, r2
 8004382:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	689a      	ldr	r2, [r3, #8]
 8004388:	69fb      	ldr	r3, [r7, #28]
 800438a:	005b      	lsls	r3, r3, #1
 800438c:	fa02 f303 	lsl.w	r3, r2, r3
 8004390:	69ba      	ldr	r2, [r7, #24]
 8004392:	4313      	orrs	r3, r2
 8004394:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	69ba      	ldr	r2, [r7, #24]
 800439a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f003 0303 	and.w	r3, r3, #3
 80043a4:	2b02      	cmp	r3, #2
 80043a6:	d123      	bne.n	80043f0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80043a8:	69fb      	ldr	r3, [r7, #28]
 80043aa:	08da      	lsrs	r2, r3, #3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	3208      	adds	r2, #8
 80043b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80043b6:	69fb      	ldr	r3, [r7, #28]
 80043b8:	f003 0307 	and.w	r3, r3, #7
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	220f      	movs	r2, #15
 80043c0:	fa02 f303 	lsl.w	r3, r2, r3
 80043c4:	43db      	mvns	r3, r3
 80043c6:	69ba      	ldr	r2, [r7, #24]
 80043c8:	4013      	ands	r3, r2
 80043ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	691a      	ldr	r2, [r3, #16]
 80043d0:	69fb      	ldr	r3, [r7, #28]
 80043d2:	f003 0307 	and.w	r3, r3, #7
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	fa02 f303 	lsl.w	r3, r2, r3
 80043dc:	69ba      	ldr	r2, [r7, #24]
 80043de:	4313      	orrs	r3, r2
 80043e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80043e2:	69fb      	ldr	r3, [r7, #28]
 80043e4:	08da      	lsrs	r2, r3, #3
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	3208      	adds	r2, #8
 80043ea:	69b9      	ldr	r1, [r7, #24]
 80043ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80043f6:	69fb      	ldr	r3, [r7, #28]
 80043f8:	005b      	lsls	r3, r3, #1
 80043fa:	2203      	movs	r2, #3
 80043fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004400:	43db      	mvns	r3, r3
 8004402:	69ba      	ldr	r2, [r7, #24]
 8004404:	4013      	ands	r3, r2
 8004406:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	f003 0203 	and.w	r2, r3, #3
 8004410:	69fb      	ldr	r3, [r7, #28]
 8004412:	005b      	lsls	r3, r3, #1
 8004414:	fa02 f303 	lsl.w	r3, r2, r3
 8004418:	69ba      	ldr	r2, [r7, #24]
 800441a:	4313      	orrs	r3, r2
 800441c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	69ba      	ldr	r2, [r7, #24]
 8004422:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800442c:	2b00      	cmp	r3, #0
 800442e:	f000 80be 	beq.w	80045ae <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004432:	4b66      	ldr	r3, [pc, #408]	; (80045cc <HAL_GPIO_Init+0x324>)
 8004434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004436:	4a65      	ldr	r2, [pc, #404]	; (80045cc <HAL_GPIO_Init+0x324>)
 8004438:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800443c:	6453      	str	r3, [r2, #68]	; 0x44
 800443e:	4b63      	ldr	r3, [pc, #396]	; (80045cc <HAL_GPIO_Init+0x324>)
 8004440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004442:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004446:	60fb      	str	r3, [r7, #12]
 8004448:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800444a:	4a61      	ldr	r2, [pc, #388]	; (80045d0 <HAL_GPIO_Init+0x328>)
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	089b      	lsrs	r3, r3, #2
 8004450:	3302      	adds	r3, #2
 8004452:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004456:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	f003 0303 	and.w	r3, r3, #3
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	220f      	movs	r2, #15
 8004462:	fa02 f303 	lsl.w	r3, r2, r3
 8004466:	43db      	mvns	r3, r3
 8004468:	69ba      	ldr	r2, [r7, #24]
 800446a:	4013      	ands	r3, r2
 800446c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4a58      	ldr	r2, [pc, #352]	; (80045d4 <HAL_GPIO_Init+0x32c>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d037      	beq.n	80044e6 <HAL_GPIO_Init+0x23e>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	4a57      	ldr	r2, [pc, #348]	; (80045d8 <HAL_GPIO_Init+0x330>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d031      	beq.n	80044e2 <HAL_GPIO_Init+0x23a>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	4a56      	ldr	r2, [pc, #344]	; (80045dc <HAL_GPIO_Init+0x334>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d02b      	beq.n	80044de <HAL_GPIO_Init+0x236>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	4a55      	ldr	r2, [pc, #340]	; (80045e0 <HAL_GPIO_Init+0x338>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d025      	beq.n	80044da <HAL_GPIO_Init+0x232>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4a54      	ldr	r2, [pc, #336]	; (80045e4 <HAL_GPIO_Init+0x33c>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d01f      	beq.n	80044d6 <HAL_GPIO_Init+0x22e>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4a53      	ldr	r2, [pc, #332]	; (80045e8 <HAL_GPIO_Init+0x340>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d019      	beq.n	80044d2 <HAL_GPIO_Init+0x22a>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a52      	ldr	r2, [pc, #328]	; (80045ec <HAL_GPIO_Init+0x344>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d013      	beq.n	80044ce <HAL_GPIO_Init+0x226>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	4a51      	ldr	r2, [pc, #324]	; (80045f0 <HAL_GPIO_Init+0x348>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d00d      	beq.n	80044ca <HAL_GPIO_Init+0x222>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a50      	ldr	r2, [pc, #320]	; (80045f4 <HAL_GPIO_Init+0x34c>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d007      	beq.n	80044c6 <HAL_GPIO_Init+0x21e>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a4f      	ldr	r2, [pc, #316]	; (80045f8 <HAL_GPIO_Init+0x350>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d101      	bne.n	80044c2 <HAL_GPIO_Init+0x21a>
 80044be:	2309      	movs	r3, #9
 80044c0:	e012      	b.n	80044e8 <HAL_GPIO_Init+0x240>
 80044c2:	230a      	movs	r3, #10
 80044c4:	e010      	b.n	80044e8 <HAL_GPIO_Init+0x240>
 80044c6:	2308      	movs	r3, #8
 80044c8:	e00e      	b.n	80044e8 <HAL_GPIO_Init+0x240>
 80044ca:	2307      	movs	r3, #7
 80044cc:	e00c      	b.n	80044e8 <HAL_GPIO_Init+0x240>
 80044ce:	2306      	movs	r3, #6
 80044d0:	e00a      	b.n	80044e8 <HAL_GPIO_Init+0x240>
 80044d2:	2305      	movs	r3, #5
 80044d4:	e008      	b.n	80044e8 <HAL_GPIO_Init+0x240>
 80044d6:	2304      	movs	r3, #4
 80044d8:	e006      	b.n	80044e8 <HAL_GPIO_Init+0x240>
 80044da:	2303      	movs	r3, #3
 80044dc:	e004      	b.n	80044e8 <HAL_GPIO_Init+0x240>
 80044de:	2302      	movs	r3, #2
 80044e0:	e002      	b.n	80044e8 <HAL_GPIO_Init+0x240>
 80044e2:	2301      	movs	r3, #1
 80044e4:	e000      	b.n	80044e8 <HAL_GPIO_Init+0x240>
 80044e6:	2300      	movs	r3, #0
 80044e8:	69fa      	ldr	r2, [r7, #28]
 80044ea:	f002 0203 	and.w	r2, r2, #3
 80044ee:	0092      	lsls	r2, r2, #2
 80044f0:	4093      	lsls	r3, r2
 80044f2:	69ba      	ldr	r2, [r7, #24]
 80044f4:	4313      	orrs	r3, r2
 80044f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80044f8:	4935      	ldr	r1, [pc, #212]	; (80045d0 <HAL_GPIO_Init+0x328>)
 80044fa:	69fb      	ldr	r3, [r7, #28]
 80044fc:	089b      	lsrs	r3, r3, #2
 80044fe:	3302      	adds	r3, #2
 8004500:	69ba      	ldr	r2, [r7, #24]
 8004502:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004506:	4b3d      	ldr	r3, [pc, #244]	; (80045fc <HAL_GPIO_Init+0x354>)
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	43db      	mvns	r3, r3
 8004510:	69ba      	ldr	r2, [r7, #24]
 8004512:	4013      	ands	r3, r2
 8004514:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800451e:	2b00      	cmp	r3, #0
 8004520:	d003      	beq.n	800452a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004522:	69ba      	ldr	r2, [r7, #24]
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	4313      	orrs	r3, r2
 8004528:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800452a:	4a34      	ldr	r2, [pc, #208]	; (80045fc <HAL_GPIO_Init+0x354>)
 800452c:	69bb      	ldr	r3, [r7, #24]
 800452e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004530:	4b32      	ldr	r3, [pc, #200]	; (80045fc <HAL_GPIO_Init+0x354>)
 8004532:	68db      	ldr	r3, [r3, #12]
 8004534:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	43db      	mvns	r3, r3
 800453a:	69ba      	ldr	r2, [r7, #24]
 800453c:	4013      	ands	r3, r2
 800453e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004548:	2b00      	cmp	r3, #0
 800454a:	d003      	beq.n	8004554 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800454c:	69ba      	ldr	r2, [r7, #24]
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	4313      	orrs	r3, r2
 8004552:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004554:	4a29      	ldr	r2, [pc, #164]	; (80045fc <HAL_GPIO_Init+0x354>)
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800455a:	4b28      	ldr	r3, [pc, #160]	; (80045fc <HAL_GPIO_Init+0x354>)
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	43db      	mvns	r3, r3
 8004564:	69ba      	ldr	r2, [r7, #24]
 8004566:	4013      	ands	r3, r2
 8004568:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004572:	2b00      	cmp	r3, #0
 8004574:	d003      	beq.n	800457e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004576:	69ba      	ldr	r2, [r7, #24]
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	4313      	orrs	r3, r2
 800457c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800457e:	4a1f      	ldr	r2, [pc, #124]	; (80045fc <HAL_GPIO_Init+0x354>)
 8004580:	69bb      	ldr	r3, [r7, #24]
 8004582:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004584:	4b1d      	ldr	r3, [pc, #116]	; (80045fc <HAL_GPIO_Init+0x354>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	43db      	mvns	r3, r3
 800458e:	69ba      	ldr	r2, [r7, #24]
 8004590:	4013      	ands	r3, r2
 8004592:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800459c:	2b00      	cmp	r3, #0
 800459e:	d003      	beq.n	80045a8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80045a0:	69ba      	ldr	r2, [r7, #24]
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80045a8:	4a14      	ldr	r2, [pc, #80]	; (80045fc <HAL_GPIO_Init+0x354>)
 80045aa:	69bb      	ldr	r3, [r7, #24]
 80045ac:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80045ae:	69fb      	ldr	r3, [r7, #28]
 80045b0:	3301      	adds	r3, #1
 80045b2:	61fb      	str	r3, [r7, #28]
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	2b0f      	cmp	r3, #15
 80045b8:	f67f ae86 	bls.w	80042c8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80045bc:	bf00      	nop
 80045be:	bf00      	nop
 80045c0:	3724      	adds	r7, #36	; 0x24
 80045c2:	46bd      	mov	sp, r7
 80045c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c8:	4770      	bx	lr
 80045ca:	bf00      	nop
 80045cc:	40023800 	.word	0x40023800
 80045d0:	40013800 	.word	0x40013800
 80045d4:	40020000 	.word	0x40020000
 80045d8:	40020400 	.word	0x40020400
 80045dc:	40020800 	.word	0x40020800
 80045e0:	40020c00 	.word	0x40020c00
 80045e4:	40021000 	.word	0x40021000
 80045e8:	40021400 	.word	0x40021400
 80045ec:	40021800 	.word	0x40021800
 80045f0:	40021c00 	.word	0x40021c00
 80045f4:	40022000 	.word	0x40022000
 80045f8:	40022400 	.word	0x40022400
 80045fc:	40013c00 	.word	0x40013c00

08004600 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004600:	b480      	push	{r7}
 8004602:	b085      	sub	sp, #20
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
 8004608:	460b      	mov	r3, r1
 800460a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	691a      	ldr	r2, [r3, #16]
 8004610:	887b      	ldrh	r3, [r7, #2]
 8004612:	4013      	ands	r3, r2
 8004614:	2b00      	cmp	r3, #0
 8004616:	d002      	beq.n	800461e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004618:	2301      	movs	r3, #1
 800461a:	73fb      	strb	r3, [r7, #15]
 800461c:	e001      	b.n	8004622 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800461e:	2300      	movs	r3, #0
 8004620:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004622:	7bfb      	ldrb	r3, [r7, #15]
}
 8004624:	4618      	mov	r0, r3
 8004626:	3714      	adds	r7, #20
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr

08004630 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	460b      	mov	r3, r1
 800463a:	807b      	strh	r3, [r7, #2]
 800463c:	4613      	mov	r3, r2
 800463e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004640:	787b      	ldrb	r3, [r7, #1]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d003      	beq.n	800464e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004646:	887a      	ldrh	r2, [r7, #2]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800464c:	e003      	b.n	8004656 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800464e:	887b      	ldrh	r3, [r7, #2]
 8004650:	041a      	lsls	r2, r3, #16
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	619a      	str	r2, [r3, #24]
}
 8004656:	bf00      	nop
 8004658:	370c      	adds	r7, #12
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr
	...

08004664 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b082      	sub	sp, #8
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d101      	bne.n	8004676 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e07f      	b.n	8004776 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800467c:	b2db      	uxtb	r3, r3
 800467e:	2b00      	cmp	r3, #0
 8004680:	d106      	bne.n	8004690 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2200      	movs	r2, #0
 8004686:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f000 f8a9 	bl	80047e2 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2224      	movs	r2, #36	; 0x24
 8004694:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f022 0201 	bic.w	r2, r2, #1
 80046a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	685a      	ldr	r2, [r3, #4]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80046b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	689a      	ldr	r2, [r3, #8]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80046c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d107      	bne.n	80046de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	689a      	ldr	r2, [r3, #8]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80046da:	609a      	str	r2, [r3, #8]
 80046dc:	e006      	b.n	80046ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	689a      	ldr	r2, [r3, #8]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80046ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	2b02      	cmp	r3, #2
 80046f2:	d104      	bne.n	80046fe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80046fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	6859      	ldr	r1, [r3, #4]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	4b1d      	ldr	r3, [pc, #116]	; (8004780 <HAL_I2C_Init+0x11c>)
 800470a:	430b      	orrs	r3, r1
 800470c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	68da      	ldr	r2, [r3, #12]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800471c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	691a      	ldr	r2, [r3, #16]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	695b      	ldr	r3, [r3, #20]
 8004726:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	699b      	ldr	r3, [r3, #24]
 800472e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	430a      	orrs	r2, r1
 8004736:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	69d9      	ldr	r1, [r3, #28]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6a1a      	ldr	r2, [r3, #32]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	430a      	orrs	r2, r1
 8004746:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f042 0201 	orr.w	r2, r2, #1
 8004756:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2220      	movs	r2, #32
 8004762:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2200      	movs	r2, #0
 8004770:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004774:	2300      	movs	r3, #0
}
 8004776:	4618      	mov	r0, r3
 8004778:	3708      	adds	r7, #8
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}
 800477e:	bf00      	nop
 8004780:	02008000 	.word	0x02008000

08004784 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b082      	sub	sp, #8
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d101      	bne.n	8004796 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e021      	b.n	80047da <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2224      	movs	r2, #36	; 0x24
 800479a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f022 0201 	bic.w	r2, r2, #1
 80047ac:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f000 f821 	bl	80047f6 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2200      	movs	r2, #0
 80047b8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2200      	movs	r2, #0
 80047be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2200      	movs	r2, #0
 80047cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2200      	movs	r2, #0
 80047d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80047d8:	2300      	movs	r3, #0
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3708      	adds	r7, #8
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}

080047e2 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80047e2:	b480      	push	{r7}
 80047e4:	b083      	sub	sp, #12
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 80047ea:	bf00      	nop
 80047ec:	370c      	adds	r7, #12
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr

080047f6 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 80047f6:	b480      	push	{r7}
 80047f8:	b083      	sub	sp, #12
 80047fa:	af00      	add	r7, sp, #0
 80047fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 80047fe:	bf00      	nop
 8004800:	370c      	adds	r7, #12
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr
	...

0800480c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b088      	sub	sp, #32
 8004810:	af02      	add	r7, sp, #8
 8004812:	60f8      	str	r0, [r7, #12]
 8004814:	4608      	mov	r0, r1
 8004816:	4611      	mov	r1, r2
 8004818:	461a      	mov	r2, r3
 800481a:	4603      	mov	r3, r0
 800481c:	817b      	strh	r3, [r7, #10]
 800481e:	460b      	mov	r3, r1
 8004820:	813b      	strh	r3, [r7, #8]
 8004822:	4613      	mov	r3, r2
 8004824:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800482c:	b2db      	uxtb	r3, r3
 800482e:	2b20      	cmp	r3, #32
 8004830:	f040 80f9 	bne.w	8004a26 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004834:	6a3b      	ldr	r3, [r7, #32]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d002      	beq.n	8004840 <HAL_I2C_Mem_Write+0x34>
 800483a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800483c:	2b00      	cmp	r3, #0
 800483e:	d105      	bne.n	800484c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004846:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	e0ed      	b.n	8004a28 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004852:	2b01      	cmp	r3, #1
 8004854:	d101      	bne.n	800485a <HAL_I2C_Mem_Write+0x4e>
 8004856:	2302      	movs	r3, #2
 8004858:	e0e6      	b.n	8004a28 <HAL_I2C_Mem_Write+0x21c>
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2201      	movs	r2, #1
 800485e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004862:	f7fe ff95 	bl	8003790 <HAL_GetTick>
 8004866:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	9300      	str	r3, [sp, #0]
 800486c:	2319      	movs	r3, #25
 800486e:	2201      	movs	r2, #1
 8004870:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004874:	68f8      	ldr	r0, [r7, #12]
 8004876:	f000 fad1 	bl	8004e1c <I2C_WaitOnFlagUntilTimeout>
 800487a:	4603      	mov	r3, r0
 800487c:	2b00      	cmp	r3, #0
 800487e:	d001      	beq.n	8004884 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	e0d1      	b.n	8004a28 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2221      	movs	r2, #33	; 0x21
 8004888:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2240      	movs	r2, #64	; 0x40
 8004890:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2200      	movs	r2, #0
 8004898:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6a3a      	ldr	r2, [r7, #32]
 800489e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80048a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2200      	movs	r2, #0
 80048aa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80048ac:	88f8      	ldrh	r0, [r7, #6]
 80048ae:	893a      	ldrh	r2, [r7, #8]
 80048b0:	8979      	ldrh	r1, [r7, #10]
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	9301      	str	r3, [sp, #4]
 80048b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048b8:	9300      	str	r3, [sp, #0]
 80048ba:	4603      	mov	r3, r0
 80048bc:	68f8      	ldr	r0, [r7, #12]
 80048be:	f000 f9e1 	bl	8004c84 <I2C_RequestMemoryWrite>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d005      	beq.n	80048d4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2200      	movs	r2, #0
 80048cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e0a9      	b.n	8004a28 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048d8:	b29b      	uxth	r3, r3
 80048da:	2bff      	cmp	r3, #255	; 0xff
 80048dc:	d90e      	bls.n	80048fc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	22ff      	movs	r2, #255	; 0xff
 80048e2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048e8:	b2da      	uxtb	r2, r3
 80048ea:	8979      	ldrh	r1, [r7, #10]
 80048ec:	2300      	movs	r3, #0
 80048ee:	9300      	str	r3, [sp, #0]
 80048f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80048f4:	68f8      	ldr	r0, [r7, #12]
 80048f6:	f000 fc2d 	bl	8005154 <I2C_TransferConfig>
 80048fa:	e00f      	b.n	800491c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004900:	b29a      	uxth	r2, r3
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800490a:	b2da      	uxtb	r2, r3
 800490c:	8979      	ldrh	r1, [r7, #10]
 800490e:	2300      	movs	r3, #0
 8004910:	9300      	str	r3, [sp, #0]
 8004912:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004916:	68f8      	ldr	r0, [r7, #12]
 8004918:	f000 fc1c 	bl	8005154 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800491c:	697a      	ldr	r2, [r7, #20]
 800491e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004920:	68f8      	ldr	r0, [r7, #12]
 8004922:	f000 fabb 	bl	8004e9c <I2C_WaitOnTXISFlagUntilTimeout>
 8004926:	4603      	mov	r3, r0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d001      	beq.n	8004930 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e07b      	b.n	8004a28 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004934:	781a      	ldrb	r2, [r3, #0]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004940:	1c5a      	adds	r2, r3, #1
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800494a:	b29b      	uxth	r3, r3
 800494c:	3b01      	subs	r3, #1
 800494e:	b29a      	uxth	r2, r3
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004958:	3b01      	subs	r3, #1
 800495a:	b29a      	uxth	r2, r3
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004964:	b29b      	uxth	r3, r3
 8004966:	2b00      	cmp	r3, #0
 8004968:	d034      	beq.n	80049d4 <HAL_I2C_Mem_Write+0x1c8>
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800496e:	2b00      	cmp	r3, #0
 8004970:	d130      	bne.n	80049d4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	9300      	str	r3, [sp, #0]
 8004976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004978:	2200      	movs	r2, #0
 800497a:	2180      	movs	r1, #128	; 0x80
 800497c:	68f8      	ldr	r0, [r7, #12]
 800497e:	f000 fa4d 	bl	8004e1c <I2C_WaitOnFlagUntilTimeout>
 8004982:	4603      	mov	r3, r0
 8004984:	2b00      	cmp	r3, #0
 8004986:	d001      	beq.n	800498c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	e04d      	b.n	8004a28 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004990:	b29b      	uxth	r3, r3
 8004992:	2bff      	cmp	r3, #255	; 0xff
 8004994:	d90e      	bls.n	80049b4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	22ff      	movs	r2, #255	; 0xff
 800499a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049a0:	b2da      	uxtb	r2, r3
 80049a2:	8979      	ldrh	r1, [r7, #10]
 80049a4:	2300      	movs	r3, #0
 80049a6:	9300      	str	r3, [sp, #0]
 80049a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80049ac:	68f8      	ldr	r0, [r7, #12]
 80049ae:	f000 fbd1 	bl	8005154 <I2C_TransferConfig>
 80049b2:	e00f      	b.n	80049d4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049b8:	b29a      	uxth	r2, r3
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049c2:	b2da      	uxtb	r2, r3
 80049c4:	8979      	ldrh	r1, [r7, #10]
 80049c6:	2300      	movs	r3, #0
 80049c8:	9300      	str	r3, [sp, #0]
 80049ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80049ce:	68f8      	ldr	r0, [r7, #12]
 80049d0:	f000 fbc0 	bl	8005154 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049d8:	b29b      	uxth	r3, r3
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d19e      	bne.n	800491c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049de:	697a      	ldr	r2, [r7, #20]
 80049e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80049e2:	68f8      	ldr	r0, [r7, #12]
 80049e4:	f000 fa9a 	bl	8004f1c <I2C_WaitOnSTOPFlagUntilTimeout>
 80049e8:	4603      	mov	r3, r0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d001      	beq.n	80049f2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e01a      	b.n	8004a28 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	2220      	movs	r2, #32
 80049f8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	6859      	ldr	r1, [r3, #4]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	4b0a      	ldr	r3, [pc, #40]	; (8004a30 <HAL_I2C_Mem_Write+0x224>)
 8004a06:	400b      	ands	r3, r1
 8004a08:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2220      	movs	r2, #32
 8004a0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2200      	movs	r2, #0
 8004a16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004a22:	2300      	movs	r3, #0
 8004a24:	e000      	b.n	8004a28 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004a26:	2302      	movs	r3, #2
  }
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	3718      	adds	r7, #24
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}
 8004a30:	fe00e800 	.word	0xfe00e800

08004a34 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b088      	sub	sp, #32
 8004a38:	af02      	add	r7, sp, #8
 8004a3a:	60f8      	str	r0, [r7, #12]
 8004a3c:	4608      	mov	r0, r1
 8004a3e:	4611      	mov	r1, r2
 8004a40:	461a      	mov	r2, r3
 8004a42:	4603      	mov	r3, r0
 8004a44:	817b      	strh	r3, [r7, #10]
 8004a46:	460b      	mov	r3, r1
 8004a48:	813b      	strh	r3, [r7, #8]
 8004a4a:	4613      	mov	r3, r2
 8004a4c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	2b20      	cmp	r3, #32
 8004a58:	f040 80fd 	bne.w	8004c56 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a5c:	6a3b      	ldr	r3, [r7, #32]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d002      	beq.n	8004a68 <HAL_I2C_Mem_Read+0x34>
 8004a62:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d105      	bne.n	8004a74 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a6e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	e0f1      	b.n	8004c58 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d101      	bne.n	8004a82 <HAL_I2C_Mem_Read+0x4e>
 8004a7e:	2302      	movs	r3, #2
 8004a80:	e0ea      	b.n	8004c58 <HAL_I2C_Mem_Read+0x224>
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2201      	movs	r2, #1
 8004a86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004a8a:	f7fe fe81 	bl	8003790 <HAL_GetTick>
 8004a8e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	9300      	str	r3, [sp, #0]
 8004a94:	2319      	movs	r3, #25
 8004a96:	2201      	movs	r2, #1
 8004a98:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004a9c:	68f8      	ldr	r0, [r7, #12]
 8004a9e:	f000 f9bd 	bl	8004e1c <I2C_WaitOnFlagUntilTimeout>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d001      	beq.n	8004aac <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	e0d5      	b.n	8004c58 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2222      	movs	r2, #34	; 0x22
 8004ab0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2240      	movs	r2, #64	; 0x40
 8004ab8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6a3a      	ldr	r2, [r7, #32]
 8004ac6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004acc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ad4:	88f8      	ldrh	r0, [r7, #6]
 8004ad6:	893a      	ldrh	r2, [r7, #8]
 8004ad8:	8979      	ldrh	r1, [r7, #10]
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	9301      	str	r3, [sp, #4]
 8004ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ae0:	9300      	str	r3, [sp, #0]
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	68f8      	ldr	r0, [r7, #12]
 8004ae6:	f000 f921 	bl	8004d2c <I2C_RequestMemoryRead>
 8004aea:	4603      	mov	r3, r0
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d005      	beq.n	8004afc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2200      	movs	r2, #0
 8004af4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e0ad      	b.n	8004c58 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b00:	b29b      	uxth	r3, r3
 8004b02:	2bff      	cmp	r3, #255	; 0xff
 8004b04:	d90e      	bls.n	8004b24 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	22ff      	movs	r2, #255	; 0xff
 8004b0a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b10:	b2da      	uxtb	r2, r3
 8004b12:	8979      	ldrh	r1, [r7, #10]
 8004b14:	4b52      	ldr	r3, [pc, #328]	; (8004c60 <HAL_I2C_Mem_Read+0x22c>)
 8004b16:	9300      	str	r3, [sp, #0]
 8004b18:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004b1c:	68f8      	ldr	r0, [r7, #12]
 8004b1e:	f000 fb19 	bl	8005154 <I2C_TransferConfig>
 8004b22:	e00f      	b.n	8004b44 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b28:	b29a      	uxth	r2, r3
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b32:	b2da      	uxtb	r2, r3
 8004b34:	8979      	ldrh	r1, [r7, #10]
 8004b36:	4b4a      	ldr	r3, [pc, #296]	; (8004c60 <HAL_I2C_Mem_Read+0x22c>)
 8004b38:	9300      	str	r3, [sp, #0]
 8004b3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004b3e:	68f8      	ldr	r0, [r7, #12]
 8004b40:	f000 fb08 	bl	8005154 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	9300      	str	r3, [sp, #0]
 8004b48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	2104      	movs	r1, #4
 8004b4e:	68f8      	ldr	r0, [r7, #12]
 8004b50:	f000 f964 	bl	8004e1c <I2C_WaitOnFlagUntilTimeout>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d001      	beq.n	8004b5e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e07c      	b.n	8004c58 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b68:	b2d2      	uxtb	r2, r2
 8004b6a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b70:	1c5a      	adds	r2, r3, #1
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b7a:	3b01      	subs	r3, #1
 8004b7c:	b29a      	uxth	r2, r3
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b86:	b29b      	uxth	r3, r3
 8004b88:	3b01      	subs	r3, #1
 8004b8a:	b29a      	uxth	r2, r3
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b94:	b29b      	uxth	r3, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d034      	beq.n	8004c04 <HAL_I2C_Mem_Read+0x1d0>
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d130      	bne.n	8004c04 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	9300      	str	r3, [sp, #0]
 8004ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ba8:	2200      	movs	r2, #0
 8004baa:	2180      	movs	r1, #128	; 0x80
 8004bac:	68f8      	ldr	r0, [r7, #12]
 8004bae:	f000 f935 	bl	8004e1c <I2C_WaitOnFlagUntilTimeout>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d001      	beq.n	8004bbc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	e04d      	b.n	8004c58 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bc0:	b29b      	uxth	r3, r3
 8004bc2:	2bff      	cmp	r3, #255	; 0xff
 8004bc4:	d90e      	bls.n	8004be4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	22ff      	movs	r2, #255	; 0xff
 8004bca:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bd0:	b2da      	uxtb	r2, r3
 8004bd2:	8979      	ldrh	r1, [r7, #10]
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	9300      	str	r3, [sp, #0]
 8004bd8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004bdc:	68f8      	ldr	r0, [r7, #12]
 8004bde:	f000 fab9 	bl	8005154 <I2C_TransferConfig>
 8004be2:	e00f      	b.n	8004c04 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004be8:	b29a      	uxth	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bf2:	b2da      	uxtb	r2, r3
 8004bf4:	8979      	ldrh	r1, [r7, #10]
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	9300      	str	r3, [sp, #0]
 8004bfa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004bfe:	68f8      	ldr	r0, [r7, #12]
 8004c00:	f000 faa8 	bl	8005154 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c08:	b29b      	uxth	r3, r3
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d19a      	bne.n	8004b44 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c0e:	697a      	ldr	r2, [r7, #20]
 8004c10:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c12:	68f8      	ldr	r0, [r7, #12]
 8004c14:	f000 f982 	bl	8004f1c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d001      	beq.n	8004c22 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e01a      	b.n	8004c58 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	2220      	movs	r2, #32
 8004c28:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	6859      	ldr	r1, [r3, #4]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	4b0b      	ldr	r3, [pc, #44]	; (8004c64 <HAL_I2C_Mem_Read+0x230>)
 8004c36:	400b      	ands	r3, r1
 8004c38:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2220      	movs	r2, #32
 8004c3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2200      	movs	r2, #0
 8004c46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004c52:	2300      	movs	r3, #0
 8004c54:	e000      	b.n	8004c58 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004c56:	2302      	movs	r3, #2
  }
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	3718      	adds	r7, #24
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}
 8004c60:	80002400 	.word	0x80002400
 8004c64:	fe00e800 	.word	0xfe00e800

08004c68 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b083      	sub	sp, #12
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c76:	b2db      	uxtb	r3, r3
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	370c      	adds	r7, #12
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr

08004c84 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b086      	sub	sp, #24
 8004c88:	af02      	add	r7, sp, #8
 8004c8a:	60f8      	str	r0, [r7, #12]
 8004c8c:	4608      	mov	r0, r1
 8004c8e:	4611      	mov	r1, r2
 8004c90:	461a      	mov	r2, r3
 8004c92:	4603      	mov	r3, r0
 8004c94:	817b      	strh	r3, [r7, #10]
 8004c96:	460b      	mov	r3, r1
 8004c98:	813b      	strh	r3, [r7, #8]
 8004c9a:	4613      	mov	r3, r2
 8004c9c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004c9e:	88fb      	ldrh	r3, [r7, #6]
 8004ca0:	b2da      	uxtb	r2, r3
 8004ca2:	8979      	ldrh	r1, [r7, #10]
 8004ca4:	4b20      	ldr	r3, [pc, #128]	; (8004d28 <I2C_RequestMemoryWrite+0xa4>)
 8004ca6:	9300      	str	r3, [sp, #0]
 8004ca8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004cac:	68f8      	ldr	r0, [r7, #12]
 8004cae:	f000 fa51 	bl	8005154 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cb2:	69fa      	ldr	r2, [r7, #28]
 8004cb4:	69b9      	ldr	r1, [r7, #24]
 8004cb6:	68f8      	ldr	r0, [r7, #12]
 8004cb8:	f000 f8f0 	bl	8004e9c <I2C_WaitOnTXISFlagUntilTimeout>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d001      	beq.n	8004cc6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e02c      	b.n	8004d20 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004cc6:	88fb      	ldrh	r3, [r7, #6]
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d105      	bne.n	8004cd8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004ccc:	893b      	ldrh	r3, [r7, #8]
 8004cce:	b2da      	uxtb	r2, r3
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	629a      	str	r2, [r3, #40]	; 0x28
 8004cd6:	e015      	b.n	8004d04 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004cd8:	893b      	ldrh	r3, [r7, #8]
 8004cda:	0a1b      	lsrs	r3, r3, #8
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	b2da      	uxtb	r2, r3
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ce6:	69fa      	ldr	r2, [r7, #28]
 8004ce8:	69b9      	ldr	r1, [r7, #24]
 8004cea:	68f8      	ldr	r0, [r7, #12]
 8004cec:	f000 f8d6 	bl	8004e9c <I2C_WaitOnTXISFlagUntilTimeout>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d001      	beq.n	8004cfa <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e012      	b.n	8004d20 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004cfa:	893b      	ldrh	r3, [r7, #8]
 8004cfc:	b2da      	uxtb	r2, r3
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	9300      	str	r3, [sp, #0]
 8004d08:	69bb      	ldr	r3, [r7, #24]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	2180      	movs	r1, #128	; 0x80
 8004d0e:	68f8      	ldr	r0, [r7, #12]
 8004d10:	f000 f884 	bl	8004e1c <I2C_WaitOnFlagUntilTimeout>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d001      	beq.n	8004d1e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e000      	b.n	8004d20 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004d1e:	2300      	movs	r3, #0
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3710      	adds	r7, #16
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}
 8004d28:	80002000 	.word	0x80002000

08004d2c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b086      	sub	sp, #24
 8004d30:	af02      	add	r7, sp, #8
 8004d32:	60f8      	str	r0, [r7, #12]
 8004d34:	4608      	mov	r0, r1
 8004d36:	4611      	mov	r1, r2
 8004d38:	461a      	mov	r2, r3
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	817b      	strh	r3, [r7, #10]
 8004d3e:	460b      	mov	r3, r1
 8004d40:	813b      	strh	r3, [r7, #8]
 8004d42:	4613      	mov	r3, r2
 8004d44:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004d46:	88fb      	ldrh	r3, [r7, #6]
 8004d48:	b2da      	uxtb	r2, r3
 8004d4a:	8979      	ldrh	r1, [r7, #10]
 8004d4c:	4b20      	ldr	r3, [pc, #128]	; (8004dd0 <I2C_RequestMemoryRead+0xa4>)
 8004d4e:	9300      	str	r3, [sp, #0]
 8004d50:	2300      	movs	r3, #0
 8004d52:	68f8      	ldr	r0, [r7, #12]
 8004d54:	f000 f9fe 	bl	8005154 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d58:	69fa      	ldr	r2, [r7, #28]
 8004d5a:	69b9      	ldr	r1, [r7, #24]
 8004d5c:	68f8      	ldr	r0, [r7, #12]
 8004d5e:	f000 f89d 	bl	8004e9c <I2C_WaitOnTXISFlagUntilTimeout>
 8004d62:	4603      	mov	r3, r0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d001      	beq.n	8004d6c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	e02c      	b.n	8004dc6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004d6c:	88fb      	ldrh	r3, [r7, #6]
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d105      	bne.n	8004d7e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004d72:	893b      	ldrh	r3, [r7, #8]
 8004d74:	b2da      	uxtb	r2, r3
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	629a      	str	r2, [r3, #40]	; 0x28
 8004d7c:	e015      	b.n	8004daa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004d7e:	893b      	ldrh	r3, [r7, #8]
 8004d80:	0a1b      	lsrs	r3, r3, #8
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	b2da      	uxtb	r2, r3
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d8c:	69fa      	ldr	r2, [r7, #28]
 8004d8e:	69b9      	ldr	r1, [r7, #24]
 8004d90:	68f8      	ldr	r0, [r7, #12]
 8004d92:	f000 f883 	bl	8004e9c <I2C_WaitOnTXISFlagUntilTimeout>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d001      	beq.n	8004da0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e012      	b.n	8004dc6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004da0:	893b      	ldrh	r3, [r7, #8]
 8004da2:	b2da      	uxtb	r2, r3
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004daa:	69fb      	ldr	r3, [r7, #28]
 8004dac:	9300      	str	r3, [sp, #0]
 8004dae:	69bb      	ldr	r3, [r7, #24]
 8004db0:	2200      	movs	r2, #0
 8004db2:	2140      	movs	r1, #64	; 0x40
 8004db4:	68f8      	ldr	r0, [r7, #12]
 8004db6:	f000 f831 	bl	8004e1c <I2C_WaitOnFlagUntilTimeout>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d001      	beq.n	8004dc4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e000      	b.n	8004dc6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004dc4:	2300      	movs	r3, #0
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3710      	adds	r7, #16
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}
 8004dce:	bf00      	nop
 8004dd0:	80002000 	.word	0x80002000

08004dd4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	699b      	ldr	r3, [r3, #24]
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	2b02      	cmp	r3, #2
 8004de8:	d103      	bne.n	8004df2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	2200      	movs	r2, #0
 8004df0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	699b      	ldr	r3, [r3, #24]
 8004df8:	f003 0301 	and.w	r3, r3, #1
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d007      	beq.n	8004e10 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	699a      	ldr	r2, [r3, #24]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f042 0201 	orr.w	r2, r2, #1
 8004e0e:	619a      	str	r2, [r3, #24]
  }
}
 8004e10:	bf00      	nop
 8004e12:	370c      	adds	r7, #12
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr

08004e1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b084      	sub	sp, #16
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	60f8      	str	r0, [r7, #12]
 8004e24:	60b9      	str	r1, [r7, #8]
 8004e26:	603b      	str	r3, [r7, #0]
 8004e28:	4613      	mov	r3, r2
 8004e2a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e2c:	e022      	b.n	8004e74 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e34:	d01e      	beq.n	8004e74 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e36:	f7fe fcab 	bl	8003790 <HAL_GetTick>
 8004e3a:	4602      	mov	r2, r0
 8004e3c:	69bb      	ldr	r3, [r7, #24]
 8004e3e:	1ad3      	subs	r3, r2, r3
 8004e40:	683a      	ldr	r2, [r7, #0]
 8004e42:	429a      	cmp	r2, r3
 8004e44:	d302      	bcc.n	8004e4c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d113      	bne.n	8004e74 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e50:	f043 0220 	orr.w	r2, r3, #32
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2220      	movs	r2, #32
 8004e5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2200      	movs	r2, #0
 8004e64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	e00f      	b.n	8004e94 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	699a      	ldr	r2, [r3, #24]
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	68ba      	ldr	r2, [r7, #8]
 8004e80:	429a      	cmp	r2, r3
 8004e82:	bf0c      	ite	eq
 8004e84:	2301      	moveq	r3, #1
 8004e86:	2300      	movne	r3, #0
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	461a      	mov	r2, r3
 8004e8c:	79fb      	ldrb	r3, [r7, #7]
 8004e8e:	429a      	cmp	r2, r3
 8004e90:	d0cd      	beq.n	8004e2e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004e92:	2300      	movs	r3, #0
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	3710      	adds	r7, #16
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}

08004e9c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b084      	sub	sp, #16
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	60b9      	str	r1, [r7, #8]
 8004ea6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004ea8:	e02c      	b.n	8004f04 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	68b9      	ldr	r1, [r7, #8]
 8004eae:	68f8      	ldr	r0, [r7, #12]
 8004eb0:	f000 f870 	bl	8004f94 <I2C_IsErrorOccurred>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d001      	beq.n	8004ebe <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e02a      	b.n	8004f14 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ec4:	d01e      	beq.n	8004f04 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ec6:	f7fe fc63 	bl	8003790 <HAL_GetTick>
 8004eca:	4602      	mov	r2, r0
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	1ad3      	subs	r3, r2, r3
 8004ed0:	68ba      	ldr	r2, [r7, #8]
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d302      	bcc.n	8004edc <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d113      	bne.n	8004f04 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ee0:	f043 0220 	orr.w	r2, r3, #32
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2220      	movs	r2, #32
 8004eec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2200      	movs	r2, #0
 8004efc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e007      	b.n	8004f14 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	699b      	ldr	r3, [r3, #24]
 8004f0a:	f003 0302 	and.w	r3, r3, #2
 8004f0e:	2b02      	cmp	r3, #2
 8004f10:	d1cb      	bne.n	8004eaa <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004f12:	2300      	movs	r3, #0
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	3710      	adds	r7, #16
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}

08004f1c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b084      	sub	sp, #16
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	60f8      	str	r0, [r7, #12]
 8004f24:	60b9      	str	r1, [r7, #8]
 8004f26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f28:	e028      	b.n	8004f7c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	68b9      	ldr	r1, [r7, #8]
 8004f2e:	68f8      	ldr	r0, [r7, #12]
 8004f30:	f000 f830 	bl	8004f94 <I2C_IsErrorOccurred>
 8004f34:	4603      	mov	r3, r0
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d001      	beq.n	8004f3e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e026      	b.n	8004f8c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f3e:	f7fe fc27 	bl	8003790 <HAL_GetTick>
 8004f42:	4602      	mov	r2, r0
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	1ad3      	subs	r3, r2, r3
 8004f48:	68ba      	ldr	r2, [r7, #8]
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d302      	bcc.n	8004f54 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d113      	bne.n	8004f7c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f58:	f043 0220 	orr.w	r2, r3, #32
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2220      	movs	r2, #32
 8004f64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2200      	movs	r2, #0
 8004f74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e007      	b.n	8004f8c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	699b      	ldr	r3, [r3, #24]
 8004f82:	f003 0320 	and.w	r3, r3, #32
 8004f86:	2b20      	cmp	r3, #32
 8004f88:	d1cf      	bne.n	8004f2a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004f8a:	2300      	movs	r3, #0
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3710      	adds	r7, #16
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}

08004f94 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b08a      	sub	sp, #40	; 0x28
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	60f8      	str	r0, [r7, #12]
 8004f9c:	60b9      	str	r1, [r7, #8]
 8004f9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	699b      	ldr	r3, [r3, #24]
 8004fac:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004fb6:	69bb      	ldr	r3, [r7, #24]
 8004fb8:	f003 0310 	and.w	r3, r3, #16
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d068      	beq.n	8005092 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	2210      	movs	r2, #16
 8004fc6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004fc8:	e049      	b.n	800505e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fd0:	d045      	beq.n	800505e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004fd2:	f7fe fbdd 	bl	8003790 <HAL_GetTick>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	69fb      	ldr	r3, [r7, #28]
 8004fda:	1ad3      	subs	r3, r2, r3
 8004fdc:	68ba      	ldr	r2, [r7, #8]
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d302      	bcc.n	8004fe8 <I2C_IsErrorOccurred+0x54>
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d13a      	bne.n	800505e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ff2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004ffa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	699b      	ldr	r3, [r3, #24]
 8005002:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005006:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800500a:	d121      	bne.n	8005050 <I2C_IsErrorOccurred+0xbc>
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005012:	d01d      	beq.n	8005050 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005014:	7cfb      	ldrb	r3, [r7, #19]
 8005016:	2b20      	cmp	r3, #32
 8005018:	d01a      	beq.n	8005050 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	685a      	ldr	r2, [r3, #4]
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005028:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800502a:	f7fe fbb1 	bl	8003790 <HAL_GetTick>
 800502e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005030:	e00e      	b.n	8005050 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005032:	f7fe fbad 	bl	8003790 <HAL_GetTick>
 8005036:	4602      	mov	r2, r0
 8005038:	69fb      	ldr	r3, [r7, #28]
 800503a:	1ad3      	subs	r3, r2, r3
 800503c:	2b19      	cmp	r3, #25
 800503e:	d907      	bls.n	8005050 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8005040:	6a3b      	ldr	r3, [r7, #32]
 8005042:	f043 0320 	orr.w	r3, r3, #32
 8005046:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800504e:	e006      	b.n	800505e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	699b      	ldr	r3, [r3, #24]
 8005056:	f003 0320 	and.w	r3, r3, #32
 800505a:	2b20      	cmp	r3, #32
 800505c:	d1e9      	bne.n	8005032 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	699b      	ldr	r3, [r3, #24]
 8005064:	f003 0320 	and.w	r3, r3, #32
 8005068:	2b20      	cmp	r3, #32
 800506a:	d003      	beq.n	8005074 <I2C_IsErrorOccurred+0xe0>
 800506c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005070:	2b00      	cmp	r3, #0
 8005072:	d0aa      	beq.n	8004fca <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005074:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005078:	2b00      	cmp	r3, #0
 800507a:	d103      	bne.n	8005084 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	2220      	movs	r2, #32
 8005082:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005084:	6a3b      	ldr	r3, [r7, #32]
 8005086:	f043 0304 	orr.w	r3, r3, #4
 800508a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	699b      	ldr	r3, [r3, #24]
 8005098:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800509a:	69bb      	ldr	r3, [r7, #24]
 800509c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d00b      	beq.n	80050bc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80050a4:	6a3b      	ldr	r3, [r7, #32]
 80050a6:	f043 0301 	orr.w	r3, r3, #1
 80050aa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80050b4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80050bc:	69bb      	ldr	r3, [r7, #24]
 80050be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d00b      	beq.n	80050de <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80050c6:	6a3b      	ldr	r3, [r7, #32]
 80050c8:	f043 0308 	orr.w	r3, r3, #8
 80050cc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80050d6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80050d8:	2301      	movs	r3, #1
 80050da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80050de:	69bb      	ldr	r3, [r7, #24]
 80050e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d00b      	beq.n	8005100 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80050e8:	6a3b      	ldr	r3, [r7, #32]
 80050ea:	f043 0302 	orr.w	r3, r3, #2
 80050ee:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050f8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8005100:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005104:	2b00      	cmp	r3, #0
 8005106:	d01c      	beq.n	8005142 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005108:	68f8      	ldr	r0, [r7, #12]
 800510a:	f7ff fe63 	bl	8004dd4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	6859      	ldr	r1, [r3, #4]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	4b0d      	ldr	r3, [pc, #52]	; (8005150 <I2C_IsErrorOccurred+0x1bc>)
 800511a:	400b      	ands	r3, r1
 800511c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005122:	6a3b      	ldr	r3, [r7, #32]
 8005124:	431a      	orrs	r2, r3
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2220      	movs	r2, #32
 800512e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2200      	movs	r2, #0
 8005136:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2200      	movs	r2, #0
 800513e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8005142:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005146:	4618      	mov	r0, r3
 8005148:	3728      	adds	r7, #40	; 0x28
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
 800514e:	bf00      	nop
 8005150:	fe00e800 	.word	0xfe00e800

08005154 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005154:	b480      	push	{r7}
 8005156:	b087      	sub	sp, #28
 8005158:	af00      	add	r7, sp, #0
 800515a:	60f8      	str	r0, [r7, #12]
 800515c:	607b      	str	r3, [r7, #4]
 800515e:	460b      	mov	r3, r1
 8005160:	817b      	strh	r3, [r7, #10]
 8005162:	4613      	mov	r3, r2
 8005164:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005166:	897b      	ldrh	r3, [r7, #10]
 8005168:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800516c:	7a7b      	ldrb	r3, [r7, #9]
 800516e:	041b      	lsls	r3, r3, #16
 8005170:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005174:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800517a:	6a3b      	ldr	r3, [r7, #32]
 800517c:	4313      	orrs	r3, r2
 800517e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005182:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	685a      	ldr	r2, [r3, #4]
 800518a:	6a3b      	ldr	r3, [r7, #32]
 800518c:	0d5b      	lsrs	r3, r3, #21
 800518e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005192:	4b08      	ldr	r3, [pc, #32]	; (80051b4 <I2C_TransferConfig+0x60>)
 8005194:	430b      	orrs	r3, r1
 8005196:	43db      	mvns	r3, r3
 8005198:	ea02 0103 	and.w	r1, r2, r3
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	697a      	ldr	r2, [r7, #20]
 80051a2:	430a      	orrs	r2, r1
 80051a4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80051a6:	bf00      	nop
 80051a8:	371c      	adds	r7, #28
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr
 80051b2:	bf00      	nop
 80051b4:	03ff63ff 	.word	0x03ff63ff

080051b8 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b084      	sub	sp, #16
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d101      	bne.n	80051ca <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	e0bf      	b.n	800534a <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d106      	bne.n	80051e4 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f7fc fa44 	bl	800166c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2202      	movs	r2, #2
 80051e8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	699a      	ldr	r2, [r3, #24]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80051fa:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	6999      	ldr	r1, [r3, #24]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	685a      	ldr	r2, [r3, #4]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005210:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	691b      	ldr	r3, [r3, #16]
 8005216:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	430a      	orrs	r2, r1
 800521e:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	6899      	ldr	r1, [r3, #8]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	4b4a      	ldr	r3, [pc, #296]	; (8005354 <HAL_LTDC_Init+0x19c>)
 800522c:	400b      	ands	r3, r1
 800522e:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	695b      	ldr	r3, [r3, #20]
 8005234:	041b      	lsls	r3, r3, #16
 8005236:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	6899      	ldr	r1, [r3, #8]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	699a      	ldr	r2, [r3, #24]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	431a      	orrs	r2, r3
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	430a      	orrs	r2, r1
 800524c:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	68d9      	ldr	r1, [r3, #12]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	4b3e      	ldr	r3, [pc, #248]	; (8005354 <HAL_LTDC_Init+0x19c>)
 800525a:	400b      	ands	r3, r1
 800525c:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	69db      	ldr	r3, [r3, #28]
 8005262:	041b      	lsls	r3, r3, #16
 8005264:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	68d9      	ldr	r1, [r3, #12]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6a1a      	ldr	r2, [r3, #32]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	431a      	orrs	r2, r3
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	430a      	orrs	r2, r1
 800527a:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6919      	ldr	r1, [r3, #16]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681a      	ldr	r2, [r3, #0]
 8005286:	4b33      	ldr	r3, [pc, #204]	; (8005354 <HAL_LTDC_Init+0x19c>)
 8005288:	400b      	ands	r3, r1
 800528a:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005290:	041b      	lsls	r3, r3, #16
 8005292:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	6919      	ldr	r1, [r3, #16]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	431a      	orrs	r2, r3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	430a      	orrs	r2, r1
 80052a8:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	6959      	ldr	r1, [r3, #20]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	4b27      	ldr	r3, [pc, #156]	; (8005354 <HAL_LTDC_Init+0x19c>)
 80052b6:	400b      	ands	r3, r1
 80052b8:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052be:	041b      	lsls	r3, r3, #16
 80052c0:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	6959      	ldr	r1, [r3, #20]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	431a      	orrs	r2, r3
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	430a      	orrs	r2, r1
 80052d6:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80052de:	021b      	lsls	r3, r3, #8
 80052e0:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80052e8:	041b      	lsls	r3, r3, #16
 80052ea:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80052fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005302:	68ba      	ldr	r2, [r7, #8]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	4313      	orrs	r3, r2
 8005308:	687a      	ldr	r2, [r7, #4]
 800530a:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 800530e:	431a      	orrs	r2, r3
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	430a      	orrs	r2, r1
 8005316:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f042 0206 	orr.w	r2, r2, #6
 8005326:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	699a      	ldr	r2, [r3, #24]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f042 0201 	orr.w	r2, r2, #1
 8005336:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2200      	movs	r2, #0
 800533c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8005348:	2300      	movs	r3, #0
}
 800534a:	4618      	mov	r0, r3
 800534c:	3710      	adds	r7, #16
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	f000f800 	.word	0xf000f800

08005358 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005358:	b5b0      	push	{r4, r5, r7, lr}
 800535a:	b084      	sub	sp, #16
 800535c:	af00      	add	r7, sp, #0
 800535e:	60f8      	str	r0, [r7, #12]
 8005360:	60b9      	str	r1, [r7, #8]
 8005362:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800536a:	2b01      	cmp	r3, #1
 800536c:	d101      	bne.n	8005372 <HAL_LTDC_ConfigLayer+0x1a>
 800536e:	2302      	movs	r3, #2
 8005370:	e02c      	b.n	80053cc <HAL_LTDC_ConfigLayer+0x74>
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2201      	movs	r2, #1
 8005376:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2202      	movs	r2, #2
 800537e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2134      	movs	r1, #52	; 0x34
 8005388:	fb01 f303 	mul.w	r3, r1, r3
 800538c:	4413      	add	r3, r2
 800538e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	4614      	mov	r4, r2
 8005396:	461d      	mov	r5, r3
 8005398:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800539a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800539c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800539e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80053a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80053a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80053a4:	682b      	ldr	r3, [r5, #0]
 80053a6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80053a8:	687a      	ldr	r2, [r7, #4]
 80053aa:	68b9      	ldr	r1, [r7, #8]
 80053ac:	68f8      	ldr	r0, [r7, #12]
 80053ae:	f000 f81f 	bl	80053f0 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	2201      	movs	r2, #1
 80053b8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2201      	movs	r2, #1
 80053be:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80053ca:	2300      	movs	r3, #0
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3710      	adds	r7, #16
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bdb0      	pop	{r4, r5, r7, pc}

080053d4 <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b083      	sub	sp, #12
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80053e2:	b2db      	uxtb	r3, r3
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	370c      	adds	r7, #12
 80053e8:	46bd      	mov	sp, r7
 80053ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ee:	4770      	bx	lr

080053f0 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b089      	sub	sp, #36	; 0x24
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	60f8      	str	r0, [r7, #12]
 80053f8:	60b9      	str	r1, [r7, #8]
 80053fa:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	685a      	ldr	r2, [r3, #4]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	68db      	ldr	r3, [r3, #12]
 8005406:	0c1b      	lsrs	r3, r3, #16
 8005408:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800540c:	4413      	add	r3, r2
 800540e:	041b      	lsls	r3, r3, #16
 8005410:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	461a      	mov	r2, r3
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	01db      	lsls	r3, r3, #7
 800541c:	4413      	add	r3, r2
 800541e:	3384      	adds	r3, #132	; 0x84
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	68fa      	ldr	r2, [r7, #12]
 8005424:	6812      	ldr	r2, [r2, #0]
 8005426:	4611      	mov	r1, r2
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	01d2      	lsls	r2, r2, #7
 800542c:	440a      	add	r2, r1
 800542e:	3284      	adds	r2, #132	; 0x84
 8005430:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005434:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	68db      	ldr	r3, [r3, #12]
 8005440:	0c1b      	lsrs	r3, r3, #16
 8005442:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8005446:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005448:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4619      	mov	r1, r3
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	01db      	lsls	r3, r3, #7
 8005454:	440b      	add	r3, r1
 8005456:	3384      	adds	r3, #132	; 0x84
 8005458:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800545a:	69fb      	ldr	r3, [r7, #28]
 800545c:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800545e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	68da      	ldr	r2, [r3, #12]
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	68db      	ldr	r3, [r3, #12]
 800546a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800546e:	4413      	add	r3, r2
 8005470:	041b      	lsls	r3, r3, #16
 8005472:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	461a      	mov	r2, r3
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	01db      	lsls	r3, r3, #7
 800547e:	4413      	add	r3, r2
 8005480:	3384      	adds	r3, #132	; 0x84
 8005482:	689b      	ldr	r3, [r3, #8]
 8005484:	68fa      	ldr	r2, [r7, #12]
 8005486:	6812      	ldr	r2, [r2, #0]
 8005488:	4611      	mov	r1, r2
 800548a:	687a      	ldr	r2, [r7, #4]
 800548c:	01d2      	lsls	r2, r2, #7
 800548e:	440a      	add	r2, r1
 8005490:	3284      	adds	r2, #132	; 0x84
 8005492:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005496:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	689a      	ldr	r2, [r3, #8]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	68db      	ldr	r3, [r3, #12]
 80054a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80054a6:	4413      	add	r3, r2
 80054a8:	1c5a      	adds	r2, r3, #1
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4619      	mov	r1, r3
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	01db      	lsls	r3, r3, #7
 80054b4:	440b      	add	r3, r1
 80054b6:	3384      	adds	r3, #132	; 0x84
 80054b8:	4619      	mov	r1, r3
 80054ba:	69fb      	ldr	r3, [r7, #28]
 80054bc:	4313      	orrs	r3, r2
 80054be:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	461a      	mov	r2, r3
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	01db      	lsls	r3, r3, #7
 80054ca:	4413      	add	r3, r2
 80054cc:	3384      	adds	r3, #132	; 0x84
 80054ce:	691b      	ldr	r3, [r3, #16]
 80054d0:	68fa      	ldr	r2, [r7, #12]
 80054d2:	6812      	ldr	r2, [r2, #0]
 80054d4:	4611      	mov	r1, r2
 80054d6:	687a      	ldr	r2, [r7, #4]
 80054d8:	01d2      	lsls	r2, r2, #7
 80054da:	440a      	add	r2, r1
 80054dc:	3284      	adds	r2, #132	; 0x84
 80054de:	f023 0307 	bic.w	r3, r3, #7
 80054e2:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	461a      	mov	r2, r3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	01db      	lsls	r3, r3, #7
 80054ee:	4413      	add	r3, r2
 80054f0:	3384      	adds	r3, #132	; 0x84
 80054f2:	461a      	mov	r2, r3
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	691b      	ldr	r3, [r3, #16]
 80054f8:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005500:	021b      	lsls	r3, r3, #8
 8005502:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800550a:	041b      	lsls	r3, r3, #16
 800550c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	699b      	ldr	r3, [r3, #24]
 8005512:	061b      	lsls	r3, r3, #24
 8005514:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	461a      	mov	r2, r3
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	01db      	lsls	r3, r3, #7
 8005520:	4413      	add	r3, r2
 8005522:	3384      	adds	r3, #132	; 0x84
 8005524:	699b      	ldr	r3, [r3, #24]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	461a      	mov	r2, r3
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	01db      	lsls	r3, r3, #7
 8005530:	4413      	add	r3, r2
 8005532:	3384      	adds	r3, #132	; 0x84
 8005534:	461a      	mov	r2, r3
 8005536:	2300      	movs	r3, #0
 8005538:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005540:	461a      	mov	r2, r3
 8005542:	69fb      	ldr	r3, [r7, #28]
 8005544:	431a      	orrs	r2, r3
 8005546:	69bb      	ldr	r3, [r7, #24]
 8005548:	431a      	orrs	r2, r3
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4619      	mov	r1, r3
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	01db      	lsls	r3, r3, #7
 8005554:	440b      	add	r3, r1
 8005556:	3384      	adds	r3, #132	; 0x84
 8005558:	4619      	mov	r1, r3
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	4313      	orrs	r3, r2
 800555e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	461a      	mov	r2, r3
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	01db      	lsls	r3, r3, #7
 800556a:	4413      	add	r3, r2
 800556c:	3384      	adds	r3, #132	; 0x84
 800556e:	695b      	ldr	r3, [r3, #20]
 8005570:	68fa      	ldr	r2, [r7, #12]
 8005572:	6812      	ldr	r2, [r2, #0]
 8005574:	4611      	mov	r1, r2
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	01d2      	lsls	r2, r2, #7
 800557a:	440a      	add	r2, r1
 800557c:	3284      	adds	r2, #132	; 0x84
 800557e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005582:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	461a      	mov	r2, r3
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	01db      	lsls	r3, r3, #7
 800558e:	4413      	add	r3, r2
 8005590:	3384      	adds	r3, #132	; 0x84
 8005592:	461a      	mov	r2, r3
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	695b      	ldr	r3, [r3, #20]
 8005598:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	461a      	mov	r2, r3
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	01db      	lsls	r3, r3, #7
 80055a4:	4413      	add	r3, r2
 80055a6:	3384      	adds	r3, #132	; 0x84
 80055a8:	69da      	ldr	r2, [r3, #28]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4619      	mov	r1, r3
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	01db      	lsls	r3, r3, #7
 80055b4:	440b      	add	r3, r1
 80055b6:	3384      	adds	r3, #132	; 0x84
 80055b8:	4619      	mov	r1, r3
 80055ba:	4b58      	ldr	r3, [pc, #352]	; (800571c <LTDC_SetConfig+0x32c>)
 80055bc:	4013      	ands	r3, r2
 80055be:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	69da      	ldr	r2, [r3, #28]
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	6a1b      	ldr	r3, [r3, #32]
 80055c8:	68f9      	ldr	r1, [r7, #12]
 80055ca:	6809      	ldr	r1, [r1, #0]
 80055cc:	4608      	mov	r0, r1
 80055ce:	6879      	ldr	r1, [r7, #4]
 80055d0:	01c9      	lsls	r1, r1, #7
 80055d2:	4401      	add	r1, r0
 80055d4:	3184      	adds	r1, #132	; 0x84
 80055d6:	4313      	orrs	r3, r2
 80055d8:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	461a      	mov	r2, r3
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	01db      	lsls	r3, r3, #7
 80055e4:	4413      	add	r3, r2
 80055e6:	3384      	adds	r3, #132	; 0x84
 80055e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	461a      	mov	r2, r3
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	01db      	lsls	r3, r3, #7
 80055f4:	4413      	add	r3, r2
 80055f6:	3384      	adds	r3, #132	; 0x84
 80055f8:	461a      	mov	r2, r3
 80055fa:	2300      	movs	r3, #0
 80055fc:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	461a      	mov	r2, r3
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	01db      	lsls	r3, r3, #7
 8005608:	4413      	add	r3, r2
 800560a:	3384      	adds	r3, #132	; 0x84
 800560c:	461a      	mov	r2, r3
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005612:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	691b      	ldr	r3, [r3, #16]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d102      	bne.n	8005622 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 800561c:	2304      	movs	r3, #4
 800561e:	61fb      	str	r3, [r7, #28]
 8005620:	e01b      	b.n	800565a <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	691b      	ldr	r3, [r3, #16]
 8005626:	2b01      	cmp	r3, #1
 8005628:	d102      	bne.n	8005630 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 800562a:	2303      	movs	r3, #3
 800562c:	61fb      	str	r3, [r7, #28]
 800562e:	e014      	b.n	800565a <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	691b      	ldr	r3, [r3, #16]
 8005634:	2b04      	cmp	r3, #4
 8005636:	d00b      	beq.n	8005650 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800563c:	2b02      	cmp	r3, #2
 800563e:	d007      	beq.n	8005650 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005644:	2b03      	cmp	r3, #3
 8005646:	d003      	beq.n	8005650 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800564c:	2b07      	cmp	r3, #7
 800564e:	d102      	bne.n	8005656 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8005650:	2302      	movs	r3, #2
 8005652:	61fb      	str	r3, [r7, #28]
 8005654:	e001      	b.n	800565a <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 8005656:	2301      	movs	r3, #1
 8005658:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	461a      	mov	r2, r3
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	01db      	lsls	r3, r3, #7
 8005664:	4413      	add	r3, r2
 8005666:	3384      	adds	r3, #132	; 0x84
 8005668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800566a:	68fa      	ldr	r2, [r7, #12]
 800566c:	6812      	ldr	r2, [r2, #0]
 800566e:	4611      	mov	r1, r2
 8005670:	687a      	ldr	r2, [r7, #4]
 8005672:	01d2      	lsls	r2, r2, #7
 8005674:	440a      	add	r2, r1
 8005676:	3284      	adds	r2, #132	; 0x84
 8005678:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800567c:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005682:	69fa      	ldr	r2, [r7, #28]
 8005684:	fb02 f303 	mul.w	r3, r2, r3
 8005688:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	6859      	ldr	r1, [r3, #4]
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	1acb      	subs	r3, r1, r3
 8005694:	69f9      	ldr	r1, [r7, #28]
 8005696:	fb01 f303 	mul.w	r3, r1, r3
 800569a:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800569c:	68f9      	ldr	r1, [r7, #12]
 800569e:	6809      	ldr	r1, [r1, #0]
 80056a0:	4608      	mov	r0, r1
 80056a2:	6879      	ldr	r1, [r7, #4]
 80056a4:	01c9      	lsls	r1, r1, #7
 80056a6:	4401      	add	r1, r0
 80056a8:	3184      	adds	r1, #132	; 0x84
 80056aa:	4313      	orrs	r3, r2
 80056ac:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	461a      	mov	r2, r3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	01db      	lsls	r3, r3, #7
 80056b8:	4413      	add	r3, r2
 80056ba:	3384      	adds	r3, #132	; 0x84
 80056bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4619      	mov	r1, r3
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	01db      	lsls	r3, r3, #7
 80056c8:	440b      	add	r3, r1
 80056ca:	3384      	adds	r3, #132	; 0x84
 80056cc:	4619      	mov	r1, r3
 80056ce:	4b14      	ldr	r3, [pc, #80]	; (8005720 <LTDC_SetConfig+0x330>)
 80056d0:	4013      	ands	r3, r2
 80056d2:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	461a      	mov	r2, r3
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	01db      	lsls	r3, r3, #7
 80056de:	4413      	add	r3, r2
 80056e0:	3384      	adds	r3, #132	; 0x84
 80056e2:	461a      	mov	r2, r3
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056e8:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	461a      	mov	r2, r3
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	01db      	lsls	r3, r3, #7
 80056f4:	4413      	add	r3, r2
 80056f6:	3384      	adds	r3, #132	; 0x84
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	68fa      	ldr	r2, [r7, #12]
 80056fc:	6812      	ldr	r2, [r2, #0]
 80056fe:	4611      	mov	r1, r2
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	01d2      	lsls	r2, r2, #7
 8005704:	440a      	add	r2, r1
 8005706:	3284      	adds	r2, #132	; 0x84
 8005708:	f043 0301 	orr.w	r3, r3, #1
 800570c:	6013      	str	r3, [r2, #0]
}
 800570e:	bf00      	nop
 8005710:	3724      	adds	r7, #36	; 0x24
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr
 800571a:	bf00      	nop
 800571c:	fffff8f8 	.word	0xfffff8f8
 8005720:	fffff800 	.word	0xfffff800

08005724 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b082      	sub	sp, #8
 8005728:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800572a:	2300      	movs	r3, #0
 800572c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800572e:	4b23      	ldr	r3, [pc, #140]	; (80057bc <HAL_PWREx_EnableOverDrive+0x98>)
 8005730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005732:	4a22      	ldr	r2, [pc, #136]	; (80057bc <HAL_PWREx_EnableOverDrive+0x98>)
 8005734:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005738:	6413      	str	r3, [r2, #64]	; 0x40
 800573a:	4b20      	ldr	r3, [pc, #128]	; (80057bc <HAL_PWREx_EnableOverDrive+0x98>)
 800573c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800573e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005742:	603b      	str	r3, [r7, #0]
 8005744:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005746:	4b1e      	ldr	r3, [pc, #120]	; (80057c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a1d      	ldr	r2, [pc, #116]	; (80057c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800574c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005750:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005752:	f7fe f81d 	bl	8003790 <HAL_GetTick>
 8005756:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005758:	e009      	b.n	800576e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800575a:	f7fe f819 	bl	8003790 <HAL_GetTick>
 800575e:	4602      	mov	r2, r0
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	1ad3      	subs	r3, r2, r3
 8005764:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005768:	d901      	bls.n	800576e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800576a:	2303      	movs	r3, #3
 800576c:	e022      	b.n	80057b4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800576e:	4b14      	ldr	r3, [pc, #80]	; (80057c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005776:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800577a:	d1ee      	bne.n	800575a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800577c:	4b10      	ldr	r3, [pc, #64]	; (80057c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a0f      	ldr	r2, [pc, #60]	; (80057c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005782:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005786:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005788:	f7fe f802 	bl	8003790 <HAL_GetTick>
 800578c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800578e:	e009      	b.n	80057a4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005790:	f7fd fffe 	bl	8003790 <HAL_GetTick>
 8005794:	4602      	mov	r2, r0
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	1ad3      	subs	r3, r2, r3
 800579a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800579e:	d901      	bls.n	80057a4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80057a0:	2303      	movs	r3, #3
 80057a2:	e007      	b.n	80057b4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80057a4:	4b06      	ldr	r3, [pc, #24]	; (80057c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057ac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80057b0:	d1ee      	bne.n	8005790 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80057b2:	2300      	movs	r3, #0
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	3708      	adds	r7, #8
 80057b8:	46bd      	mov	sp, r7
 80057ba:	bd80      	pop	{r7, pc}
 80057bc:	40023800 	.word	0x40023800
 80057c0:	40007000 	.word	0x40007000

080057c4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b086      	sub	sp, #24
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80057cc:	2300      	movs	r3, #0
 80057ce:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d101      	bne.n	80057da <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e291      	b.n	8005cfe <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f003 0301 	and.w	r3, r3, #1
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	f000 8087 	beq.w	80058f6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80057e8:	4b96      	ldr	r3, [pc, #600]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	f003 030c 	and.w	r3, r3, #12
 80057f0:	2b04      	cmp	r3, #4
 80057f2:	d00c      	beq.n	800580e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80057f4:	4b93      	ldr	r3, [pc, #588]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	f003 030c 	and.w	r3, r3, #12
 80057fc:	2b08      	cmp	r3, #8
 80057fe:	d112      	bne.n	8005826 <HAL_RCC_OscConfig+0x62>
 8005800:	4b90      	ldr	r3, [pc, #576]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005808:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800580c:	d10b      	bne.n	8005826 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800580e:	4b8d      	ldr	r3, [pc, #564]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005816:	2b00      	cmp	r3, #0
 8005818:	d06c      	beq.n	80058f4 <HAL_RCC_OscConfig+0x130>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d168      	bne.n	80058f4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	e26b      	b.n	8005cfe <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800582e:	d106      	bne.n	800583e <HAL_RCC_OscConfig+0x7a>
 8005830:	4b84      	ldr	r3, [pc, #528]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a83      	ldr	r2, [pc, #524]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005836:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800583a:	6013      	str	r3, [r2, #0]
 800583c:	e02e      	b.n	800589c <HAL_RCC_OscConfig+0xd8>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d10c      	bne.n	8005860 <HAL_RCC_OscConfig+0x9c>
 8005846:	4b7f      	ldr	r3, [pc, #508]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a7e      	ldr	r2, [pc, #504]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 800584c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005850:	6013      	str	r3, [r2, #0]
 8005852:	4b7c      	ldr	r3, [pc, #496]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a7b      	ldr	r2, [pc, #492]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005858:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800585c:	6013      	str	r3, [r2, #0]
 800585e:	e01d      	b.n	800589c <HAL_RCC_OscConfig+0xd8>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005868:	d10c      	bne.n	8005884 <HAL_RCC_OscConfig+0xc0>
 800586a:	4b76      	ldr	r3, [pc, #472]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a75      	ldr	r2, [pc, #468]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005870:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005874:	6013      	str	r3, [r2, #0]
 8005876:	4b73      	ldr	r3, [pc, #460]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a72      	ldr	r2, [pc, #456]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 800587c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005880:	6013      	str	r3, [r2, #0]
 8005882:	e00b      	b.n	800589c <HAL_RCC_OscConfig+0xd8>
 8005884:	4b6f      	ldr	r3, [pc, #444]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4a6e      	ldr	r2, [pc, #440]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 800588a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800588e:	6013      	str	r3, [r2, #0]
 8005890:	4b6c      	ldr	r3, [pc, #432]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a6b      	ldr	r2, [pc, #428]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005896:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800589a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d013      	beq.n	80058cc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058a4:	f7fd ff74 	bl	8003790 <HAL_GetTick>
 80058a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058aa:	e008      	b.n	80058be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058ac:	f7fd ff70 	bl	8003790 <HAL_GetTick>
 80058b0:	4602      	mov	r2, r0
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	1ad3      	subs	r3, r2, r3
 80058b6:	2b64      	cmp	r3, #100	; 0x64
 80058b8:	d901      	bls.n	80058be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e21f      	b.n	8005cfe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058be:	4b61      	ldr	r3, [pc, #388]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d0f0      	beq.n	80058ac <HAL_RCC_OscConfig+0xe8>
 80058ca:	e014      	b.n	80058f6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058cc:	f7fd ff60 	bl	8003790 <HAL_GetTick>
 80058d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058d2:	e008      	b.n	80058e6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058d4:	f7fd ff5c 	bl	8003790 <HAL_GetTick>
 80058d8:	4602      	mov	r2, r0
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	1ad3      	subs	r3, r2, r3
 80058de:	2b64      	cmp	r3, #100	; 0x64
 80058e0:	d901      	bls.n	80058e6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80058e2:	2303      	movs	r3, #3
 80058e4:	e20b      	b.n	8005cfe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058e6:	4b57      	ldr	r3, [pc, #348]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d1f0      	bne.n	80058d4 <HAL_RCC_OscConfig+0x110>
 80058f2:	e000      	b.n	80058f6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f003 0302 	and.w	r3, r3, #2
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d069      	beq.n	80059d6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005902:	4b50      	ldr	r3, [pc, #320]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005904:	689b      	ldr	r3, [r3, #8]
 8005906:	f003 030c 	and.w	r3, r3, #12
 800590a:	2b00      	cmp	r3, #0
 800590c:	d00b      	beq.n	8005926 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800590e:	4b4d      	ldr	r3, [pc, #308]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	f003 030c 	and.w	r3, r3, #12
 8005916:	2b08      	cmp	r3, #8
 8005918:	d11c      	bne.n	8005954 <HAL_RCC_OscConfig+0x190>
 800591a:	4b4a      	ldr	r3, [pc, #296]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005922:	2b00      	cmp	r3, #0
 8005924:	d116      	bne.n	8005954 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005926:	4b47      	ldr	r3, [pc, #284]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f003 0302 	and.w	r3, r3, #2
 800592e:	2b00      	cmp	r3, #0
 8005930:	d005      	beq.n	800593e <HAL_RCC_OscConfig+0x17a>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	68db      	ldr	r3, [r3, #12]
 8005936:	2b01      	cmp	r3, #1
 8005938:	d001      	beq.n	800593e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e1df      	b.n	8005cfe <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800593e:	4b41      	ldr	r3, [pc, #260]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	691b      	ldr	r3, [r3, #16]
 800594a:	00db      	lsls	r3, r3, #3
 800594c:	493d      	ldr	r1, [pc, #244]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 800594e:	4313      	orrs	r3, r2
 8005950:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005952:	e040      	b.n	80059d6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	68db      	ldr	r3, [r3, #12]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d023      	beq.n	80059a4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800595c:	4b39      	ldr	r3, [pc, #228]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a38      	ldr	r2, [pc, #224]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005962:	f043 0301 	orr.w	r3, r3, #1
 8005966:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005968:	f7fd ff12 	bl	8003790 <HAL_GetTick>
 800596c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800596e:	e008      	b.n	8005982 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005970:	f7fd ff0e 	bl	8003790 <HAL_GetTick>
 8005974:	4602      	mov	r2, r0
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	1ad3      	subs	r3, r2, r3
 800597a:	2b02      	cmp	r3, #2
 800597c:	d901      	bls.n	8005982 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800597e:	2303      	movs	r3, #3
 8005980:	e1bd      	b.n	8005cfe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005982:	4b30      	ldr	r3, [pc, #192]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f003 0302 	and.w	r3, r3, #2
 800598a:	2b00      	cmp	r3, #0
 800598c:	d0f0      	beq.n	8005970 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800598e:	4b2d      	ldr	r3, [pc, #180]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	691b      	ldr	r3, [r3, #16]
 800599a:	00db      	lsls	r3, r3, #3
 800599c:	4929      	ldr	r1, [pc, #164]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 800599e:	4313      	orrs	r3, r2
 80059a0:	600b      	str	r3, [r1, #0]
 80059a2:	e018      	b.n	80059d6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059a4:	4b27      	ldr	r3, [pc, #156]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a26      	ldr	r2, [pc, #152]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 80059aa:	f023 0301 	bic.w	r3, r3, #1
 80059ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059b0:	f7fd feee 	bl	8003790 <HAL_GetTick>
 80059b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059b6:	e008      	b.n	80059ca <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059b8:	f7fd feea 	bl	8003790 <HAL_GetTick>
 80059bc:	4602      	mov	r2, r0
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	1ad3      	subs	r3, r2, r3
 80059c2:	2b02      	cmp	r3, #2
 80059c4:	d901      	bls.n	80059ca <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80059c6:	2303      	movs	r3, #3
 80059c8:	e199      	b.n	8005cfe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059ca:	4b1e      	ldr	r3, [pc, #120]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f003 0302 	and.w	r3, r3, #2
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d1f0      	bne.n	80059b8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 0308 	and.w	r3, r3, #8
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d038      	beq.n	8005a54 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	695b      	ldr	r3, [r3, #20]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d019      	beq.n	8005a1e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059ea:	4b16      	ldr	r3, [pc, #88]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 80059ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059ee:	4a15      	ldr	r2, [pc, #84]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 80059f0:	f043 0301 	orr.w	r3, r3, #1
 80059f4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059f6:	f7fd fecb 	bl	8003790 <HAL_GetTick>
 80059fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059fc:	e008      	b.n	8005a10 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059fe:	f7fd fec7 	bl	8003790 <HAL_GetTick>
 8005a02:	4602      	mov	r2, r0
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	1ad3      	subs	r3, r2, r3
 8005a08:	2b02      	cmp	r3, #2
 8005a0a:	d901      	bls.n	8005a10 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005a0c:	2303      	movs	r3, #3
 8005a0e:	e176      	b.n	8005cfe <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a10:	4b0c      	ldr	r3, [pc, #48]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005a12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a14:	f003 0302 	and.w	r3, r3, #2
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d0f0      	beq.n	80059fe <HAL_RCC_OscConfig+0x23a>
 8005a1c:	e01a      	b.n	8005a54 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a1e:	4b09      	ldr	r3, [pc, #36]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005a20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a22:	4a08      	ldr	r2, [pc, #32]	; (8005a44 <HAL_RCC_OscConfig+0x280>)
 8005a24:	f023 0301 	bic.w	r3, r3, #1
 8005a28:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a2a:	f7fd feb1 	bl	8003790 <HAL_GetTick>
 8005a2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a30:	e00a      	b.n	8005a48 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a32:	f7fd fead 	bl	8003790 <HAL_GetTick>
 8005a36:	4602      	mov	r2, r0
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	1ad3      	subs	r3, r2, r3
 8005a3c:	2b02      	cmp	r3, #2
 8005a3e:	d903      	bls.n	8005a48 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005a40:	2303      	movs	r3, #3
 8005a42:	e15c      	b.n	8005cfe <HAL_RCC_OscConfig+0x53a>
 8005a44:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a48:	4b91      	ldr	r3, [pc, #580]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005a4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a4c:	f003 0302 	and.w	r3, r3, #2
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d1ee      	bne.n	8005a32 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 0304 	and.w	r3, r3, #4
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	f000 80a4 	beq.w	8005baa <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a62:	4b8b      	ldr	r3, [pc, #556]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d10d      	bne.n	8005a8a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a6e:	4b88      	ldr	r3, [pc, #544]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a72:	4a87      	ldr	r2, [pc, #540]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005a74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a78:	6413      	str	r3, [r2, #64]	; 0x40
 8005a7a:	4b85      	ldr	r3, [pc, #532]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a82:	60bb      	str	r3, [r7, #8]
 8005a84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a86:	2301      	movs	r3, #1
 8005a88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a8a:	4b82      	ldr	r3, [pc, #520]	; (8005c94 <HAL_RCC_OscConfig+0x4d0>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d118      	bne.n	8005ac8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005a96:	4b7f      	ldr	r3, [pc, #508]	; (8005c94 <HAL_RCC_OscConfig+0x4d0>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a7e      	ldr	r2, [pc, #504]	; (8005c94 <HAL_RCC_OscConfig+0x4d0>)
 8005a9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005aa0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005aa2:	f7fd fe75 	bl	8003790 <HAL_GetTick>
 8005aa6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005aa8:	e008      	b.n	8005abc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005aaa:	f7fd fe71 	bl	8003790 <HAL_GetTick>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	1ad3      	subs	r3, r2, r3
 8005ab4:	2b64      	cmp	r3, #100	; 0x64
 8005ab6:	d901      	bls.n	8005abc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005ab8:	2303      	movs	r3, #3
 8005aba:	e120      	b.n	8005cfe <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005abc:	4b75      	ldr	r3, [pc, #468]	; (8005c94 <HAL_RCC_OscConfig+0x4d0>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d0f0      	beq.n	8005aaa <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d106      	bne.n	8005ade <HAL_RCC_OscConfig+0x31a>
 8005ad0:	4b6f      	ldr	r3, [pc, #444]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005ad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ad4:	4a6e      	ldr	r2, [pc, #440]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005ad6:	f043 0301 	orr.w	r3, r3, #1
 8005ada:	6713      	str	r3, [r2, #112]	; 0x70
 8005adc:	e02d      	b.n	8005b3a <HAL_RCC_OscConfig+0x376>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d10c      	bne.n	8005b00 <HAL_RCC_OscConfig+0x33c>
 8005ae6:	4b6a      	ldr	r3, [pc, #424]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005ae8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005aea:	4a69      	ldr	r2, [pc, #420]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005aec:	f023 0301 	bic.w	r3, r3, #1
 8005af0:	6713      	str	r3, [r2, #112]	; 0x70
 8005af2:	4b67      	ldr	r3, [pc, #412]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005af4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005af6:	4a66      	ldr	r2, [pc, #408]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005af8:	f023 0304 	bic.w	r3, r3, #4
 8005afc:	6713      	str	r3, [r2, #112]	; 0x70
 8005afe:	e01c      	b.n	8005b3a <HAL_RCC_OscConfig+0x376>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	2b05      	cmp	r3, #5
 8005b06:	d10c      	bne.n	8005b22 <HAL_RCC_OscConfig+0x35e>
 8005b08:	4b61      	ldr	r3, [pc, #388]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005b0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b0c:	4a60      	ldr	r2, [pc, #384]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005b0e:	f043 0304 	orr.w	r3, r3, #4
 8005b12:	6713      	str	r3, [r2, #112]	; 0x70
 8005b14:	4b5e      	ldr	r3, [pc, #376]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005b16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b18:	4a5d      	ldr	r2, [pc, #372]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005b1a:	f043 0301 	orr.w	r3, r3, #1
 8005b1e:	6713      	str	r3, [r2, #112]	; 0x70
 8005b20:	e00b      	b.n	8005b3a <HAL_RCC_OscConfig+0x376>
 8005b22:	4b5b      	ldr	r3, [pc, #364]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005b24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b26:	4a5a      	ldr	r2, [pc, #360]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005b28:	f023 0301 	bic.w	r3, r3, #1
 8005b2c:	6713      	str	r3, [r2, #112]	; 0x70
 8005b2e:	4b58      	ldr	r3, [pc, #352]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005b30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b32:	4a57      	ldr	r2, [pc, #348]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005b34:	f023 0304 	bic.w	r3, r3, #4
 8005b38:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	689b      	ldr	r3, [r3, #8]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d015      	beq.n	8005b6e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b42:	f7fd fe25 	bl	8003790 <HAL_GetTick>
 8005b46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b48:	e00a      	b.n	8005b60 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b4a:	f7fd fe21 	bl	8003790 <HAL_GetTick>
 8005b4e:	4602      	mov	r2, r0
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	1ad3      	subs	r3, r2, r3
 8005b54:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d901      	bls.n	8005b60 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005b5c:	2303      	movs	r3, #3
 8005b5e:	e0ce      	b.n	8005cfe <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b60:	4b4b      	ldr	r3, [pc, #300]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005b62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b64:	f003 0302 	and.w	r3, r3, #2
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d0ee      	beq.n	8005b4a <HAL_RCC_OscConfig+0x386>
 8005b6c:	e014      	b.n	8005b98 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b6e:	f7fd fe0f 	bl	8003790 <HAL_GetTick>
 8005b72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b74:	e00a      	b.n	8005b8c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b76:	f7fd fe0b 	bl	8003790 <HAL_GetTick>
 8005b7a:	4602      	mov	r2, r0
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	1ad3      	subs	r3, r2, r3
 8005b80:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d901      	bls.n	8005b8c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005b88:	2303      	movs	r3, #3
 8005b8a:	e0b8      	b.n	8005cfe <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b8c:	4b40      	ldr	r3, [pc, #256]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005b8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b90:	f003 0302 	and.w	r3, r3, #2
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d1ee      	bne.n	8005b76 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005b98:	7dfb      	ldrb	r3, [r7, #23]
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d105      	bne.n	8005baa <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b9e:	4b3c      	ldr	r3, [pc, #240]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ba2:	4a3b      	ldr	r2, [pc, #236]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005ba4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005ba8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	699b      	ldr	r3, [r3, #24]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	f000 80a4 	beq.w	8005cfc <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005bb4:	4b36      	ldr	r3, [pc, #216]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	f003 030c 	and.w	r3, r3, #12
 8005bbc:	2b08      	cmp	r3, #8
 8005bbe:	d06b      	beq.n	8005c98 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	699b      	ldr	r3, [r3, #24]
 8005bc4:	2b02      	cmp	r3, #2
 8005bc6:	d149      	bne.n	8005c5c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bc8:	4b31      	ldr	r3, [pc, #196]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a30      	ldr	r2, [pc, #192]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005bce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005bd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bd4:	f7fd fddc 	bl	8003790 <HAL_GetTick>
 8005bd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bda:	e008      	b.n	8005bee <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bdc:	f7fd fdd8 	bl	8003790 <HAL_GetTick>
 8005be0:	4602      	mov	r2, r0
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	1ad3      	subs	r3, r2, r3
 8005be6:	2b02      	cmp	r3, #2
 8005be8:	d901      	bls.n	8005bee <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005bea:	2303      	movs	r3, #3
 8005bec:	e087      	b.n	8005cfe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bee:	4b28      	ldr	r3, [pc, #160]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d1f0      	bne.n	8005bdc <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	69da      	ldr	r2, [r3, #28]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6a1b      	ldr	r3, [r3, #32]
 8005c02:	431a      	orrs	r2, r3
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c08:	019b      	lsls	r3, r3, #6
 8005c0a:	431a      	orrs	r2, r3
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c10:	085b      	lsrs	r3, r3, #1
 8005c12:	3b01      	subs	r3, #1
 8005c14:	041b      	lsls	r3, r3, #16
 8005c16:	431a      	orrs	r2, r3
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c1c:	061b      	lsls	r3, r3, #24
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	4a1b      	ldr	r2, [pc, #108]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005c22:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005c26:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c28:	4b19      	ldr	r3, [pc, #100]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a18      	ldr	r2, [pc, #96]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005c2e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c34:	f7fd fdac 	bl	8003790 <HAL_GetTick>
 8005c38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c3a:	e008      	b.n	8005c4e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c3c:	f7fd fda8 	bl	8003790 <HAL_GetTick>
 8005c40:	4602      	mov	r2, r0
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	2b02      	cmp	r3, #2
 8005c48:	d901      	bls.n	8005c4e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8005c4a:	2303      	movs	r3, #3
 8005c4c:	e057      	b.n	8005cfe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c4e:	4b10      	ldr	r3, [pc, #64]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d0f0      	beq.n	8005c3c <HAL_RCC_OscConfig+0x478>
 8005c5a:	e04f      	b.n	8005cfc <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c5c:	4b0c      	ldr	r3, [pc, #48]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a0b      	ldr	r2, [pc, #44]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005c62:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005c66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c68:	f7fd fd92 	bl	8003790 <HAL_GetTick>
 8005c6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c6e:	e008      	b.n	8005c82 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c70:	f7fd fd8e 	bl	8003790 <HAL_GetTick>
 8005c74:	4602      	mov	r2, r0
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	1ad3      	subs	r3, r2, r3
 8005c7a:	2b02      	cmp	r3, #2
 8005c7c:	d901      	bls.n	8005c82 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8005c7e:	2303      	movs	r3, #3
 8005c80:	e03d      	b.n	8005cfe <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c82:	4b03      	ldr	r3, [pc, #12]	; (8005c90 <HAL_RCC_OscConfig+0x4cc>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d1f0      	bne.n	8005c70 <HAL_RCC_OscConfig+0x4ac>
 8005c8e:	e035      	b.n	8005cfc <HAL_RCC_OscConfig+0x538>
 8005c90:	40023800 	.word	0x40023800
 8005c94:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005c98:	4b1b      	ldr	r3, [pc, #108]	; (8005d08 <HAL_RCC_OscConfig+0x544>)
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	699b      	ldr	r3, [r3, #24]
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d028      	beq.n	8005cf8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d121      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cbe:	429a      	cmp	r2, r3
 8005cc0:	d11a      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005cc2:	68fa      	ldr	r2, [r7, #12]
 8005cc4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005cc8:	4013      	ands	r3, r2
 8005cca:	687a      	ldr	r2, [r7, #4]
 8005ccc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005cce:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d111      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cde:	085b      	lsrs	r3, r3, #1
 8005ce0:	3b01      	subs	r3, #1
 8005ce2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d107      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cf2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d001      	beq.n	8005cfc <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e000      	b.n	8005cfe <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8005cfc:	2300      	movs	r3, #0
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3718      	adds	r7, #24
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}
 8005d06:	bf00      	nop
 8005d08:	40023800 	.word	0x40023800

08005d0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b084      	sub	sp, #16
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005d16:	2300      	movs	r3, #0
 8005d18:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d101      	bne.n	8005d24 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	e0d0      	b.n	8005ec6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d24:	4b6a      	ldr	r3, [pc, #424]	; (8005ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f003 030f 	and.w	r3, r3, #15
 8005d2c:	683a      	ldr	r2, [r7, #0]
 8005d2e:	429a      	cmp	r2, r3
 8005d30:	d910      	bls.n	8005d54 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d32:	4b67      	ldr	r3, [pc, #412]	; (8005ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f023 020f 	bic.w	r2, r3, #15
 8005d3a:	4965      	ldr	r1, [pc, #404]	; (8005ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d42:	4b63      	ldr	r3, [pc, #396]	; (8005ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f003 030f 	and.w	r3, r3, #15
 8005d4a:	683a      	ldr	r2, [r7, #0]
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d001      	beq.n	8005d54 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005d50:	2301      	movs	r3, #1
 8005d52:	e0b8      	b.n	8005ec6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f003 0302 	and.w	r3, r3, #2
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d020      	beq.n	8005da2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f003 0304 	and.w	r3, r3, #4
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d005      	beq.n	8005d78 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d6c:	4b59      	ldr	r3, [pc, #356]	; (8005ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8005d6e:	689b      	ldr	r3, [r3, #8]
 8005d70:	4a58      	ldr	r2, [pc, #352]	; (8005ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8005d72:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005d76:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 0308 	and.w	r3, r3, #8
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d005      	beq.n	8005d90 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d84:	4b53      	ldr	r3, [pc, #332]	; (8005ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8005d86:	689b      	ldr	r3, [r3, #8]
 8005d88:	4a52      	ldr	r2, [pc, #328]	; (8005ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8005d8a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005d8e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d90:	4b50      	ldr	r3, [pc, #320]	; (8005ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	494d      	ldr	r1, [pc, #308]	; (8005ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f003 0301 	and.w	r3, r3, #1
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d040      	beq.n	8005e30 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	2b01      	cmp	r3, #1
 8005db4:	d107      	bne.n	8005dc6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005db6:	4b47      	ldr	r3, [pc, #284]	; (8005ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d115      	bne.n	8005dee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e07f      	b.n	8005ec6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	2b02      	cmp	r3, #2
 8005dcc:	d107      	bne.n	8005dde <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dce:	4b41      	ldr	r3, [pc, #260]	; (8005ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d109      	bne.n	8005dee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e073      	b.n	8005ec6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dde:	4b3d      	ldr	r3, [pc, #244]	; (8005ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f003 0302 	and.w	r3, r3, #2
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d101      	bne.n	8005dee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e06b      	b.n	8005ec6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005dee:	4b39      	ldr	r3, [pc, #228]	; (8005ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	f023 0203 	bic.w	r2, r3, #3
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	4936      	ldr	r1, [pc, #216]	; (8005ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e00:	f7fd fcc6 	bl	8003790 <HAL_GetTick>
 8005e04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e06:	e00a      	b.n	8005e1e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e08:	f7fd fcc2 	bl	8003790 <HAL_GetTick>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	1ad3      	subs	r3, r2, r3
 8005e12:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d901      	bls.n	8005e1e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005e1a:	2303      	movs	r3, #3
 8005e1c:	e053      	b.n	8005ec6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e1e:	4b2d      	ldr	r3, [pc, #180]	; (8005ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	f003 020c 	and.w	r2, r3, #12
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	009b      	lsls	r3, r3, #2
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d1eb      	bne.n	8005e08 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e30:	4b27      	ldr	r3, [pc, #156]	; (8005ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f003 030f 	and.w	r3, r3, #15
 8005e38:	683a      	ldr	r2, [r7, #0]
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d210      	bcs.n	8005e60 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e3e:	4b24      	ldr	r3, [pc, #144]	; (8005ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f023 020f 	bic.w	r2, r3, #15
 8005e46:	4922      	ldr	r1, [pc, #136]	; (8005ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e4e:	4b20      	ldr	r3, [pc, #128]	; (8005ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f003 030f 	and.w	r3, r3, #15
 8005e56:	683a      	ldr	r2, [r7, #0]
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	d001      	beq.n	8005e60 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	e032      	b.n	8005ec6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f003 0304 	and.w	r3, r3, #4
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d008      	beq.n	8005e7e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e6c:	4b19      	ldr	r3, [pc, #100]	; (8005ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	4916      	ldr	r1, [pc, #88]	; (8005ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f003 0308 	and.w	r3, r3, #8
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d009      	beq.n	8005e9e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005e8a:	4b12      	ldr	r3, [pc, #72]	; (8005ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8005e8c:	689b      	ldr	r3, [r3, #8]
 8005e8e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	691b      	ldr	r3, [r3, #16]
 8005e96:	00db      	lsls	r3, r3, #3
 8005e98:	490e      	ldr	r1, [pc, #56]	; (8005ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005e9e:	f000 f821 	bl	8005ee4 <HAL_RCC_GetSysClockFreq>
 8005ea2:	4602      	mov	r2, r0
 8005ea4:	4b0b      	ldr	r3, [pc, #44]	; (8005ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8005ea6:	689b      	ldr	r3, [r3, #8]
 8005ea8:	091b      	lsrs	r3, r3, #4
 8005eaa:	f003 030f 	and.w	r3, r3, #15
 8005eae:	490a      	ldr	r1, [pc, #40]	; (8005ed8 <HAL_RCC_ClockConfig+0x1cc>)
 8005eb0:	5ccb      	ldrb	r3, [r1, r3]
 8005eb2:	fa22 f303 	lsr.w	r3, r2, r3
 8005eb6:	4a09      	ldr	r2, [pc, #36]	; (8005edc <HAL_RCC_ClockConfig+0x1d0>)
 8005eb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005eba:	4b09      	ldr	r3, [pc, #36]	; (8005ee0 <HAL_RCC_ClockConfig+0x1d4>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f7fd fc22 	bl	8003708 <HAL_InitTick>

  return HAL_OK;
 8005ec4:	2300      	movs	r3, #0
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3710      	adds	r7, #16
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}
 8005ece:	bf00      	nop
 8005ed0:	40023c00 	.word	0x40023c00
 8005ed4:	40023800 	.word	0x40023800
 8005ed8:	0800852c 	.word	0x0800852c
 8005edc:	20000004 	.word	0x20000004
 8005ee0:	2000003c 	.word	0x2000003c

08005ee4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ee4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ee8:	b090      	sub	sp, #64	; 0x40
 8005eea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005eec:	2300      	movs	r3, #0
 8005eee:	637b      	str	r3, [r7, #52]	; 0x34
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8005ef8:	2300      	movs	r3, #0
 8005efa:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005efc:	4b59      	ldr	r3, [pc, #356]	; (8006064 <HAL_RCC_GetSysClockFreq+0x180>)
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	f003 030c 	and.w	r3, r3, #12
 8005f04:	2b08      	cmp	r3, #8
 8005f06:	d00d      	beq.n	8005f24 <HAL_RCC_GetSysClockFreq+0x40>
 8005f08:	2b08      	cmp	r3, #8
 8005f0a:	f200 80a1 	bhi.w	8006050 <HAL_RCC_GetSysClockFreq+0x16c>
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d002      	beq.n	8005f18 <HAL_RCC_GetSysClockFreq+0x34>
 8005f12:	2b04      	cmp	r3, #4
 8005f14:	d003      	beq.n	8005f1e <HAL_RCC_GetSysClockFreq+0x3a>
 8005f16:	e09b      	b.n	8006050 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f18:	4b53      	ldr	r3, [pc, #332]	; (8006068 <HAL_RCC_GetSysClockFreq+0x184>)
 8005f1a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005f1c:	e09b      	b.n	8006056 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f1e:	4b53      	ldr	r3, [pc, #332]	; (800606c <HAL_RCC_GetSysClockFreq+0x188>)
 8005f20:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005f22:	e098      	b.n	8006056 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f24:	4b4f      	ldr	r3, [pc, #316]	; (8006064 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f2c:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005f2e:	4b4d      	ldr	r3, [pc, #308]	; (8006064 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d028      	beq.n	8005f8c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f3a:	4b4a      	ldr	r3, [pc, #296]	; (8006064 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	099b      	lsrs	r3, r3, #6
 8005f40:	2200      	movs	r2, #0
 8005f42:	623b      	str	r3, [r7, #32]
 8005f44:	627a      	str	r2, [r7, #36]	; 0x24
 8005f46:	6a3b      	ldr	r3, [r7, #32]
 8005f48:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005f4c:	2100      	movs	r1, #0
 8005f4e:	4b47      	ldr	r3, [pc, #284]	; (800606c <HAL_RCC_GetSysClockFreq+0x188>)
 8005f50:	fb03 f201 	mul.w	r2, r3, r1
 8005f54:	2300      	movs	r3, #0
 8005f56:	fb00 f303 	mul.w	r3, r0, r3
 8005f5a:	4413      	add	r3, r2
 8005f5c:	4a43      	ldr	r2, [pc, #268]	; (800606c <HAL_RCC_GetSysClockFreq+0x188>)
 8005f5e:	fba0 1202 	umull	r1, r2, r0, r2
 8005f62:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f64:	460a      	mov	r2, r1
 8005f66:	62ba      	str	r2, [r7, #40]	; 0x28
 8005f68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f6a:	4413      	add	r3, r2
 8005f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f70:	2200      	movs	r2, #0
 8005f72:	61bb      	str	r3, [r7, #24]
 8005f74:	61fa      	str	r2, [r7, #28]
 8005f76:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f7a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005f7e:	f7fa f997 	bl	80002b0 <__aeabi_uldivmod>
 8005f82:	4602      	mov	r2, r0
 8005f84:	460b      	mov	r3, r1
 8005f86:	4613      	mov	r3, r2
 8005f88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f8a:	e053      	b.n	8006034 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f8c:	4b35      	ldr	r3, [pc, #212]	; (8006064 <HAL_RCC_GetSysClockFreq+0x180>)
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	099b      	lsrs	r3, r3, #6
 8005f92:	2200      	movs	r2, #0
 8005f94:	613b      	str	r3, [r7, #16]
 8005f96:	617a      	str	r2, [r7, #20]
 8005f98:	693b      	ldr	r3, [r7, #16]
 8005f9a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005f9e:	f04f 0b00 	mov.w	fp, #0
 8005fa2:	4652      	mov	r2, sl
 8005fa4:	465b      	mov	r3, fp
 8005fa6:	f04f 0000 	mov.w	r0, #0
 8005faa:	f04f 0100 	mov.w	r1, #0
 8005fae:	0159      	lsls	r1, r3, #5
 8005fb0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005fb4:	0150      	lsls	r0, r2, #5
 8005fb6:	4602      	mov	r2, r0
 8005fb8:	460b      	mov	r3, r1
 8005fba:	ebb2 080a 	subs.w	r8, r2, sl
 8005fbe:	eb63 090b 	sbc.w	r9, r3, fp
 8005fc2:	f04f 0200 	mov.w	r2, #0
 8005fc6:	f04f 0300 	mov.w	r3, #0
 8005fca:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005fce:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005fd2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005fd6:	ebb2 0408 	subs.w	r4, r2, r8
 8005fda:	eb63 0509 	sbc.w	r5, r3, r9
 8005fde:	f04f 0200 	mov.w	r2, #0
 8005fe2:	f04f 0300 	mov.w	r3, #0
 8005fe6:	00eb      	lsls	r3, r5, #3
 8005fe8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005fec:	00e2      	lsls	r2, r4, #3
 8005fee:	4614      	mov	r4, r2
 8005ff0:	461d      	mov	r5, r3
 8005ff2:	eb14 030a 	adds.w	r3, r4, sl
 8005ff6:	603b      	str	r3, [r7, #0]
 8005ff8:	eb45 030b 	adc.w	r3, r5, fp
 8005ffc:	607b      	str	r3, [r7, #4]
 8005ffe:	f04f 0200 	mov.w	r2, #0
 8006002:	f04f 0300 	mov.w	r3, #0
 8006006:	e9d7 4500 	ldrd	r4, r5, [r7]
 800600a:	4629      	mov	r1, r5
 800600c:	028b      	lsls	r3, r1, #10
 800600e:	4621      	mov	r1, r4
 8006010:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006014:	4621      	mov	r1, r4
 8006016:	028a      	lsls	r2, r1, #10
 8006018:	4610      	mov	r0, r2
 800601a:	4619      	mov	r1, r3
 800601c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800601e:	2200      	movs	r2, #0
 8006020:	60bb      	str	r3, [r7, #8]
 8006022:	60fa      	str	r2, [r7, #12]
 8006024:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006028:	f7fa f942 	bl	80002b0 <__aeabi_uldivmod>
 800602c:	4602      	mov	r2, r0
 800602e:	460b      	mov	r3, r1
 8006030:	4613      	mov	r3, r2
 8006032:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006034:	4b0b      	ldr	r3, [pc, #44]	; (8006064 <HAL_RCC_GetSysClockFreq+0x180>)
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	0c1b      	lsrs	r3, r3, #16
 800603a:	f003 0303 	and.w	r3, r3, #3
 800603e:	3301      	adds	r3, #1
 8006040:	005b      	lsls	r3, r3, #1
 8006042:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8006044:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006048:	fbb2 f3f3 	udiv	r3, r2, r3
 800604c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800604e:	e002      	b.n	8006056 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006050:	4b05      	ldr	r3, [pc, #20]	; (8006068 <HAL_RCC_GetSysClockFreq+0x184>)
 8006052:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006054:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006058:	4618      	mov	r0, r3
 800605a:	3740      	adds	r7, #64	; 0x40
 800605c:	46bd      	mov	sp, r7
 800605e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006062:	bf00      	nop
 8006064:	40023800 	.word	0x40023800
 8006068:	00f42400 	.word	0x00f42400
 800606c:	017d7840 	.word	0x017d7840

08006070 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006070:	b480      	push	{r7}
 8006072:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006074:	4b03      	ldr	r3, [pc, #12]	; (8006084 <HAL_RCC_GetHCLKFreq+0x14>)
 8006076:	681b      	ldr	r3, [r3, #0]
}
 8006078:	4618      	mov	r0, r3
 800607a:	46bd      	mov	sp, r7
 800607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006080:	4770      	bx	lr
 8006082:	bf00      	nop
 8006084:	20000004 	.word	0x20000004

08006088 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800608c:	f7ff fff0 	bl	8006070 <HAL_RCC_GetHCLKFreq>
 8006090:	4602      	mov	r2, r0
 8006092:	4b05      	ldr	r3, [pc, #20]	; (80060a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	0a9b      	lsrs	r3, r3, #10
 8006098:	f003 0307 	and.w	r3, r3, #7
 800609c:	4903      	ldr	r1, [pc, #12]	; (80060ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800609e:	5ccb      	ldrb	r3, [r1, r3]
 80060a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	bd80      	pop	{r7, pc}
 80060a8:	40023800 	.word	0x40023800
 80060ac:	0800853c 	.word	0x0800853c

080060b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80060b4:	f7ff ffdc 	bl	8006070 <HAL_RCC_GetHCLKFreq>
 80060b8:	4602      	mov	r2, r0
 80060ba:	4b05      	ldr	r3, [pc, #20]	; (80060d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	0b5b      	lsrs	r3, r3, #13
 80060c0:	f003 0307 	and.w	r3, r3, #7
 80060c4:	4903      	ldr	r1, [pc, #12]	; (80060d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80060c6:	5ccb      	ldrb	r3, [r1, r3]
 80060c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	bd80      	pop	{r7, pc}
 80060d0:	40023800 	.word	0x40023800
 80060d4:	0800853c 	.word	0x0800853c

080060d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b088      	sub	sp, #32
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80060e0:	2300      	movs	r3, #0
 80060e2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80060e4:	2300      	movs	r3, #0
 80060e6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80060e8:	2300      	movs	r3, #0
 80060ea:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80060ec:	2300      	movs	r3, #0
 80060ee:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80060f0:	2300      	movs	r3, #0
 80060f2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f003 0301 	and.w	r3, r3, #1
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d012      	beq.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006100:	4b69      	ldr	r3, [pc, #420]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	4a68      	ldr	r2, [pc, #416]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006106:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800610a:	6093      	str	r3, [r2, #8]
 800610c:	4b66      	ldr	r3, [pc, #408]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800610e:	689a      	ldr	r2, [r3, #8]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006114:	4964      	ldr	r1, [pc, #400]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006116:	4313      	orrs	r3, r2
 8006118:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800611e:	2b00      	cmp	r3, #0
 8006120:	d101      	bne.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006122:	2301      	movs	r3, #1
 8006124:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800612e:	2b00      	cmp	r3, #0
 8006130:	d017      	beq.n	8006162 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006132:	4b5d      	ldr	r3, [pc, #372]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006134:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006138:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006140:	4959      	ldr	r1, [pc, #356]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006142:	4313      	orrs	r3, r2
 8006144:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800614c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006150:	d101      	bne.n	8006156 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006152:	2301      	movs	r3, #1
 8006154:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800615a:	2b00      	cmp	r3, #0
 800615c:	d101      	bne.n	8006162 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800615e:	2301      	movs	r3, #1
 8006160:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800616a:	2b00      	cmp	r3, #0
 800616c:	d017      	beq.n	800619e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800616e:	4b4e      	ldr	r3, [pc, #312]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006170:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006174:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800617c:	494a      	ldr	r1, [pc, #296]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800617e:	4313      	orrs	r3, r2
 8006180:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006188:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800618c:	d101      	bne.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800618e:	2301      	movs	r3, #1
 8006190:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006196:	2b00      	cmp	r3, #0
 8006198:	d101      	bne.n	800619e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800619a:	2301      	movs	r3, #1
 800619c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d001      	beq.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80061aa:	2301      	movs	r3, #1
 80061ac:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f003 0320 	and.w	r3, r3, #32
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	f000 808b 	beq.w	80062d2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80061bc:	4b3a      	ldr	r3, [pc, #232]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061c0:	4a39      	ldr	r2, [pc, #228]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061c6:	6413      	str	r3, [r2, #64]	; 0x40
 80061c8:	4b37      	ldr	r3, [pc, #220]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061d0:	60bb      	str	r3, [r7, #8]
 80061d2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80061d4:	4b35      	ldr	r3, [pc, #212]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a34      	ldr	r2, [pc, #208]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80061da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80061e0:	f7fd fad6 	bl	8003790 <HAL_GetTick>
 80061e4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80061e6:	e008      	b.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061e8:	f7fd fad2 	bl	8003790 <HAL_GetTick>
 80061ec:	4602      	mov	r2, r0
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	1ad3      	subs	r3, r2, r3
 80061f2:	2b64      	cmp	r3, #100	; 0x64
 80061f4:	d901      	bls.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80061f6:	2303      	movs	r3, #3
 80061f8:	e357      	b.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80061fa:	4b2c      	ldr	r3, [pc, #176]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006202:	2b00      	cmp	r3, #0
 8006204:	d0f0      	beq.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006206:	4b28      	ldr	r3, [pc, #160]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006208:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800620a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800620e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d035      	beq.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800621a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800621e:	693a      	ldr	r2, [r7, #16]
 8006220:	429a      	cmp	r2, r3
 8006222:	d02e      	beq.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006224:	4b20      	ldr	r3, [pc, #128]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006226:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006228:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800622c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800622e:	4b1e      	ldr	r3, [pc, #120]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006230:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006232:	4a1d      	ldr	r2, [pc, #116]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006234:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006238:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800623a:	4b1b      	ldr	r3, [pc, #108]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800623c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800623e:	4a1a      	ldr	r2, [pc, #104]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006240:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006244:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006246:	4a18      	ldr	r2, [pc, #96]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006248:	693b      	ldr	r3, [r7, #16]
 800624a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800624c:	4b16      	ldr	r3, [pc, #88]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800624e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006250:	f003 0301 	and.w	r3, r3, #1
 8006254:	2b01      	cmp	r3, #1
 8006256:	d114      	bne.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006258:	f7fd fa9a 	bl	8003790 <HAL_GetTick>
 800625c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800625e:	e00a      	b.n	8006276 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006260:	f7fd fa96 	bl	8003790 <HAL_GetTick>
 8006264:	4602      	mov	r2, r0
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	1ad3      	subs	r3, r2, r3
 800626a:	f241 3288 	movw	r2, #5000	; 0x1388
 800626e:	4293      	cmp	r3, r2
 8006270:	d901      	bls.n	8006276 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006272:	2303      	movs	r3, #3
 8006274:	e319      	b.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006276:	4b0c      	ldr	r3, [pc, #48]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006278:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800627a:	f003 0302 	and.w	r3, r3, #2
 800627e:	2b00      	cmp	r3, #0
 8006280:	d0ee      	beq.n	8006260 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006286:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800628a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800628e:	d111      	bne.n	80062b4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006290:	4b05      	ldr	r3, [pc, #20]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006292:	689b      	ldr	r3, [r3, #8]
 8006294:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800629c:	4b04      	ldr	r3, [pc, #16]	; (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800629e:	400b      	ands	r3, r1
 80062a0:	4901      	ldr	r1, [pc, #4]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062a2:	4313      	orrs	r3, r2
 80062a4:	608b      	str	r3, [r1, #8]
 80062a6:	e00b      	b.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80062a8:	40023800 	.word	0x40023800
 80062ac:	40007000 	.word	0x40007000
 80062b0:	0ffffcff 	.word	0x0ffffcff
 80062b4:	4baa      	ldr	r3, [pc, #680]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	4aa9      	ldr	r2, [pc, #676]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80062ba:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80062be:	6093      	str	r3, [r2, #8]
 80062c0:	4ba7      	ldr	r3, [pc, #668]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80062c2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062cc:	49a4      	ldr	r1, [pc, #656]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80062ce:	4313      	orrs	r3, r2
 80062d0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f003 0310 	and.w	r3, r3, #16
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d010      	beq.n	8006300 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80062de:	4ba0      	ldr	r3, [pc, #640]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80062e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80062e4:	4a9e      	ldr	r2, [pc, #632]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80062e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80062ea:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80062ee:	4b9c      	ldr	r3, [pc, #624]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80062f0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062f8:	4999      	ldr	r1, [pc, #612]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80062fa:	4313      	orrs	r3, r2
 80062fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006308:	2b00      	cmp	r3, #0
 800630a:	d00a      	beq.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800630c:	4b94      	ldr	r3, [pc, #592]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800630e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006312:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800631a:	4991      	ldr	r1, [pc, #580]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800631c:	4313      	orrs	r3, r2
 800631e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800632a:	2b00      	cmp	r3, #0
 800632c:	d00a      	beq.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800632e:	4b8c      	ldr	r3, [pc, #560]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006330:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006334:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800633c:	4988      	ldr	r1, [pc, #544]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800633e:	4313      	orrs	r3, r2
 8006340:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800634c:	2b00      	cmp	r3, #0
 800634e:	d00a      	beq.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006350:	4b83      	ldr	r3, [pc, #524]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006352:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006356:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800635e:	4980      	ldr	r1, [pc, #512]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006360:	4313      	orrs	r3, r2
 8006362:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800636e:	2b00      	cmp	r3, #0
 8006370:	d00a      	beq.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006372:	4b7b      	ldr	r3, [pc, #492]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006374:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006378:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006380:	4977      	ldr	r1, [pc, #476]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006382:	4313      	orrs	r3, r2
 8006384:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006390:	2b00      	cmp	r3, #0
 8006392:	d00a      	beq.n	80063aa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006394:	4b72      	ldr	r3, [pc, #456]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006396:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800639a:	f023 0203 	bic.w	r2, r3, #3
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063a2:	496f      	ldr	r1, [pc, #444]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80063a4:	4313      	orrs	r3, r2
 80063a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d00a      	beq.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80063b6:	4b6a      	ldr	r3, [pc, #424]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80063b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063bc:	f023 020c 	bic.w	r2, r3, #12
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063c4:	4966      	ldr	r1, [pc, #408]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80063c6:	4313      	orrs	r3, r2
 80063c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d00a      	beq.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80063d8:	4b61      	ldr	r3, [pc, #388]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80063da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063de:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063e6:	495e      	ldr	r1, [pc, #376]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80063e8:	4313      	orrs	r3, r2
 80063ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d00a      	beq.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80063fa:	4b59      	ldr	r3, [pc, #356]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80063fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006400:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006408:	4955      	ldr	r1, [pc, #340]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800640a:	4313      	orrs	r3, r2
 800640c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006418:	2b00      	cmp	r3, #0
 800641a:	d00a      	beq.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800641c:	4b50      	ldr	r3, [pc, #320]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800641e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006422:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800642a:	494d      	ldr	r1, [pc, #308]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800642c:	4313      	orrs	r3, r2
 800642e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800643a:	2b00      	cmp	r3, #0
 800643c:	d00a      	beq.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800643e:	4b48      	ldr	r3, [pc, #288]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006440:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006444:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800644c:	4944      	ldr	r1, [pc, #272]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800644e:	4313      	orrs	r3, r2
 8006450:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800645c:	2b00      	cmp	r3, #0
 800645e:	d00a      	beq.n	8006476 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006460:	4b3f      	ldr	r3, [pc, #252]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006462:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006466:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800646e:	493c      	ldr	r1, [pc, #240]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006470:	4313      	orrs	r3, r2
 8006472:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800647e:	2b00      	cmp	r3, #0
 8006480:	d00a      	beq.n	8006498 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006482:	4b37      	ldr	r3, [pc, #220]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006484:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006488:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006490:	4933      	ldr	r1, [pc, #204]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006492:	4313      	orrs	r3, r2
 8006494:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d00a      	beq.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80064a4:	4b2e      	ldr	r3, [pc, #184]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80064a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064aa:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80064b2:	492b      	ldr	r1, [pc, #172]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80064b4:	4313      	orrs	r3, r2
 80064b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d011      	beq.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80064c6:	4b26      	ldr	r3, [pc, #152]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80064c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064cc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80064d4:	4922      	ldr	r1, [pc, #136]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80064d6:	4313      	orrs	r3, r2
 80064d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80064e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80064e4:	d101      	bne.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80064e6:	2301      	movs	r3, #1
 80064e8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f003 0308 	and.w	r3, r3, #8
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d001      	beq.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80064f6:	2301      	movs	r3, #1
 80064f8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006502:	2b00      	cmp	r3, #0
 8006504:	d00a      	beq.n	800651c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006506:	4b16      	ldr	r3, [pc, #88]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006508:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800650c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006514:	4912      	ldr	r1, [pc, #72]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006516:	4313      	orrs	r3, r2
 8006518:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006524:	2b00      	cmp	r3, #0
 8006526:	d00b      	beq.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006528:	4b0d      	ldr	r3, [pc, #52]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800652a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800652e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006538:	4909      	ldr	r1, [pc, #36]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800653a:	4313      	orrs	r3, r2
 800653c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006540:	69fb      	ldr	r3, [r7, #28]
 8006542:	2b01      	cmp	r3, #1
 8006544:	d006      	beq.n	8006554 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800654e:	2b00      	cmp	r3, #0
 8006550:	f000 80d9 	beq.w	8006706 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006554:	4b02      	ldr	r3, [pc, #8]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a01      	ldr	r2, [pc, #4]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800655a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800655e:	e001      	b.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8006560:	40023800 	.word	0x40023800
 8006564:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006566:	f7fd f913 	bl	8003790 <HAL_GetTick>
 800656a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800656c:	e008      	b.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800656e:	f7fd f90f 	bl	8003790 <HAL_GetTick>
 8006572:	4602      	mov	r2, r0
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	1ad3      	subs	r3, r2, r3
 8006578:	2b64      	cmp	r3, #100	; 0x64
 800657a:	d901      	bls.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800657c:	2303      	movs	r3, #3
 800657e:	e194      	b.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006580:	4b6c      	ldr	r3, [pc, #432]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d1f0      	bne.n	800656e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f003 0301 	and.w	r3, r3, #1
 8006594:	2b00      	cmp	r3, #0
 8006596:	d021      	beq.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0x504>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800659c:	2b00      	cmp	r3, #0
 800659e:	d11d      	bne.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80065a0:	4b64      	ldr	r3, [pc, #400]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80065a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80065a6:	0c1b      	lsrs	r3, r3, #16
 80065a8:	f003 0303 	and.w	r3, r3, #3
 80065ac:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80065ae:	4b61      	ldr	r3, [pc, #388]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80065b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80065b4:	0e1b      	lsrs	r3, r3, #24
 80065b6:	f003 030f 	and.w	r3, r3, #15
 80065ba:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	685b      	ldr	r3, [r3, #4]
 80065c0:	019a      	lsls	r2, r3, #6
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	041b      	lsls	r3, r3, #16
 80065c6:	431a      	orrs	r2, r3
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	061b      	lsls	r3, r3, #24
 80065cc:	431a      	orrs	r2, r3
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	071b      	lsls	r3, r3, #28
 80065d4:	4957      	ldr	r1, [pc, #348]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80065d6:	4313      	orrs	r3, r2
 80065d8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d004      	beq.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065f0:	d00a      	beq.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d02e      	beq.n	800665c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006602:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006606:	d129      	bne.n	800665c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006608:	4b4a      	ldr	r3, [pc, #296]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800660a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800660e:	0c1b      	lsrs	r3, r3, #16
 8006610:	f003 0303 	and.w	r3, r3, #3
 8006614:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006616:	4b47      	ldr	r3, [pc, #284]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006618:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800661c:	0f1b      	lsrs	r3, r3, #28
 800661e:	f003 0307 	and.w	r3, r3, #7
 8006622:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	019a      	lsls	r2, r3, #6
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	041b      	lsls	r3, r3, #16
 800662e:	431a      	orrs	r2, r3
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	68db      	ldr	r3, [r3, #12]
 8006634:	061b      	lsls	r3, r3, #24
 8006636:	431a      	orrs	r2, r3
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	071b      	lsls	r3, r3, #28
 800663c:	493d      	ldr	r1, [pc, #244]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800663e:	4313      	orrs	r3, r2
 8006640:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006644:	4b3b      	ldr	r3, [pc, #236]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006646:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800664a:	f023 021f 	bic.w	r2, r3, #31
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006652:	3b01      	subs	r3, #1
 8006654:	4937      	ldr	r1, [pc, #220]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006656:	4313      	orrs	r3, r2
 8006658:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006664:	2b00      	cmp	r3, #0
 8006666:	d01d      	beq.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006668:	4b32      	ldr	r3, [pc, #200]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800666a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800666e:	0e1b      	lsrs	r3, r3, #24
 8006670:	f003 030f 	and.w	r3, r3, #15
 8006674:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006676:	4b2f      	ldr	r3, [pc, #188]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006678:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800667c:	0f1b      	lsrs	r3, r3, #28
 800667e:	f003 0307 	and.w	r3, r3, #7
 8006682:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	019a      	lsls	r2, r3, #6
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	691b      	ldr	r3, [r3, #16]
 800668e:	041b      	lsls	r3, r3, #16
 8006690:	431a      	orrs	r2, r3
 8006692:	693b      	ldr	r3, [r7, #16]
 8006694:	061b      	lsls	r3, r3, #24
 8006696:	431a      	orrs	r2, r3
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	071b      	lsls	r3, r3, #28
 800669c:	4925      	ldr	r1, [pc, #148]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800669e:	4313      	orrs	r3, r2
 80066a0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d011      	beq.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	019a      	lsls	r2, r3, #6
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	691b      	ldr	r3, [r3, #16]
 80066ba:	041b      	lsls	r3, r3, #16
 80066bc:	431a      	orrs	r2, r3
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	68db      	ldr	r3, [r3, #12]
 80066c2:	061b      	lsls	r3, r3, #24
 80066c4:	431a      	orrs	r2, r3
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	071b      	lsls	r3, r3, #28
 80066cc:	4919      	ldr	r1, [pc, #100]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80066ce:	4313      	orrs	r3, r2
 80066d0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80066d4:	4b17      	ldr	r3, [pc, #92]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4a16      	ldr	r2, [pc, #88]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80066da:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80066de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066e0:	f7fd f856 	bl	8003790 <HAL_GetTick>
 80066e4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80066e6:	e008      	b.n	80066fa <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80066e8:	f7fd f852 	bl	8003790 <HAL_GetTick>
 80066ec:	4602      	mov	r2, r0
 80066ee:	697b      	ldr	r3, [r7, #20]
 80066f0:	1ad3      	subs	r3, r2, r3
 80066f2:	2b64      	cmp	r3, #100	; 0x64
 80066f4:	d901      	bls.n	80066fa <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80066f6:	2303      	movs	r3, #3
 80066f8:	e0d7      	b.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80066fa:	4b0e      	ldr	r3, [pc, #56]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006702:	2b00      	cmp	r3, #0
 8006704:	d0f0      	beq.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006706:	69bb      	ldr	r3, [r7, #24]
 8006708:	2b01      	cmp	r3, #1
 800670a:	f040 80cd 	bne.w	80068a8 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800670e:	4b09      	ldr	r3, [pc, #36]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	4a08      	ldr	r2, [pc, #32]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006714:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006718:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800671a:	f7fd f839 	bl	8003790 <HAL_GetTick>
 800671e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006720:	e00a      	b.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006722:	f7fd f835 	bl	8003790 <HAL_GetTick>
 8006726:	4602      	mov	r2, r0
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	1ad3      	subs	r3, r2, r3
 800672c:	2b64      	cmp	r3, #100	; 0x64
 800672e:	d903      	bls.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006730:	2303      	movs	r3, #3
 8006732:	e0ba      	b.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8006734:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006738:	4b5e      	ldr	r3, [pc, #376]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006740:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006744:	d0ed      	beq.n	8006722 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800674e:	2b00      	cmp	r3, #0
 8006750:	d003      	beq.n	800675a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006756:	2b00      	cmp	r3, #0
 8006758:	d009      	beq.n	800676e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006762:	2b00      	cmp	r3, #0
 8006764:	d02e      	beq.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800676a:	2b00      	cmp	r3, #0
 800676c:	d12a      	bne.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800676e:	4b51      	ldr	r3, [pc, #324]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006770:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006774:	0c1b      	lsrs	r3, r3, #16
 8006776:	f003 0303 	and.w	r3, r3, #3
 800677a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800677c:	4b4d      	ldr	r3, [pc, #308]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800677e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006782:	0f1b      	lsrs	r3, r3, #28
 8006784:	f003 0307 	and.w	r3, r3, #7
 8006788:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	695b      	ldr	r3, [r3, #20]
 800678e:	019a      	lsls	r2, r3, #6
 8006790:	693b      	ldr	r3, [r7, #16]
 8006792:	041b      	lsls	r3, r3, #16
 8006794:	431a      	orrs	r2, r3
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	699b      	ldr	r3, [r3, #24]
 800679a:	061b      	lsls	r3, r3, #24
 800679c:	431a      	orrs	r2, r3
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	071b      	lsls	r3, r3, #28
 80067a2:	4944      	ldr	r1, [pc, #272]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80067a4:	4313      	orrs	r3, r2
 80067a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80067aa:	4b42      	ldr	r3, [pc, #264]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80067ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80067b0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067b8:	3b01      	subs	r3, #1
 80067ba:	021b      	lsls	r3, r3, #8
 80067bc:	493d      	ldr	r1, [pc, #244]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80067be:	4313      	orrs	r3, r2
 80067c0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d022      	beq.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80067d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80067d8:	d11d      	bne.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80067da:	4b36      	ldr	r3, [pc, #216]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80067dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067e0:	0e1b      	lsrs	r3, r3, #24
 80067e2:	f003 030f 	and.w	r3, r3, #15
 80067e6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80067e8:	4b32      	ldr	r3, [pc, #200]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80067ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067ee:	0f1b      	lsrs	r3, r3, #28
 80067f0:	f003 0307 	and.w	r3, r3, #7
 80067f4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	695b      	ldr	r3, [r3, #20]
 80067fa:	019a      	lsls	r2, r3, #6
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6a1b      	ldr	r3, [r3, #32]
 8006800:	041b      	lsls	r3, r3, #16
 8006802:	431a      	orrs	r2, r3
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	061b      	lsls	r3, r3, #24
 8006808:	431a      	orrs	r2, r3
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	071b      	lsls	r3, r3, #28
 800680e:	4929      	ldr	r1, [pc, #164]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006810:	4313      	orrs	r3, r2
 8006812:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f003 0308 	and.w	r3, r3, #8
 800681e:	2b00      	cmp	r3, #0
 8006820:	d028      	beq.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006822:	4b24      	ldr	r3, [pc, #144]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006824:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006828:	0e1b      	lsrs	r3, r3, #24
 800682a:	f003 030f 	and.w	r3, r3, #15
 800682e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006830:	4b20      	ldr	r3, [pc, #128]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006836:	0c1b      	lsrs	r3, r3, #16
 8006838:	f003 0303 	and.w	r3, r3, #3
 800683c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	695b      	ldr	r3, [r3, #20]
 8006842:	019a      	lsls	r2, r3, #6
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	041b      	lsls	r3, r3, #16
 8006848:	431a      	orrs	r2, r3
 800684a:	693b      	ldr	r3, [r7, #16]
 800684c:	061b      	lsls	r3, r3, #24
 800684e:	431a      	orrs	r2, r3
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	69db      	ldr	r3, [r3, #28]
 8006854:	071b      	lsls	r3, r3, #28
 8006856:	4917      	ldr	r1, [pc, #92]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006858:	4313      	orrs	r3, r2
 800685a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800685e:	4b15      	ldr	r3, [pc, #84]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006860:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006864:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800686c:	4911      	ldr	r1, [pc, #68]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800686e:	4313      	orrs	r3, r2
 8006870:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006874:	4b0f      	ldr	r3, [pc, #60]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a0e      	ldr	r2, [pc, #56]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800687a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800687e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006880:	f7fc ff86 	bl	8003790 <HAL_GetTick>
 8006884:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006886:	e008      	b.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006888:	f7fc ff82 	bl	8003790 <HAL_GetTick>
 800688c:	4602      	mov	r2, r0
 800688e:	697b      	ldr	r3, [r7, #20]
 8006890:	1ad3      	subs	r3, r2, r3
 8006892:	2b64      	cmp	r3, #100	; 0x64
 8006894:	d901      	bls.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006896:	2303      	movs	r3, #3
 8006898:	e007      	b.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800689a:	4b06      	ldr	r3, [pc, #24]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80068a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80068a6:	d1ef      	bne.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80068a8:	2300      	movs	r3, #0
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3720      	adds	r7, #32
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop
 80068b4:	40023800 	.word	0x40023800

080068b8 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b082      	sub	sp, #8
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
 80068c0:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d101      	bne.n	80068cc <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80068c8:	2301      	movs	r3, #1
 80068ca:	e025      	b.n	8006918 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80068d2:	b2db      	uxtb	r3, r3
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d106      	bne.n	80068e6 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2200      	movs	r2, #0
 80068dc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f7fb f8f3 	bl	8001acc <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2202      	movs	r2, #2
 80068ea:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681a      	ldr	r2, [r3, #0]
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	3304      	adds	r3, #4
 80068f6:	4619      	mov	r1, r3
 80068f8:	4610      	mov	r0, r2
 80068fa:	f001 f823 	bl	8007944 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6818      	ldr	r0, [r3, #0]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	461a      	mov	r2, r3
 8006908:	6839      	ldr	r1, [r7, #0]
 800690a:	f001 f877 	bl	80079fc <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2201      	movs	r2, #1
 8006912:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006916:	2300      	movs	r3, #0
}
 8006918:	4618      	mov	r0, r3
 800691a:	3708      	adds	r7, #8
 800691c:	46bd      	mov	sp, r7
 800691e:	bd80      	pop	{r7, pc}

08006920 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b086      	sub	sp, #24
 8006924:	af00      	add	r7, sp, #0
 8006926:	60f8      	str	r0, [r7, #12]
 8006928:	60b9      	str	r1, [r7, #8]
 800692a:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006932:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8006934:	7dfb      	ldrb	r3, [r7, #23]
 8006936:	2b02      	cmp	r3, #2
 8006938:	d101      	bne.n	800693e <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800693a:	2302      	movs	r3, #2
 800693c:	e021      	b.n	8006982 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800693e:	7dfb      	ldrb	r3, [r7, #23]
 8006940:	2b01      	cmp	r3, #1
 8006942:	d002      	beq.n	800694a <HAL_SDRAM_SendCommand+0x2a>
 8006944:	7dfb      	ldrb	r3, [r7, #23]
 8006946:	2b05      	cmp	r3, #5
 8006948:	d118      	bne.n	800697c <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	2202      	movs	r2, #2
 800694e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	687a      	ldr	r2, [r7, #4]
 8006958:	68b9      	ldr	r1, [r7, #8]
 800695a:	4618      	mov	r0, r3
 800695c:	f001 f8b8 	bl	8007ad0 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	2b02      	cmp	r3, #2
 8006966:	d104      	bne.n	8006972 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	2205      	movs	r2, #5
 800696c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006970:	e006      	b.n	8006980 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2201      	movs	r2, #1
 8006976:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800697a:	e001      	b.n	8006980 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800697c:	2301      	movs	r3, #1
 800697e:	e000      	b.n	8006982 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8006980:	2300      	movs	r3, #0
}
 8006982:	4618      	mov	r0, r3
 8006984:	3718      	adds	r7, #24
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}

0800698a <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800698a:	b580      	push	{r7, lr}
 800698c:	b082      	sub	sp, #8
 800698e:	af00      	add	r7, sp, #0
 8006990:	6078      	str	r0, [r7, #4]
 8006992:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800699a:	b2db      	uxtb	r3, r3
 800699c:	2b02      	cmp	r3, #2
 800699e:	d101      	bne.n	80069a4 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80069a0:	2302      	movs	r3, #2
 80069a2:	e016      	b.n	80069d2 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80069aa:	b2db      	uxtb	r3, r3
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	d10f      	bne.n	80069d0 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2202      	movs	r2, #2
 80069b4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	6839      	ldr	r1, [r7, #0]
 80069be:	4618      	mov	r0, r3
 80069c0:	f001 f8aa 	bl	8007b18 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2201      	movs	r2, #1
 80069c8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80069cc:	2300      	movs	r3, #0
 80069ce:	e000      	b.n	80069d2 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 80069d0:	2301      	movs	r3, #1
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3708      	adds	r7, #8
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}

080069da <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80069da:	b580      	push	{r7, lr}
 80069dc:	b082      	sub	sp, #8
 80069de:	af00      	add	r7, sp, #0
 80069e0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d101      	bne.n	80069ec <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80069e8:	2301      	movs	r3, #1
 80069ea:	e049      	b.n	8006a80 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d106      	bne.n	8006a06 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2200      	movs	r2, #0
 80069fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006a00:	6878      	ldr	r0, [r7, #4]
 8006a02:	f7fa ff2b 	bl	800185c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2202      	movs	r2, #2
 8006a0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681a      	ldr	r2, [r3, #0]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	3304      	adds	r3, #4
 8006a16:	4619      	mov	r1, r3
 8006a18:	4610      	mov	r0, r2
 8006a1a:	f000 f9f5 	bl	8006e08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2201      	movs	r2, #1
 8006a22:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2201      	movs	r2, #1
 8006a2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2201      	movs	r2, #1
 8006a32:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2201      	movs	r2, #1
 8006a3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2201      	movs	r2, #1
 8006a42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2201      	movs	r2, #1
 8006a4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2201      	movs	r2, #1
 8006a52:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2201      	movs	r2, #1
 8006a5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2201      	movs	r2, #1
 8006a62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2201      	movs	r2, #1
 8006a6a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2201      	movs	r2, #1
 8006a72:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2201      	movs	r2, #1
 8006a7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a7e:	2300      	movs	r3, #0
}
 8006a80:	4618      	mov	r0, r3
 8006a82:	3708      	adds	r7, #8
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bd80      	pop	{r7, pc}

08006a88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b085      	sub	sp, #20
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a96:	b2db      	uxtb	r3, r3
 8006a98:	2b01      	cmp	r3, #1
 8006a9a:	d001      	beq.n	8006aa0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	e054      	b.n	8006b4a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2202      	movs	r2, #2
 8006aa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	68da      	ldr	r2, [r3, #12]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f042 0201 	orr.w	r2, r2, #1
 8006ab6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a26      	ldr	r2, [pc, #152]	; (8006b58 <HAL_TIM_Base_Start_IT+0xd0>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d022      	beq.n	8006b08 <HAL_TIM_Base_Start_IT+0x80>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006aca:	d01d      	beq.n	8006b08 <HAL_TIM_Base_Start_IT+0x80>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a22      	ldr	r2, [pc, #136]	; (8006b5c <HAL_TIM_Base_Start_IT+0xd4>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d018      	beq.n	8006b08 <HAL_TIM_Base_Start_IT+0x80>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a21      	ldr	r2, [pc, #132]	; (8006b60 <HAL_TIM_Base_Start_IT+0xd8>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d013      	beq.n	8006b08 <HAL_TIM_Base_Start_IT+0x80>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a1f      	ldr	r2, [pc, #124]	; (8006b64 <HAL_TIM_Base_Start_IT+0xdc>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d00e      	beq.n	8006b08 <HAL_TIM_Base_Start_IT+0x80>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a1e      	ldr	r2, [pc, #120]	; (8006b68 <HAL_TIM_Base_Start_IT+0xe0>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d009      	beq.n	8006b08 <HAL_TIM_Base_Start_IT+0x80>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a1c      	ldr	r2, [pc, #112]	; (8006b6c <HAL_TIM_Base_Start_IT+0xe4>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d004      	beq.n	8006b08 <HAL_TIM_Base_Start_IT+0x80>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a1b      	ldr	r2, [pc, #108]	; (8006b70 <HAL_TIM_Base_Start_IT+0xe8>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d115      	bne.n	8006b34 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	689a      	ldr	r2, [r3, #8]
 8006b0e:	4b19      	ldr	r3, [pc, #100]	; (8006b74 <HAL_TIM_Base_Start_IT+0xec>)
 8006b10:	4013      	ands	r3, r2
 8006b12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	2b06      	cmp	r3, #6
 8006b18:	d015      	beq.n	8006b46 <HAL_TIM_Base_Start_IT+0xbe>
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b20:	d011      	beq.n	8006b46 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f042 0201 	orr.w	r2, r2, #1
 8006b30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b32:	e008      	b.n	8006b46 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	681a      	ldr	r2, [r3, #0]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f042 0201 	orr.w	r2, r2, #1
 8006b42:	601a      	str	r2, [r3, #0]
 8006b44:	e000      	b.n	8006b48 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b46:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006b48:	2300      	movs	r3, #0
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3714      	adds	r7, #20
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr
 8006b56:	bf00      	nop
 8006b58:	40010000 	.word	0x40010000
 8006b5c:	40000400 	.word	0x40000400
 8006b60:	40000800 	.word	0x40000800
 8006b64:	40000c00 	.word	0x40000c00
 8006b68:	40010400 	.word	0x40010400
 8006b6c:	40014000 	.word	0x40014000
 8006b70:	40001800 	.word	0x40001800
 8006b74:	00010007 	.word	0x00010007

08006b78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b082      	sub	sp, #8
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	691b      	ldr	r3, [r3, #16]
 8006b86:	f003 0302 	and.w	r3, r3, #2
 8006b8a:	2b02      	cmp	r3, #2
 8006b8c:	d122      	bne.n	8006bd4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	68db      	ldr	r3, [r3, #12]
 8006b94:	f003 0302 	and.w	r3, r3, #2
 8006b98:	2b02      	cmp	r3, #2
 8006b9a:	d11b      	bne.n	8006bd4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f06f 0202 	mvn.w	r2, #2
 8006ba4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2201      	movs	r2, #1
 8006baa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	699b      	ldr	r3, [r3, #24]
 8006bb2:	f003 0303 	and.w	r3, r3, #3
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d003      	beq.n	8006bc2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f000 f905 	bl	8006dca <HAL_TIM_IC_CaptureCallback>
 8006bc0:	e005      	b.n	8006bce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bc2:	6878      	ldr	r0, [r7, #4]
 8006bc4:	f000 f8f7 	bl	8006db6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bc8:	6878      	ldr	r0, [r7, #4]
 8006bca:	f000 f908 	bl	8006dde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	691b      	ldr	r3, [r3, #16]
 8006bda:	f003 0304 	and.w	r3, r3, #4
 8006bde:	2b04      	cmp	r3, #4
 8006be0:	d122      	bne.n	8006c28 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	68db      	ldr	r3, [r3, #12]
 8006be8:	f003 0304 	and.w	r3, r3, #4
 8006bec:	2b04      	cmp	r3, #4
 8006bee:	d11b      	bne.n	8006c28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f06f 0204 	mvn.w	r2, #4
 8006bf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2202      	movs	r2, #2
 8006bfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	699b      	ldr	r3, [r3, #24]
 8006c06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d003      	beq.n	8006c16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f000 f8db 	bl	8006dca <HAL_TIM_IC_CaptureCallback>
 8006c14:	e005      	b.n	8006c22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f000 f8cd 	bl	8006db6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	f000 f8de 	bl	8006dde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2200      	movs	r2, #0
 8006c26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	691b      	ldr	r3, [r3, #16]
 8006c2e:	f003 0308 	and.w	r3, r3, #8
 8006c32:	2b08      	cmp	r3, #8
 8006c34:	d122      	bne.n	8006c7c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	68db      	ldr	r3, [r3, #12]
 8006c3c:	f003 0308 	and.w	r3, r3, #8
 8006c40:	2b08      	cmp	r3, #8
 8006c42:	d11b      	bne.n	8006c7c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f06f 0208 	mvn.w	r2, #8
 8006c4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2204      	movs	r2, #4
 8006c52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	69db      	ldr	r3, [r3, #28]
 8006c5a:	f003 0303 	and.w	r3, r3, #3
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d003      	beq.n	8006c6a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f000 f8b1 	bl	8006dca <HAL_TIM_IC_CaptureCallback>
 8006c68:	e005      	b.n	8006c76 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f000 f8a3 	bl	8006db6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f000 f8b4 	bl	8006dde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	691b      	ldr	r3, [r3, #16]
 8006c82:	f003 0310 	and.w	r3, r3, #16
 8006c86:	2b10      	cmp	r3, #16
 8006c88:	d122      	bne.n	8006cd0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	68db      	ldr	r3, [r3, #12]
 8006c90:	f003 0310 	and.w	r3, r3, #16
 8006c94:	2b10      	cmp	r3, #16
 8006c96:	d11b      	bne.n	8006cd0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f06f 0210 	mvn.w	r2, #16
 8006ca0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2208      	movs	r2, #8
 8006ca6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	69db      	ldr	r3, [r3, #28]
 8006cae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d003      	beq.n	8006cbe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f000 f887 	bl	8006dca <HAL_TIM_IC_CaptureCallback>
 8006cbc:	e005      	b.n	8006cca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f000 f879 	bl	8006db6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f000 f88a 	bl	8006dde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	691b      	ldr	r3, [r3, #16]
 8006cd6:	f003 0301 	and.w	r3, r3, #1
 8006cda:	2b01      	cmp	r3, #1
 8006cdc:	d10e      	bne.n	8006cfc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	68db      	ldr	r3, [r3, #12]
 8006ce4:	f003 0301 	and.w	r3, r3, #1
 8006ce8:	2b01      	cmp	r3, #1
 8006cea:	d107      	bne.n	8006cfc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f06f 0201 	mvn.w	r2, #1
 8006cf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f7fa fb84 	bl	8001404 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	691b      	ldr	r3, [r3, #16]
 8006d02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d06:	2b80      	cmp	r3, #128	; 0x80
 8006d08:	d10e      	bne.n	8006d28 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	68db      	ldr	r3, [r3, #12]
 8006d10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d14:	2b80      	cmp	r3, #128	; 0x80
 8006d16:	d107      	bne.n	8006d28 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006d20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f000 f9a8 	bl	8007078 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	691b      	ldr	r3, [r3, #16]
 8006d2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d36:	d10e      	bne.n	8006d56 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	68db      	ldr	r3, [r3, #12]
 8006d3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d42:	2b80      	cmp	r3, #128	; 0x80
 8006d44:	d107      	bne.n	8006d56 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006d4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 f99b 	bl	800708c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	691b      	ldr	r3, [r3, #16]
 8006d5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d60:	2b40      	cmp	r3, #64	; 0x40
 8006d62:	d10e      	bne.n	8006d82 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	68db      	ldr	r3, [r3, #12]
 8006d6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d6e:	2b40      	cmp	r3, #64	; 0x40
 8006d70:	d107      	bne.n	8006d82 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006d7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006d7c:	6878      	ldr	r0, [r7, #4]
 8006d7e:	f000 f838 	bl	8006df2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	691b      	ldr	r3, [r3, #16]
 8006d88:	f003 0320 	and.w	r3, r3, #32
 8006d8c:	2b20      	cmp	r3, #32
 8006d8e:	d10e      	bne.n	8006dae <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	68db      	ldr	r3, [r3, #12]
 8006d96:	f003 0320 	and.w	r3, r3, #32
 8006d9a:	2b20      	cmp	r3, #32
 8006d9c:	d107      	bne.n	8006dae <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f06f 0220 	mvn.w	r2, #32
 8006da6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006da8:	6878      	ldr	r0, [r7, #4]
 8006daa:	f000 f95b 	bl	8007064 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006dae:	bf00      	nop
 8006db0:	3708      	adds	r7, #8
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}

08006db6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006db6:	b480      	push	{r7}
 8006db8:	b083      	sub	sp, #12
 8006dba:	af00      	add	r7, sp, #0
 8006dbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006dbe:	bf00      	nop
 8006dc0:	370c      	adds	r7, #12
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc8:	4770      	bx	lr

08006dca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006dca:	b480      	push	{r7}
 8006dcc:	b083      	sub	sp, #12
 8006dce:	af00      	add	r7, sp, #0
 8006dd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006dd2:	bf00      	nop
 8006dd4:	370c      	adds	r7, #12
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ddc:	4770      	bx	lr

08006dde <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006dde:	b480      	push	{r7}
 8006de0:	b083      	sub	sp, #12
 8006de2:	af00      	add	r7, sp, #0
 8006de4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006de6:	bf00      	nop
 8006de8:	370c      	adds	r7, #12
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr

08006df2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006df2:	b480      	push	{r7}
 8006df4:	b083      	sub	sp, #12
 8006df6:	af00      	add	r7, sp, #0
 8006df8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006dfa:	bf00      	nop
 8006dfc:	370c      	adds	r7, #12
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e04:	4770      	bx	lr
	...

08006e08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b085      	sub	sp, #20
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
 8006e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	4a40      	ldr	r2, [pc, #256]	; (8006f1c <TIM_Base_SetConfig+0x114>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d013      	beq.n	8006e48 <TIM_Base_SetConfig+0x40>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e26:	d00f      	beq.n	8006e48 <TIM_Base_SetConfig+0x40>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a3d      	ldr	r2, [pc, #244]	; (8006f20 <TIM_Base_SetConfig+0x118>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d00b      	beq.n	8006e48 <TIM_Base_SetConfig+0x40>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	4a3c      	ldr	r2, [pc, #240]	; (8006f24 <TIM_Base_SetConfig+0x11c>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d007      	beq.n	8006e48 <TIM_Base_SetConfig+0x40>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	4a3b      	ldr	r2, [pc, #236]	; (8006f28 <TIM_Base_SetConfig+0x120>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d003      	beq.n	8006e48 <TIM_Base_SetConfig+0x40>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	4a3a      	ldr	r2, [pc, #232]	; (8006f2c <TIM_Base_SetConfig+0x124>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d108      	bne.n	8006e5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	68fa      	ldr	r2, [r7, #12]
 8006e56:	4313      	orrs	r3, r2
 8006e58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	4a2f      	ldr	r2, [pc, #188]	; (8006f1c <TIM_Base_SetConfig+0x114>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d02b      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e68:	d027      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	4a2c      	ldr	r2, [pc, #176]	; (8006f20 <TIM_Base_SetConfig+0x118>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d023      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	4a2b      	ldr	r2, [pc, #172]	; (8006f24 <TIM_Base_SetConfig+0x11c>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d01f      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	4a2a      	ldr	r2, [pc, #168]	; (8006f28 <TIM_Base_SetConfig+0x120>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d01b      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	4a29      	ldr	r2, [pc, #164]	; (8006f2c <TIM_Base_SetConfig+0x124>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d017      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	4a28      	ldr	r2, [pc, #160]	; (8006f30 <TIM_Base_SetConfig+0x128>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d013      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	4a27      	ldr	r2, [pc, #156]	; (8006f34 <TIM_Base_SetConfig+0x12c>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d00f      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	4a26      	ldr	r2, [pc, #152]	; (8006f38 <TIM_Base_SetConfig+0x130>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d00b      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	4a25      	ldr	r2, [pc, #148]	; (8006f3c <TIM_Base_SetConfig+0x134>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d007      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	4a24      	ldr	r2, [pc, #144]	; (8006f40 <TIM_Base_SetConfig+0x138>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d003      	beq.n	8006eba <TIM_Base_SetConfig+0xb2>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	4a23      	ldr	r2, [pc, #140]	; (8006f44 <TIM_Base_SetConfig+0x13c>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d108      	bne.n	8006ecc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ec0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	68db      	ldr	r3, [r3, #12]
 8006ec6:	68fa      	ldr	r2, [r7, #12]
 8006ec8:	4313      	orrs	r3, r2
 8006eca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	695b      	ldr	r3, [r3, #20]
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	68fa      	ldr	r2, [r7, #12]
 8006ede:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	689a      	ldr	r2, [r3, #8]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	681a      	ldr	r2, [r3, #0]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	4a0a      	ldr	r2, [pc, #40]	; (8006f1c <TIM_Base_SetConfig+0x114>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d003      	beq.n	8006f00 <TIM_Base_SetConfig+0xf8>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	4a0c      	ldr	r2, [pc, #48]	; (8006f2c <TIM_Base_SetConfig+0x124>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d103      	bne.n	8006f08 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	691a      	ldr	r2, [r3, #16]
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	615a      	str	r2, [r3, #20]
}
 8006f0e:	bf00      	nop
 8006f10:	3714      	adds	r7, #20
 8006f12:	46bd      	mov	sp, r7
 8006f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f18:	4770      	bx	lr
 8006f1a:	bf00      	nop
 8006f1c:	40010000 	.word	0x40010000
 8006f20:	40000400 	.word	0x40000400
 8006f24:	40000800 	.word	0x40000800
 8006f28:	40000c00 	.word	0x40000c00
 8006f2c:	40010400 	.word	0x40010400
 8006f30:	40014000 	.word	0x40014000
 8006f34:	40014400 	.word	0x40014400
 8006f38:	40014800 	.word	0x40014800
 8006f3c:	40001800 	.word	0x40001800
 8006f40:	40001c00 	.word	0x40001c00
 8006f44:	40002000 	.word	0x40002000

08006f48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b085      	sub	sp, #20
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
 8006f50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	d101      	bne.n	8006f60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f5c:	2302      	movs	r3, #2
 8006f5e:	e06d      	b.n	800703c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2201      	movs	r2, #1
 8006f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2202      	movs	r2, #2
 8006f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	685b      	ldr	r3, [r3, #4]
 8006f76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	689b      	ldr	r3, [r3, #8]
 8006f7e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a30      	ldr	r2, [pc, #192]	; (8007048 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d004      	beq.n	8006f94 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	4a2f      	ldr	r2, [pc, #188]	; (800704c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d108      	bne.n	8006fa6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006f9a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	685b      	ldr	r3, [r3, #4]
 8006fa0:	68fa      	ldr	r2, [r7, #12]
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	68fa      	ldr	r2, [r7, #12]
 8006fb4:	4313      	orrs	r3, r2
 8006fb6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	68fa      	ldr	r2, [r7, #12]
 8006fbe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	4a20      	ldr	r2, [pc, #128]	; (8007048 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d022      	beq.n	8007010 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fd2:	d01d      	beq.n	8007010 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4a1d      	ldr	r2, [pc, #116]	; (8007050 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d018      	beq.n	8007010 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4a1c      	ldr	r2, [pc, #112]	; (8007054 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d013      	beq.n	8007010 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	4a1a      	ldr	r2, [pc, #104]	; (8007058 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d00e      	beq.n	8007010 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4a15      	ldr	r2, [pc, #84]	; (800704c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d009      	beq.n	8007010 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a16      	ldr	r2, [pc, #88]	; (800705c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d004      	beq.n	8007010 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a15      	ldr	r2, [pc, #84]	; (8007060 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d10c      	bne.n	800702a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007016:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	689b      	ldr	r3, [r3, #8]
 800701c:	68ba      	ldr	r2, [r7, #8]
 800701e:	4313      	orrs	r3, r2
 8007020:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	68ba      	ldr	r2, [r7, #8]
 8007028:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2201      	movs	r2, #1
 800702e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2200      	movs	r2, #0
 8007036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800703a:	2300      	movs	r3, #0
}
 800703c:	4618      	mov	r0, r3
 800703e:	3714      	adds	r7, #20
 8007040:	46bd      	mov	sp, r7
 8007042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007046:	4770      	bx	lr
 8007048:	40010000 	.word	0x40010000
 800704c:	40010400 	.word	0x40010400
 8007050:	40000400 	.word	0x40000400
 8007054:	40000800 	.word	0x40000800
 8007058:	40000c00 	.word	0x40000c00
 800705c:	40014000 	.word	0x40014000
 8007060:	40001800 	.word	0x40001800

08007064 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007064:	b480      	push	{r7}
 8007066:	b083      	sub	sp, #12
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800706c:	bf00      	nop
 800706e:	370c      	adds	r7, #12
 8007070:	46bd      	mov	sp, r7
 8007072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007076:	4770      	bx	lr

08007078 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007078:	b480      	push	{r7}
 800707a:	b083      	sub	sp, #12
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007080:	bf00      	nop
 8007082:	370c      	adds	r7, #12
 8007084:	46bd      	mov	sp, r7
 8007086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708a:	4770      	bx	lr

0800708c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800708c:	b480      	push	{r7}
 800708e:	b083      	sub	sp, #12
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007094:	bf00      	nop
 8007096:	370c      	adds	r7, #12
 8007098:	46bd      	mov	sp, r7
 800709a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709e:	4770      	bx	lr

080070a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b082      	sub	sp, #8
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d101      	bne.n	80070b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80070ae:	2301      	movs	r3, #1
 80070b0:	e040      	b.n	8007134 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d106      	bne.n	80070c8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2200      	movs	r2, #0
 80070be:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f7fa fbf0 	bl	80018a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2224      	movs	r2, #36	; 0x24
 80070cc:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	681a      	ldr	r2, [r3, #0]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f022 0201 	bic.w	r2, r2, #1
 80070dc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f000 f82c 	bl	800713c <UART_SetConfig>
 80070e4:	4603      	mov	r3, r0
 80070e6:	2b01      	cmp	r3, #1
 80070e8:	d101      	bne.n	80070ee <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80070ea:	2301      	movs	r3, #1
 80070ec:	e022      	b.n	8007134 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d002      	beq.n	80070fc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	f000 fa84 	bl	8007604 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	685a      	ldr	r2, [r3, #4]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800710a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	689a      	ldr	r2, [r3, #8]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800711a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	681a      	ldr	r2, [r3, #0]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f042 0201 	orr.w	r2, r2, #1
 800712a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800712c:	6878      	ldr	r0, [r7, #4]
 800712e:	f000 fb0b 	bl	8007748 <UART_CheckIdleState>
 8007132:	4603      	mov	r3, r0
}
 8007134:	4618      	mov	r0, r3
 8007136:	3708      	adds	r7, #8
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}

0800713c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b088      	sub	sp, #32
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007144:	2300      	movs	r3, #0
 8007146:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	689a      	ldr	r2, [r3, #8]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	691b      	ldr	r3, [r3, #16]
 8007150:	431a      	orrs	r2, r3
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	695b      	ldr	r3, [r3, #20]
 8007156:	431a      	orrs	r2, r3
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	69db      	ldr	r3, [r3, #28]
 800715c:	4313      	orrs	r3, r2
 800715e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	681a      	ldr	r2, [r3, #0]
 8007166:	4ba6      	ldr	r3, [pc, #664]	; (8007400 <UART_SetConfig+0x2c4>)
 8007168:	4013      	ands	r3, r2
 800716a:	687a      	ldr	r2, [r7, #4]
 800716c:	6812      	ldr	r2, [r2, #0]
 800716e:	6979      	ldr	r1, [r7, #20]
 8007170:	430b      	orrs	r3, r1
 8007172:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	68da      	ldr	r2, [r3, #12]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	430a      	orrs	r2, r1
 8007188:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	699b      	ldr	r3, [r3, #24]
 800718e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6a1b      	ldr	r3, [r3, #32]
 8007194:	697a      	ldr	r2, [r7, #20]
 8007196:	4313      	orrs	r3, r2
 8007198:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	697a      	ldr	r2, [r7, #20]
 80071aa:	430a      	orrs	r2, r1
 80071ac:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a94      	ldr	r2, [pc, #592]	; (8007404 <UART_SetConfig+0x2c8>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d120      	bne.n	80071fa <UART_SetConfig+0xbe>
 80071b8:	4b93      	ldr	r3, [pc, #588]	; (8007408 <UART_SetConfig+0x2cc>)
 80071ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071be:	f003 0303 	and.w	r3, r3, #3
 80071c2:	2b03      	cmp	r3, #3
 80071c4:	d816      	bhi.n	80071f4 <UART_SetConfig+0xb8>
 80071c6:	a201      	add	r2, pc, #4	; (adr r2, 80071cc <UART_SetConfig+0x90>)
 80071c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071cc:	080071dd 	.word	0x080071dd
 80071d0:	080071e9 	.word	0x080071e9
 80071d4:	080071e3 	.word	0x080071e3
 80071d8:	080071ef 	.word	0x080071ef
 80071dc:	2301      	movs	r3, #1
 80071de:	77fb      	strb	r3, [r7, #31]
 80071e0:	e150      	b.n	8007484 <UART_SetConfig+0x348>
 80071e2:	2302      	movs	r3, #2
 80071e4:	77fb      	strb	r3, [r7, #31]
 80071e6:	e14d      	b.n	8007484 <UART_SetConfig+0x348>
 80071e8:	2304      	movs	r3, #4
 80071ea:	77fb      	strb	r3, [r7, #31]
 80071ec:	e14a      	b.n	8007484 <UART_SetConfig+0x348>
 80071ee:	2308      	movs	r3, #8
 80071f0:	77fb      	strb	r3, [r7, #31]
 80071f2:	e147      	b.n	8007484 <UART_SetConfig+0x348>
 80071f4:	2310      	movs	r3, #16
 80071f6:	77fb      	strb	r3, [r7, #31]
 80071f8:	e144      	b.n	8007484 <UART_SetConfig+0x348>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	4a83      	ldr	r2, [pc, #524]	; (800740c <UART_SetConfig+0x2d0>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d132      	bne.n	800726a <UART_SetConfig+0x12e>
 8007204:	4b80      	ldr	r3, [pc, #512]	; (8007408 <UART_SetConfig+0x2cc>)
 8007206:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800720a:	f003 030c 	and.w	r3, r3, #12
 800720e:	2b0c      	cmp	r3, #12
 8007210:	d828      	bhi.n	8007264 <UART_SetConfig+0x128>
 8007212:	a201      	add	r2, pc, #4	; (adr r2, 8007218 <UART_SetConfig+0xdc>)
 8007214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007218:	0800724d 	.word	0x0800724d
 800721c:	08007265 	.word	0x08007265
 8007220:	08007265 	.word	0x08007265
 8007224:	08007265 	.word	0x08007265
 8007228:	08007259 	.word	0x08007259
 800722c:	08007265 	.word	0x08007265
 8007230:	08007265 	.word	0x08007265
 8007234:	08007265 	.word	0x08007265
 8007238:	08007253 	.word	0x08007253
 800723c:	08007265 	.word	0x08007265
 8007240:	08007265 	.word	0x08007265
 8007244:	08007265 	.word	0x08007265
 8007248:	0800725f 	.word	0x0800725f
 800724c:	2300      	movs	r3, #0
 800724e:	77fb      	strb	r3, [r7, #31]
 8007250:	e118      	b.n	8007484 <UART_SetConfig+0x348>
 8007252:	2302      	movs	r3, #2
 8007254:	77fb      	strb	r3, [r7, #31]
 8007256:	e115      	b.n	8007484 <UART_SetConfig+0x348>
 8007258:	2304      	movs	r3, #4
 800725a:	77fb      	strb	r3, [r7, #31]
 800725c:	e112      	b.n	8007484 <UART_SetConfig+0x348>
 800725e:	2308      	movs	r3, #8
 8007260:	77fb      	strb	r3, [r7, #31]
 8007262:	e10f      	b.n	8007484 <UART_SetConfig+0x348>
 8007264:	2310      	movs	r3, #16
 8007266:	77fb      	strb	r3, [r7, #31]
 8007268:	e10c      	b.n	8007484 <UART_SetConfig+0x348>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4a68      	ldr	r2, [pc, #416]	; (8007410 <UART_SetConfig+0x2d4>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d120      	bne.n	80072b6 <UART_SetConfig+0x17a>
 8007274:	4b64      	ldr	r3, [pc, #400]	; (8007408 <UART_SetConfig+0x2cc>)
 8007276:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800727a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800727e:	2b30      	cmp	r3, #48	; 0x30
 8007280:	d013      	beq.n	80072aa <UART_SetConfig+0x16e>
 8007282:	2b30      	cmp	r3, #48	; 0x30
 8007284:	d814      	bhi.n	80072b0 <UART_SetConfig+0x174>
 8007286:	2b20      	cmp	r3, #32
 8007288:	d009      	beq.n	800729e <UART_SetConfig+0x162>
 800728a:	2b20      	cmp	r3, #32
 800728c:	d810      	bhi.n	80072b0 <UART_SetConfig+0x174>
 800728e:	2b00      	cmp	r3, #0
 8007290:	d002      	beq.n	8007298 <UART_SetConfig+0x15c>
 8007292:	2b10      	cmp	r3, #16
 8007294:	d006      	beq.n	80072a4 <UART_SetConfig+0x168>
 8007296:	e00b      	b.n	80072b0 <UART_SetConfig+0x174>
 8007298:	2300      	movs	r3, #0
 800729a:	77fb      	strb	r3, [r7, #31]
 800729c:	e0f2      	b.n	8007484 <UART_SetConfig+0x348>
 800729e:	2302      	movs	r3, #2
 80072a0:	77fb      	strb	r3, [r7, #31]
 80072a2:	e0ef      	b.n	8007484 <UART_SetConfig+0x348>
 80072a4:	2304      	movs	r3, #4
 80072a6:	77fb      	strb	r3, [r7, #31]
 80072a8:	e0ec      	b.n	8007484 <UART_SetConfig+0x348>
 80072aa:	2308      	movs	r3, #8
 80072ac:	77fb      	strb	r3, [r7, #31]
 80072ae:	e0e9      	b.n	8007484 <UART_SetConfig+0x348>
 80072b0:	2310      	movs	r3, #16
 80072b2:	77fb      	strb	r3, [r7, #31]
 80072b4:	e0e6      	b.n	8007484 <UART_SetConfig+0x348>
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4a56      	ldr	r2, [pc, #344]	; (8007414 <UART_SetConfig+0x2d8>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d120      	bne.n	8007302 <UART_SetConfig+0x1c6>
 80072c0:	4b51      	ldr	r3, [pc, #324]	; (8007408 <UART_SetConfig+0x2cc>)
 80072c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072c6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80072ca:	2bc0      	cmp	r3, #192	; 0xc0
 80072cc:	d013      	beq.n	80072f6 <UART_SetConfig+0x1ba>
 80072ce:	2bc0      	cmp	r3, #192	; 0xc0
 80072d0:	d814      	bhi.n	80072fc <UART_SetConfig+0x1c0>
 80072d2:	2b80      	cmp	r3, #128	; 0x80
 80072d4:	d009      	beq.n	80072ea <UART_SetConfig+0x1ae>
 80072d6:	2b80      	cmp	r3, #128	; 0x80
 80072d8:	d810      	bhi.n	80072fc <UART_SetConfig+0x1c0>
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d002      	beq.n	80072e4 <UART_SetConfig+0x1a8>
 80072de:	2b40      	cmp	r3, #64	; 0x40
 80072e0:	d006      	beq.n	80072f0 <UART_SetConfig+0x1b4>
 80072e2:	e00b      	b.n	80072fc <UART_SetConfig+0x1c0>
 80072e4:	2300      	movs	r3, #0
 80072e6:	77fb      	strb	r3, [r7, #31]
 80072e8:	e0cc      	b.n	8007484 <UART_SetConfig+0x348>
 80072ea:	2302      	movs	r3, #2
 80072ec:	77fb      	strb	r3, [r7, #31]
 80072ee:	e0c9      	b.n	8007484 <UART_SetConfig+0x348>
 80072f0:	2304      	movs	r3, #4
 80072f2:	77fb      	strb	r3, [r7, #31]
 80072f4:	e0c6      	b.n	8007484 <UART_SetConfig+0x348>
 80072f6:	2308      	movs	r3, #8
 80072f8:	77fb      	strb	r3, [r7, #31]
 80072fa:	e0c3      	b.n	8007484 <UART_SetConfig+0x348>
 80072fc:	2310      	movs	r3, #16
 80072fe:	77fb      	strb	r3, [r7, #31]
 8007300:	e0c0      	b.n	8007484 <UART_SetConfig+0x348>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4a44      	ldr	r2, [pc, #272]	; (8007418 <UART_SetConfig+0x2dc>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d125      	bne.n	8007358 <UART_SetConfig+0x21c>
 800730c:	4b3e      	ldr	r3, [pc, #248]	; (8007408 <UART_SetConfig+0x2cc>)
 800730e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007312:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007316:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800731a:	d017      	beq.n	800734c <UART_SetConfig+0x210>
 800731c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007320:	d817      	bhi.n	8007352 <UART_SetConfig+0x216>
 8007322:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007326:	d00b      	beq.n	8007340 <UART_SetConfig+0x204>
 8007328:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800732c:	d811      	bhi.n	8007352 <UART_SetConfig+0x216>
 800732e:	2b00      	cmp	r3, #0
 8007330:	d003      	beq.n	800733a <UART_SetConfig+0x1fe>
 8007332:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007336:	d006      	beq.n	8007346 <UART_SetConfig+0x20a>
 8007338:	e00b      	b.n	8007352 <UART_SetConfig+0x216>
 800733a:	2300      	movs	r3, #0
 800733c:	77fb      	strb	r3, [r7, #31]
 800733e:	e0a1      	b.n	8007484 <UART_SetConfig+0x348>
 8007340:	2302      	movs	r3, #2
 8007342:	77fb      	strb	r3, [r7, #31]
 8007344:	e09e      	b.n	8007484 <UART_SetConfig+0x348>
 8007346:	2304      	movs	r3, #4
 8007348:	77fb      	strb	r3, [r7, #31]
 800734a:	e09b      	b.n	8007484 <UART_SetConfig+0x348>
 800734c:	2308      	movs	r3, #8
 800734e:	77fb      	strb	r3, [r7, #31]
 8007350:	e098      	b.n	8007484 <UART_SetConfig+0x348>
 8007352:	2310      	movs	r3, #16
 8007354:	77fb      	strb	r3, [r7, #31]
 8007356:	e095      	b.n	8007484 <UART_SetConfig+0x348>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	4a2f      	ldr	r2, [pc, #188]	; (800741c <UART_SetConfig+0x2e0>)
 800735e:	4293      	cmp	r3, r2
 8007360:	d125      	bne.n	80073ae <UART_SetConfig+0x272>
 8007362:	4b29      	ldr	r3, [pc, #164]	; (8007408 <UART_SetConfig+0x2cc>)
 8007364:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007368:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800736c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007370:	d017      	beq.n	80073a2 <UART_SetConfig+0x266>
 8007372:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007376:	d817      	bhi.n	80073a8 <UART_SetConfig+0x26c>
 8007378:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800737c:	d00b      	beq.n	8007396 <UART_SetConfig+0x25a>
 800737e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007382:	d811      	bhi.n	80073a8 <UART_SetConfig+0x26c>
 8007384:	2b00      	cmp	r3, #0
 8007386:	d003      	beq.n	8007390 <UART_SetConfig+0x254>
 8007388:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800738c:	d006      	beq.n	800739c <UART_SetConfig+0x260>
 800738e:	e00b      	b.n	80073a8 <UART_SetConfig+0x26c>
 8007390:	2301      	movs	r3, #1
 8007392:	77fb      	strb	r3, [r7, #31]
 8007394:	e076      	b.n	8007484 <UART_SetConfig+0x348>
 8007396:	2302      	movs	r3, #2
 8007398:	77fb      	strb	r3, [r7, #31]
 800739a:	e073      	b.n	8007484 <UART_SetConfig+0x348>
 800739c:	2304      	movs	r3, #4
 800739e:	77fb      	strb	r3, [r7, #31]
 80073a0:	e070      	b.n	8007484 <UART_SetConfig+0x348>
 80073a2:	2308      	movs	r3, #8
 80073a4:	77fb      	strb	r3, [r7, #31]
 80073a6:	e06d      	b.n	8007484 <UART_SetConfig+0x348>
 80073a8:	2310      	movs	r3, #16
 80073aa:	77fb      	strb	r3, [r7, #31]
 80073ac:	e06a      	b.n	8007484 <UART_SetConfig+0x348>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a1b      	ldr	r2, [pc, #108]	; (8007420 <UART_SetConfig+0x2e4>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d138      	bne.n	800742a <UART_SetConfig+0x2ee>
 80073b8:	4b13      	ldr	r3, [pc, #76]	; (8007408 <UART_SetConfig+0x2cc>)
 80073ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073be:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80073c2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80073c6:	d017      	beq.n	80073f8 <UART_SetConfig+0x2bc>
 80073c8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80073cc:	d82a      	bhi.n	8007424 <UART_SetConfig+0x2e8>
 80073ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073d2:	d00b      	beq.n	80073ec <UART_SetConfig+0x2b0>
 80073d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073d8:	d824      	bhi.n	8007424 <UART_SetConfig+0x2e8>
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d003      	beq.n	80073e6 <UART_SetConfig+0x2aa>
 80073de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80073e2:	d006      	beq.n	80073f2 <UART_SetConfig+0x2b6>
 80073e4:	e01e      	b.n	8007424 <UART_SetConfig+0x2e8>
 80073e6:	2300      	movs	r3, #0
 80073e8:	77fb      	strb	r3, [r7, #31]
 80073ea:	e04b      	b.n	8007484 <UART_SetConfig+0x348>
 80073ec:	2302      	movs	r3, #2
 80073ee:	77fb      	strb	r3, [r7, #31]
 80073f0:	e048      	b.n	8007484 <UART_SetConfig+0x348>
 80073f2:	2304      	movs	r3, #4
 80073f4:	77fb      	strb	r3, [r7, #31]
 80073f6:	e045      	b.n	8007484 <UART_SetConfig+0x348>
 80073f8:	2308      	movs	r3, #8
 80073fa:	77fb      	strb	r3, [r7, #31]
 80073fc:	e042      	b.n	8007484 <UART_SetConfig+0x348>
 80073fe:	bf00      	nop
 8007400:	efff69f3 	.word	0xefff69f3
 8007404:	40011000 	.word	0x40011000
 8007408:	40023800 	.word	0x40023800
 800740c:	40004400 	.word	0x40004400
 8007410:	40004800 	.word	0x40004800
 8007414:	40004c00 	.word	0x40004c00
 8007418:	40005000 	.word	0x40005000
 800741c:	40011400 	.word	0x40011400
 8007420:	40007800 	.word	0x40007800
 8007424:	2310      	movs	r3, #16
 8007426:	77fb      	strb	r3, [r7, #31]
 8007428:	e02c      	b.n	8007484 <UART_SetConfig+0x348>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4a72      	ldr	r2, [pc, #456]	; (80075f8 <UART_SetConfig+0x4bc>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d125      	bne.n	8007480 <UART_SetConfig+0x344>
 8007434:	4b71      	ldr	r3, [pc, #452]	; (80075fc <UART_SetConfig+0x4c0>)
 8007436:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800743a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800743e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007442:	d017      	beq.n	8007474 <UART_SetConfig+0x338>
 8007444:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007448:	d817      	bhi.n	800747a <UART_SetConfig+0x33e>
 800744a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800744e:	d00b      	beq.n	8007468 <UART_SetConfig+0x32c>
 8007450:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007454:	d811      	bhi.n	800747a <UART_SetConfig+0x33e>
 8007456:	2b00      	cmp	r3, #0
 8007458:	d003      	beq.n	8007462 <UART_SetConfig+0x326>
 800745a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800745e:	d006      	beq.n	800746e <UART_SetConfig+0x332>
 8007460:	e00b      	b.n	800747a <UART_SetConfig+0x33e>
 8007462:	2300      	movs	r3, #0
 8007464:	77fb      	strb	r3, [r7, #31]
 8007466:	e00d      	b.n	8007484 <UART_SetConfig+0x348>
 8007468:	2302      	movs	r3, #2
 800746a:	77fb      	strb	r3, [r7, #31]
 800746c:	e00a      	b.n	8007484 <UART_SetConfig+0x348>
 800746e:	2304      	movs	r3, #4
 8007470:	77fb      	strb	r3, [r7, #31]
 8007472:	e007      	b.n	8007484 <UART_SetConfig+0x348>
 8007474:	2308      	movs	r3, #8
 8007476:	77fb      	strb	r3, [r7, #31]
 8007478:	e004      	b.n	8007484 <UART_SetConfig+0x348>
 800747a:	2310      	movs	r3, #16
 800747c:	77fb      	strb	r3, [r7, #31]
 800747e:	e001      	b.n	8007484 <UART_SetConfig+0x348>
 8007480:	2310      	movs	r3, #16
 8007482:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	69db      	ldr	r3, [r3, #28]
 8007488:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800748c:	d15b      	bne.n	8007546 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800748e:	7ffb      	ldrb	r3, [r7, #31]
 8007490:	2b08      	cmp	r3, #8
 8007492:	d828      	bhi.n	80074e6 <UART_SetConfig+0x3aa>
 8007494:	a201      	add	r2, pc, #4	; (adr r2, 800749c <UART_SetConfig+0x360>)
 8007496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800749a:	bf00      	nop
 800749c:	080074c1 	.word	0x080074c1
 80074a0:	080074c9 	.word	0x080074c9
 80074a4:	080074d1 	.word	0x080074d1
 80074a8:	080074e7 	.word	0x080074e7
 80074ac:	080074d7 	.word	0x080074d7
 80074b0:	080074e7 	.word	0x080074e7
 80074b4:	080074e7 	.word	0x080074e7
 80074b8:	080074e7 	.word	0x080074e7
 80074bc:	080074df 	.word	0x080074df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80074c0:	f7fe fde2 	bl	8006088 <HAL_RCC_GetPCLK1Freq>
 80074c4:	61b8      	str	r0, [r7, #24]
        break;
 80074c6:	e013      	b.n	80074f0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80074c8:	f7fe fdf2 	bl	80060b0 <HAL_RCC_GetPCLK2Freq>
 80074cc:	61b8      	str	r0, [r7, #24]
        break;
 80074ce:	e00f      	b.n	80074f0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80074d0:	4b4b      	ldr	r3, [pc, #300]	; (8007600 <UART_SetConfig+0x4c4>)
 80074d2:	61bb      	str	r3, [r7, #24]
        break;
 80074d4:	e00c      	b.n	80074f0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80074d6:	f7fe fd05 	bl	8005ee4 <HAL_RCC_GetSysClockFreq>
 80074da:	61b8      	str	r0, [r7, #24]
        break;
 80074dc:	e008      	b.n	80074f0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80074de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80074e2:	61bb      	str	r3, [r7, #24]
        break;
 80074e4:	e004      	b.n	80074f0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80074e6:	2300      	movs	r3, #0
 80074e8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80074ea:	2301      	movs	r3, #1
 80074ec:	77bb      	strb	r3, [r7, #30]
        break;
 80074ee:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80074f0:	69bb      	ldr	r3, [r7, #24]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d074      	beq.n	80075e0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80074f6:	69bb      	ldr	r3, [r7, #24]
 80074f8:	005a      	lsls	r2, r3, #1
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	085b      	lsrs	r3, r3, #1
 8007500:	441a      	add	r2, r3
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	685b      	ldr	r3, [r3, #4]
 8007506:	fbb2 f3f3 	udiv	r3, r2, r3
 800750a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800750c:	693b      	ldr	r3, [r7, #16]
 800750e:	2b0f      	cmp	r3, #15
 8007510:	d916      	bls.n	8007540 <UART_SetConfig+0x404>
 8007512:	693b      	ldr	r3, [r7, #16]
 8007514:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007518:	d212      	bcs.n	8007540 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800751a:	693b      	ldr	r3, [r7, #16]
 800751c:	b29b      	uxth	r3, r3
 800751e:	f023 030f 	bic.w	r3, r3, #15
 8007522:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	085b      	lsrs	r3, r3, #1
 8007528:	b29b      	uxth	r3, r3
 800752a:	f003 0307 	and.w	r3, r3, #7
 800752e:	b29a      	uxth	r2, r3
 8007530:	89fb      	ldrh	r3, [r7, #14]
 8007532:	4313      	orrs	r3, r2
 8007534:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	89fa      	ldrh	r2, [r7, #14]
 800753c:	60da      	str	r2, [r3, #12]
 800753e:	e04f      	b.n	80075e0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007540:	2301      	movs	r3, #1
 8007542:	77bb      	strb	r3, [r7, #30]
 8007544:	e04c      	b.n	80075e0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007546:	7ffb      	ldrb	r3, [r7, #31]
 8007548:	2b08      	cmp	r3, #8
 800754a:	d828      	bhi.n	800759e <UART_SetConfig+0x462>
 800754c:	a201      	add	r2, pc, #4	; (adr r2, 8007554 <UART_SetConfig+0x418>)
 800754e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007552:	bf00      	nop
 8007554:	08007579 	.word	0x08007579
 8007558:	08007581 	.word	0x08007581
 800755c:	08007589 	.word	0x08007589
 8007560:	0800759f 	.word	0x0800759f
 8007564:	0800758f 	.word	0x0800758f
 8007568:	0800759f 	.word	0x0800759f
 800756c:	0800759f 	.word	0x0800759f
 8007570:	0800759f 	.word	0x0800759f
 8007574:	08007597 	.word	0x08007597
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007578:	f7fe fd86 	bl	8006088 <HAL_RCC_GetPCLK1Freq>
 800757c:	61b8      	str	r0, [r7, #24]
        break;
 800757e:	e013      	b.n	80075a8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007580:	f7fe fd96 	bl	80060b0 <HAL_RCC_GetPCLK2Freq>
 8007584:	61b8      	str	r0, [r7, #24]
        break;
 8007586:	e00f      	b.n	80075a8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007588:	4b1d      	ldr	r3, [pc, #116]	; (8007600 <UART_SetConfig+0x4c4>)
 800758a:	61bb      	str	r3, [r7, #24]
        break;
 800758c:	e00c      	b.n	80075a8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800758e:	f7fe fca9 	bl	8005ee4 <HAL_RCC_GetSysClockFreq>
 8007592:	61b8      	str	r0, [r7, #24]
        break;
 8007594:	e008      	b.n	80075a8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007596:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800759a:	61bb      	str	r3, [r7, #24]
        break;
 800759c:	e004      	b.n	80075a8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800759e:	2300      	movs	r3, #0
 80075a0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80075a2:	2301      	movs	r3, #1
 80075a4:	77bb      	strb	r3, [r7, #30]
        break;
 80075a6:	bf00      	nop
    }

    if (pclk != 0U)
 80075a8:	69bb      	ldr	r3, [r7, #24]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d018      	beq.n	80075e0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	685b      	ldr	r3, [r3, #4]
 80075b2:	085a      	lsrs	r2, r3, #1
 80075b4:	69bb      	ldr	r3, [r7, #24]
 80075b6:	441a      	add	r2, r3
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	685b      	ldr	r3, [r3, #4]
 80075bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80075c0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	2b0f      	cmp	r3, #15
 80075c6:	d909      	bls.n	80075dc <UART_SetConfig+0x4a0>
 80075c8:	693b      	ldr	r3, [r7, #16]
 80075ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075ce:	d205      	bcs.n	80075dc <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	b29a      	uxth	r2, r3
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	60da      	str	r2, [r3, #12]
 80075da:	e001      	b.n	80075e0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80075dc:	2301      	movs	r3, #1
 80075de:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2200      	movs	r2, #0
 80075e4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2200      	movs	r2, #0
 80075ea:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80075ec:	7fbb      	ldrb	r3, [r7, #30]
}
 80075ee:	4618      	mov	r0, r3
 80075f0:	3720      	adds	r7, #32
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bd80      	pop	{r7, pc}
 80075f6:	bf00      	nop
 80075f8:	40007c00 	.word	0x40007c00
 80075fc:	40023800 	.word	0x40023800
 8007600:	00f42400 	.word	0x00f42400

08007604 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007604:	b480      	push	{r7}
 8007606:	b083      	sub	sp, #12
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007610:	f003 0301 	and.w	r3, r3, #1
 8007614:	2b00      	cmp	r3, #0
 8007616:	d00a      	beq.n	800762e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	430a      	orrs	r2, r1
 800762c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007632:	f003 0302 	and.w	r3, r3, #2
 8007636:	2b00      	cmp	r3, #0
 8007638:	d00a      	beq.n	8007650 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	430a      	orrs	r2, r1
 800764e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007654:	f003 0304 	and.w	r3, r3, #4
 8007658:	2b00      	cmp	r3, #0
 800765a:	d00a      	beq.n	8007672 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	685b      	ldr	r3, [r3, #4]
 8007662:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	430a      	orrs	r2, r1
 8007670:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007676:	f003 0308 	and.w	r3, r3, #8
 800767a:	2b00      	cmp	r3, #0
 800767c:	d00a      	beq.n	8007694 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	685b      	ldr	r3, [r3, #4]
 8007684:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	430a      	orrs	r2, r1
 8007692:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007698:	f003 0310 	and.w	r3, r3, #16
 800769c:	2b00      	cmp	r3, #0
 800769e:	d00a      	beq.n	80076b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	689b      	ldr	r3, [r3, #8]
 80076a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	430a      	orrs	r2, r1
 80076b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ba:	f003 0320 	and.w	r3, r3, #32
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d00a      	beq.n	80076d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	689b      	ldr	r3, [r3, #8]
 80076c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	430a      	orrs	r2, r1
 80076d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d01a      	beq.n	800771a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	685b      	ldr	r3, [r3, #4]
 80076ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	430a      	orrs	r2, r1
 80076f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007702:	d10a      	bne.n	800771a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	430a      	orrs	r2, r1
 8007718:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800771e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007722:	2b00      	cmp	r3, #0
 8007724:	d00a      	beq.n	800773c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	430a      	orrs	r2, r1
 800773a:	605a      	str	r2, [r3, #4]
  }
}
 800773c:	bf00      	nop
 800773e:	370c      	adds	r7, #12
 8007740:	46bd      	mov	sp, r7
 8007742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007746:	4770      	bx	lr

08007748 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b086      	sub	sp, #24
 800774c:	af02      	add	r7, sp, #8
 800774e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2200      	movs	r2, #0
 8007754:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007758:	f7fc f81a 	bl	8003790 <HAL_GetTick>
 800775c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f003 0308 	and.w	r3, r3, #8
 8007768:	2b08      	cmp	r3, #8
 800776a:	d10e      	bne.n	800778a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800776c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007770:	9300      	str	r3, [sp, #0]
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2200      	movs	r2, #0
 8007776:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800777a:	6878      	ldr	r0, [r7, #4]
 800777c:	f000 f81b 	bl	80077b6 <UART_WaitOnFlagUntilTimeout>
 8007780:	4603      	mov	r3, r0
 8007782:	2b00      	cmp	r3, #0
 8007784:	d001      	beq.n	800778a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007786:	2303      	movs	r3, #3
 8007788:	e011      	b.n	80077ae <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2220      	movs	r2, #32
 800778e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2220      	movs	r2, #32
 8007794:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2200      	movs	r2, #0
 800779c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2200      	movs	r2, #0
 80077a8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80077ac:	2300      	movs	r3, #0
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3710      	adds	r7, #16
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}

080077b6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80077b6:	b580      	push	{r7, lr}
 80077b8:	b09c      	sub	sp, #112	; 0x70
 80077ba:	af00      	add	r7, sp, #0
 80077bc:	60f8      	str	r0, [r7, #12]
 80077be:	60b9      	str	r1, [r7, #8]
 80077c0:	603b      	str	r3, [r7, #0]
 80077c2:	4613      	mov	r3, r2
 80077c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077c6:	e0a7      	b.n	8007918 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80077ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077ce:	f000 80a3 	beq.w	8007918 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077d2:	f7fb ffdd 	bl	8003790 <HAL_GetTick>
 80077d6:	4602      	mov	r2, r0
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	1ad3      	subs	r3, r2, r3
 80077dc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80077de:	429a      	cmp	r2, r3
 80077e0:	d302      	bcc.n	80077e8 <UART_WaitOnFlagUntilTimeout+0x32>
 80077e2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d13f      	bne.n	8007868 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80077f0:	e853 3f00 	ldrex	r3, [r3]
 80077f4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80077f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077f8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80077fc:	667b      	str	r3, [r7, #100]	; 0x64
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	461a      	mov	r2, r3
 8007804:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007806:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007808:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800780a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800780c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800780e:	e841 2300 	strex	r3, r2, [r1]
 8007812:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007814:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007816:	2b00      	cmp	r3, #0
 8007818:	d1e6      	bne.n	80077e8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	3308      	adds	r3, #8
 8007820:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007822:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007824:	e853 3f00 	ldrex	r3, [r3]
 8007828:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800782a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800782c:	f023 0301 	bic.w	r3, r3, #1
 8007830:	663b      	str	r3, [r7, #96]	; 0x60
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	3308      	adds	r3, #8
 8007838:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800783a:	64ba      	str	r2, [r7, #72]	; 0x48
 800783c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800783e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007840:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007842:	e841 2300 	strex	r3, r2, [r1]
 8007846:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007848:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800784a:	2b00      	cmp	r3, #0
 800784c:	d1e5      	bne.n	800781a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	2220      	movs	r2, #32
 8007852:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2220      	movs	r2, #32
 8007858:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	2200      	movs	r2, #0
 8007860:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8007864:	2303      	movs	r3, #3
 8007866:	e068      	b.n	800793a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f003 0304 	and.w	r3, r3, #4
 8007872:	2b00      	cmp	r3, #0
 8007874:	d050      	beq.n	8007918 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	69db      	ldr	r3, [r3, #28]
 800787c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007880:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007884:	d148      	bne.n	8007918 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800788e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007898:	e853 3f00 	ldrex	r3, [r3]
 800789c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800789e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80078a4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	461a      	mov	r2, r3
 80078ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80078ae:	637b      	str	r3, [r7, #52]	; 0x34
 80078b0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078b2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80078b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80078b6:	e841 2300 	strex	r3, r2, [r1]
 80078ba:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80078bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d1e6      	bne.n	8007890 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	3308      	adds	r3, #8
 80078c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ca:	697b      	ldr	r3, [r7, #20]
 80078cc:	e853 3f00 	ldrex	r3, [r3]
 80078d0:	613b      	str	r3, [r7, #16]
   return(result);
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	f023 0301 	bic.w	r3, r3, #1
 80078d8:	66bb      	str	r3, [r7, #104]	; 0x68
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	3308      	adds	r3, #8
 80078e0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80078e2:	623a      	str	r2, [r7, #32]
 80078e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e6:	69f9      	ldr	r1, [r7, #28]
 80078e8:	6a3a      	ldr	r2, [r7, #32]
 80078ea:	e841 2300 	strex	r3, r2, [r1]
 80078ee:	61bb      	str	r3, [r7, #24]
   return(result);
 80078f0:	69bb      	ldr	r3, [r7, #24]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d1e5      	bne.n	80078c2 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	2220      	movs	r2, #32
 80078fa:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	2220      	movs	r2, #32
 8007900:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2220      	movs	r2, #32
 8007908:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	2200      	movs	r2, #0
 8007910:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007914:	2303      	movs	r3, #3
 8007916:	e010      	b.n	800793a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	69da      	ldr	r2, [r3, #28]
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	4013      	ands	r3, r2
 8007922:	68ba      	ldr	r2, [r7, #8]
 8007924:	429a      	cmp	r2, r3
 8007926:	bf0c      	ite	eq
 8007928:	2301      	moveq	r3, #1
 800792a:	2300      	movne	r3, #0
 800792c:	b2db      	uxtb	r3, r3
 800792e:	461a      	mov	r2, r3
 8007930:	79fb      	ldrb	r3, [r7, #7]
 8007932:	429a      	cmp	r2, r3
 8007934:	f43f af48 	beq.w	80077c8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007938:	2300      	movs	r3, #0
}
 800793a:	4618      	mov	r0, r3
 800793c:	3770      	adds	r7, #112	; 0x70
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}
	...

08007944 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8007944:	b480      	push	{r7}
 8007946:	b083      	sub	sp, #12
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d121      	bne.n	800799a <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	4b27      	ldr	r3, [pc, #156]	; (80079f8 <FMC_SDRAM_Init+0xb4>)
 800795c:	4013      	ands	r3, r2
 800795e:	683a      	ldr	r2, [r7, #0]
 8007960:	6851      	ldr	r1, [r2, #4]
 8007962:	683a      	ldr	r2, [r7, #0]
 8007964:	6892      	ldr	r2, [r2, #8]
 8007966:	4311      	orrs	r1, r2
 8007968:	683a      	ldr	r2, [r7, #0]
 800796a:	68d2      	ldr	r2, [r2, #12]
 800796c:	4311      	orrs	r1, r2
 800796e:	683a      	ldr	r2, [r7, #0]
 8007970:	6912      	ldr	r2, [r2, #16]
 8007972:	4311      	orrs	r1, r2
 8007974:	683a      	ldr	r2, [r7, #0]
 8007976:	6952      	ldr	r2, [r2, #20]
 8007978:	4311      	orrs	r1, r2
 800797a:	683a      	ldr	r2, [r7, #0]
 800797c:	6992      	ldr	r2, [r2, #24]
 800797e:	4311      	orrs	r1, r2
 8007980:	683a      	ldr	r2, [r7, #0]
 8007982:	69d2      	ldr	r2, [r2, #28]
 8007984:	4311      	orrs	r1, r2
 8007986:	683a      	ldr	r2, [r7, #0]
 8007988:	6a12      	ldr	r2, [r2, #32]
 800798a:	4311      	orrs	r1, r2
 800798c:	683a      	ldr	r2, [r7, #0]
 800798e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007990:	430a      	orrs	r2, r1
 8007992:	431a      	orrs	r2, r3
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	601a      	str	r2, [r3, #0]
 8007998:	e026      	b.n	80079e8 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	69d9      	ldr	r1, [r3, #28]
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	6a1b      	ldr	r3, [r3, #32]
 80079aa:	4319      	orrs	r1, r3
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079b0:	430b      	orrs	r3, r1
 80079b2:	431a      	orrs	r2, r3
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	685a      	ldr	r2, [r3, #4]
 80079bc:	4b0e      	ldr	r3, [pc, #56]	; (80079f8 <FMC_SDRAM_Init+0xb4>)
 80079be:	4013      	ands	r3, r2
 80079c0:	683a      	ldr	r2, [r7, #0]
 80079c2:	6851      	ldr	r1, [r2, #4]
 80079c4:	683a      	ldr	r2, [r7, #0]
 80079c6:	6892      	ldr	r2, [r2, #8]
 80079c8:	4311      	orrs	r1, r2
 80079ca:	683a      	ldr	r2, [r7, #0]
 80079cc:	68d2      	ldr	r2, [r2, #12]
 80079ce:	4311      	orrs	r1, r2
 80079d0:	683a      	ldr	r2, [r7, #0]
 80079d2:	6912      	ldr	r2, [r2, #16]
 80079d4:	4311      	orrs	r1, r2
 80079d6:	683a      	ldr	r2, [r7, #0]
 80079d8:	6952      	ldr	r2, [r2, #20]
 80079da:	4311      	orrs	r1, r2
 80079dc:	683a      	ldr	r2, [r7, #0]
 80079de:	6992      	ldr	r2, [r2, #24]
 80079e0:	430a      	orrs	r2, r1
 80079e2:	431a      	orrs	r2, r3
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 80079e8:	2300      	movs	r3, #0
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	370c      	adds	r7, #12
 80079ee:	46bd      	mov	sp, r7
 80079f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f4:	4770      	bx	lr
 80079f6:	bf00      	nop
 80079f8:	ffff8000 	.word	0xffff8000

080079fc <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80079fc:	b480      	push	{r7}
 80079fe:	b085      	sub	sp, #20
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	60f8      	str	r0, [r7, #12]
 8007a04:	60b9      	str	r1, [r7, #8]
 8007a06:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d128      	bne.n	8007a60 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	689b      	ldr	r3, [r3, #8]
 8007a12:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	1e59      	subs	r1, r3, #1
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	3b01      	subs	r3, #1
 8007a22:	011b      	lsls	r3, r3, #4
 8007a24:	4319      	orrs	r1, r3
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	689b      	ldr	r3, [r3, #8]
 8007a2a:	3b01      	subs	r3, #1
 8007a2c:	021b      	lsls	r3, r3, #8
 8007a2e:	4319      	orrs	r1, r3
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	68db      	ldr	r3, [r3, #12]
 8007a34:	3b01      	subs	r3, #1
 8007a36:	031b      	lsls	r3, r3, #12
 8007a38:	4319      	orrs	r1, r3
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	691b      	ldr	r3, [r3, #16]
 8007a3e:	3b01      	subs	r3, #1
 8007a40:	041b      	lsls	r3, r3, #16
 8007a42:	4319      	orrs	r1, r3
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	695b      	ldr	r3, [r3, #20]
 8007a48:	3b01      	subs	r3, #1
 8007a4a:	051b      	lsls	r3, r3, #20
 8007a4c:	4319      	orrs	r1, r3
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	699b      	ldr	r3, [r3, #24]
 8007a52:	3b01      	subs	r3, #1
 8007a54:	061b      	lsls	r3, r3, #24
 8007a56:	430b      	orrs	r3, r1
 8007a58:	431a      	orrs	r2, r3
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	609a      	str	r2, [r3, #8]
 8007a5e:	e02d      	b.n	8007abc <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	689a      	ldr	r2, [r3, #8]
 8007a64:	4b19      	ldr	r3, [pc, #100]	; (8007acc <FMC_SDRAM_Timing_Init+0xd0>)
 8007a66:	4013      	ands	r3, r2
 8007a68:	68ba      	ldr	r2, [r7, #8]
 8007a6a:	68d2      	ldr	r2, [r2, #12]
 8007a6c:	3a01      	subs	r2, #1
 8007a6e:	0311      	lsls	r1, r2, #12
 8007a70:	68ba      	ldr	r2, [r7, #8]
 8007a72:	6952      	ldr	r2, [r2, #20]
 8007a74:	3a01      	subs	r2, #1
 8007a76:	0512      	lsls	r2, r2, #20
 8007a78:	430a      	orrs	r2, r1
 8007a7a:	431a      	orrs	r2, r3
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	68db      	ldr	r3, [r3, #12]
 8007a84:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	1e59      	subs	r1, r3, #1
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	3b01      	subs	r3, #1
 8007a94:	011b      	lsls	r3, r3, #4
 8007a96:	4319      	orrs	r1, r3
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	3b01      	subs	r3, #1
 8007a9e:	021b      	lsls	r3, r3, #8
 8007aa0:	4319      	orrs	r1, r3
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	691b      	ldr	r3, [r3, #16]
 8007aa6:	3b01      	subs	r3, #1
 8007aa8:	041b      	lsls	r3, r3, #16
 8007aaa:	4319      	orrs	r1, r3
 8007aac:	68bb      	ldr	r3, [r7, #8]
 8007aae:	699b      	ldr	r3, [r3, #24]
 8007ab0:	3b01      	subs	r3, #1
 8007ab2:	061b      	lsls	r3, r3, #24
 8007ab4:	430b      	orrs	r3, r1
 8007ab6:	431a      	orrs	r2, r3
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8007abc:	2300      	movs	r3, #0
}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	3714      	adds	r7, #20
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac8:	4770      	bx	lr
 8007aca:	bf00      	nop
 8007acc:	ff0f0fff 	.word	0xff0f0fff

08007ad0 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8007ad0:	b480      	push	{r7}
 8007ad2:	b085      	sub	sp, #20
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	60f8      	str	r0, [r7, #12]
 8007ad8:	60b9      	str	r1, [r7, #8]
 8007ada:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	691a      	ldr	r2, [r3, #16]
 8007ae0:	4b0c      	ldr	r3, [pc, #48]	; (8007b14 <FMC_SDRAM_SendCommand+0x44>)
 8007ae2:	4013      	ands	r3, r2
 8007ae4:	68ba      	ldr	r2, [r7, #8]
 8007ae6:	6811      	ldr	r1, [r2, #0]
 8007ae8:	68ba      	ldr	r2, [r7, #8]
 8007aea:	6852      	ldr	r2, [r2, #4]
 8007aec:	4311      	orrs	r1, r2
 8007aee:	68ba      	ldr	r2, [r7, #8]
 8007af0:	6892      	ldr	r2, [r2, #8]
 8007af2:	3a01      	subs	r2, #1
 8007af4:	0152      	lsls	r2, r2, #5
 8007af6:	4311      	orrs	r1, r2
 8007af8:	68ba      	ldr	r2, [r7, #8]
 8007afa:	68d2      	ldr	r2, [r2, #12]
 8007afc:	0252      	lsls	r2, r2, #9
 8007afe:	430a      	orrs	r2, r1
 8007b00:	431a      	orrs	r2, r3
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 8007b06:	2300      	movs	r3, #0
}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	3714      	adds	r7, #20
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b12:	4770      	bx	lr
 8007b14:	ffc00000 	.word	0xffc00000

08007b18 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b083      	sub	sp, #12
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
 8007b20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	695a      	ldr	r2, [r3, #20]
 8007b26:	4b07      	ldr	r3, [pc, #28]	; (8007b44 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 8007b28:	4013      	ands	r3, r2
 8007b2a:	683a      	ldr	r2, [r7, #0]
 8007b2c:	0052      	lsls	r2, r2, #1
 8007b2e:	431a      	orrs	r2, r3
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8007b34:	2300      	movs	r3, #0
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	370c      	adds	r7, #12
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr
 8007b42:	bf00      	nop
 8007b44:	ffffc001 	.word	0xffffc001

08007b48 <__errno>:
 8007b48:	4b01      	ldr	r3, [pc, #4]	; (8007b50 <__errno+0x8>)
 8007b4a:	6818      	ldr	r0, [r3, #0]
 8007b4c:	4770      	bx	lr
 8007b4e:	bf00      	nop
 8007b50:	20000044 	.word	0x20000044

08007b54 <__libc_init_array>:
 8007b54:	b570      	push	{r4, r5, r6, lr}
 8007b56:	4d0d      	ldr	r5, [pc, #52]	; (8007b8c <__libc_init_array+0x38>)
 8007b58:	4c0d      	ldr	r4, [pc, #52]	; (8007b90 <__libc_init_array+0x3c>)
 8007b5a:	1b64      	subs	r4, r4, r5
 8007b5c:	10a4      	asrs	r4, r4, #2
 8007b5e:	2600      	movs	r6, #0
 8007b60:	42a6      	cmp	r6, r4
 8007b62:	d109      	bne.n	8007b78 <__libc_init_array+0x24>
 8007b64:	4d0b      	ldr	r5, [pc, #44]	; (8007b94 <__libc_init_array+0x40>)
 8007b66:	4c0c      	ldr	r4, [pc, #48]	; (8007b98 <__libc_init_array+0x44>)
 8007b68:	f000 fc8e 	bl	8008488 <_init>
 8007b6c:	1b64      	subs	r4, r4, r5
 8007b6e:	10a4      	asrs	r4, r4, #2
 8007b70:	2600      	movs	r6, #0
 8007b72:	42a6      	cmp	r6, r4
 8007b74:	d105      	bne.n	8007b82 <__libc_init_array+0x2e>
 8007b76:	bd70      	pop	{r4, r5, r6, pc}
 8007b78:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b7c:	4798      	blx	r3
 8007b7e:	3601      	adds	r6, #1
 8007b80:	e7ee      	b.n	8007b60 <__libc_init_array+0xc>
 8007b82:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b86:	4798      	blx	r3
 8007b88:	3601      	adds	r6, #1
 8007b8a:	e7f2      	b.n	8007b72 <__libc_init_array+0x1e>
 8007b8c:	0800a040 	.word	0x0800a040
 8007b90:	0800a040 	.word	0x0800a040
 8007b94:	0800a040 	.word	0x0800a040
 8007b98:	0800a044 	.word	0x0800a044

08007b9c <memset>:
 8007b9c:	4402      	add	r2, r0
 8007b9e:	4603      	mov	r3, r0
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d100      	bne.n	8007ba6 <memset+0xa>
 8007ba4:	4770      	bx	lr
 8007ba6:	f803 1b01 	strb.w	r1, [r3], #1
 8007baa:	e7f9      	b.n	8007ba0 <memset+0x4>

08007bac <siprintf>:
 8007bac:	b40e      	push	{r1, r2, r3}
 8007bae:	b500      	push	{lr}
 8007bb0:	b09c      	sub	sp, #112	; 0x70
 8007bb2:	ab1d      	add	r3, sp, #116	; 0x74
 8007bb4:	9002      	str	r0, [sp, #8]
 8007bb6:	9006      	str	r0, [sp, #24]
 8007bb8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007bbc:	4809      	ldr	r0, [pc, #36]	; (8007be4 <siprintf+0x38>)
 8007bbe:	9107      	str	r1, [sp, #28]
 8007bc0:	9104      	str	r1, [sp, #16]
 8007bc2:	4909      	ldr	r1, [pc, #36]	; (8007be8 <siprintf+0x3c>)
 8007bc4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bc8:	9105      	str	r1, [sp, #20]
 8007bca:	6800      	ldr	r0, [r0, #0]
 8007bcc:	9301      	str	r3, [sp, #4]
 8007bce:	a902      	add	r1, sp, #8
 8007bd0:	f000 f868 	bl	8007ca4 <_svfiprintf_r>
 8007bd4:	9b02      	ldr	r3, [sp, #8]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	701a      	strb	r2, [r3, #0]
 8007bda:	b01c      	add	sp, #112	; 0x70
 8007bdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007be0:	b003      	add	sp, #12
 8007be2:	4770      	bx	lr
 8007be4:	20000044 	.word	0x20000044
 8007be8:	ffff0208 	.word	0xffff0208

08007bec <__ssputs_r>:
 8007bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bf0:	688e      	ldr	r6, [r1, #8]
 8007bf2:	429e      	cmp	r6, r3
 8007bf4:	4682      	mov	sl, r0
 8007bf6:	460c      	mov	r4, r1
 8007bf8:	4690      	mov	r8, r2
 8007bfa:	461f      	mov	r7, r3
 8007bfc:	d838      	bhi.n	8007c70 <__ssputs_r+0x84>
 8007bfe:	898a      	ldrh	r2, [r1, #12]
 8007c00:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007c04:	d032      	beq.n	8007c6c <__ssputs_r+0x80>
 8007c06:	6825      	ldr	r5, [r4, #0]
 8007c08:	6909      	ldr	r1, [r1, #16]
 8007c0a:	eba5 0901 	sub.w	r9, r5, r1
 8007c0e:	6965      	ldr	r5, [r4, #20]
 8007c10:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007c14:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007c18:	3301      	adds	r3, #1
 8007c1a:	444b      	add	r3, r9
 8007c1c:	106d      	asrs	r5, r5, #1
 8007c1e:	429d      	cmp	r5, r3
 8007c20:	bf38      	it	cc
 8007c22:	461d      	movcc	r5, r3
 8007c24:	0553      	lsls	r3, r2, #21
 8007c26:	d531      	bpl.n	8007c8c <__ssputs_r+0xa0>
 8007c28:	4629      	mov	r1, r5
 8007c2a:	f000 fb63 	bl	80082f4 <_malloc_r>
 8007c2e:	4606      	mov	r6, r0
 8007c30:	b950      	cbnz	r0, 8007c48 <__ssputs_r+0x5c>
 8007c32:	230c      	movs	r3, #12
 8007c34:	f8ca 3000 	str.w	r3, [sl]
 8007c38:	89a3      	ldrh	r3, [r4, #12]
 8007c3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c3e:	81a3      	strh	r3, [r4, #12]
 8007c40:	f04f 30ff 	mov.w	r0, #4294967295
 8007c44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c48:	6921      	ldr	r1, [r4, #16]
 8007c4a:	464a      	mov	r2, r9
 8007c4c:	f000 fabe 	bl	80081cc <memcpy>
 8007c50:	89a3      	ldrh	r3, [r4, #12]
 8007c52:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007c56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c5a:	81a3      	strh	r3, [r4, #12]
 8007c5c:	6126      	str	r6, [r4, #16]
 8007c5e:	6165      	str	r5, [r4, #20]
 8007c60:	444e      	add	r6, r9
 8007c62:	eba5 0509 	sub.w	r5, r5, r9
 8007c66:	6026      	str	r6, [r4, #0]
 8007c68:	60a5      	str	r5, [r4, #8]
 8007c6a:	463e      	mov	r6, r7
 8007c6c:	42be      	cmp	r6, r7
 8007c6e:	d900      	bls.n	8007c72 <__ssputs_r+0x86>
 8007c70:	463e      	mov	r6, r7
 8007c72:	6820      	ldr	r0, [r4, #0]
 8007c74:	4632      	mov	r2, r6
 8007c76:	4641      	mov	r1, r8
 8007c78:	f000 fab6 	bl	80081e8 <memmove>
 8007c7c:	68a3      	ldr	r3, [r4, #8]
 8007c7e:	1b9b      	subs	r3, r3, r6
 8007c80:	60a3      	str	r3, [r4, #8]
 8007c82:	6823      	ldr	r3, [r4, #0]
 8007c84:	4433      	add	r3, r6
 8007c86:	6023      	str	r3, [r4, #0]
 8007c88:	2000      	movs	r0, #0
 8007c8a:	e7db      	b.n	8007c44 <__ssputs_r+0x58>
 8007c8c:	462a      	mov	r2, r5
 8007c8e:	f000 fba5 	bl	80083dc <_realloc_r>
 8007c92:	4606      	mov	r6, r0
 8007c94:	2800      	cmp	r0, #0
 8007c96:	d1e1      	bne.n	8007c5c <__ssputs_r+0x70>
 8007c98:	6921      	ldr	r1, [r4, #16]
 8007c9a:	4650      	mov	r0, sl
 8007c9c:	f000 fabe 	bl	800821c <_free_r>
 8007ca0:	e7c7      	b.n	8007c32 <__ssputs_r+0x46>
	...

08007ca4 <_svfiprintf_r>:
 8007ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ca8:	4698      	mov	r8, r3
 8007caa:	898b      	ldrh	r3, [r1, #12]
 8007cac:	061b      	lsls	r3, r3, #24
 8007cae:	b09d      	sub	sp, #116	; 0x74
 8007cb0:	4607      	mov	r7, r0
 8007cb2:	460d      	mov	r5, r1
 8007cb4:	4614      	mov	r4, r2
 8007cb6:	d50e      	bpl.n	8007cd6 <_svfiprintf_r+0x32>
 8007cb8:	690b      	ldr	r3, [r1, #16]
 8007cba:	b963      	cbnz	r3, 8007cd6 <_svfiprintf_r+0x32>
 8007cbc:	2140      	movs	r1, #64	; 0x40
 8007cbe:	f000 fb19 	bl	80082f4 <_malloc_r>
 8007cc2:	6028      	str	r0, [r5, #0]
 8007cc4:	6128      	str	r0, [r5, #16]
 8007cc6:	b920      	cbnz	r0, 8007cd2 <_svfiprintf_r+0x2e>
 8007cc8:	230c      	movs	r3, #12
 8007cca:	603b      	str	r3, [r7, #0]
 8007ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8007cd0:	e0d1      	b.n	8007e76 <_svfiprintf_r+0x1d2>
 8007cd2:	2340      	movs	r3, #64	; 0x40
 8007cd4:	616b      	str	r3, [r5, #20]
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	9309      	str	r3, [sp, #36]	; 0x24
 8007cda:	2320      	movs	r3, #32
 8007cdc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ce0:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ce4:	2330      	movs	r3, #48	; 0x30
 8007ce6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007e90 <_svfiprintf_r+0x1ec>
 8007cea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007cee:	f04f 0901 	mov.w	r9, #1
 8007cf2:	4623      	mov	r3, r4
 8007cf4:	469a      	mov	sl, r3
 8007cf6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007cfa:	b10a      	cbz	r2, 8007d00 <_svfiprintf_r+0x5c>
 8007cfc:	2a25      	cmp	r2, #37	; 0x25
 8007cfe:	d1f9      	bne.n	8007cf4 <_svfiprintf_r+0x50>
 8007d00:	ebba 0b04 	subs.w	fp, sl, r4
 8007d04:	d00b      	beq.n	8007d1e <_svfiprintf_r+0x7a>
 8007d06:	465b      	mov	r3, fp
 8007d08:	4622      	mov	r2, r4
 8007d0a:	4629      	mov	r1, r5
 8007d0c:	4638      	mov	r0, r7
 8007d0e:	f7ff ff6d 	bl	8007bec <__ssputs_r>
 8007d12:	3001      	adds	r0, #1
 8007d14:	f000 80aa 	beq.w	8007e6c <_svfiprintf_r+0x1c8>
 8007d18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d1a:	445a      	add	r2, fp
 8007d1c:	9209      	str	r2, [sp, #36]	; 0x24
 8007d1e:	f89a 3000 	ldrb.w	r3, [sl]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	f000 80a2 	beq.w	8007e6c <_svfiprintf_r+0x1c8>
 8007d28:	2300      	movs	r3, #0
 8007d2a:	f04f 32ff 	mov.w	r2, #4294967295
 8007d2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d32:	f10a 0a01 	add.w	sl, sl, #1
 8007d36:	9304      	str	r3, [sp, #16]
 8007d38:	9307      	str	r3, [sp, #28]
 8007d3a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007d3e:	931a      	str	r3, [sp, #104]	; 0x68
 8007d40:	4654      	mov	r4, sl
 8007d42:	2205      	movs	r2, #5
 8007d44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d48:	4851      	ldr	r0, [pc, #324]	; (8007e90 <_svfiprintf_r+0x1ec>)
 8007d4a:	f7f8 fa61 	bl	8000210 <memchr>
 8007d4e:	9a04      	ldr	r2, [sp, #16]
 8007d50:	b9d8      	cbnz	r0, 8007d8a <_svfiprintf_r+0xe6>
 8007d52:	06d0      	lsls	r0, r2, #27
 8007d54:	bf44      	itt	mi
 8007d56:	2320      	movmi	r3, #32
 8007d58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d5c:	0711      	lsls	r1, r2, #28
 8007d5e:	bf44      	itt	mi
 8007d60:	232b      	movmi	r3, #43	; 0x2b
 8007d62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d66:	f89a 3000 	ldrb.w	r3, [sl]
 8007d6a:	2b2a      	cmp	r3, #42	; 0x2a
 8007d6c:	d015      	beq.n	8007d9a <_svfiprintf_r+0xf6>
 8007d6e:	9a07      	ldr	r2, [sp, #28]
 8007d70:	4654      	mov	r4, sl
 8007d72:	2000      	movs	r0, #0
 8007d74:	f04f 0c0a 	mov.w	ip, #10
 8007d78:	4621      	mov	r1, r4
 8007d7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d7e:	3b30      	subs	r3, #48	; 0x30
 8007d80:	2b09      	cmp	r3, #9
 8007d82:	d94e      	bls.n	8007e22 <_svfiprintf_r+0x17e>
 8007d84:	b1b0      	cbz	r0, 8007db4 <_svfiprintf_r+0x110>
 8007d86:	9207      	str	r2, [sp, #28]
 8007d88:	e014      	b.n	8007db4 <_svfiprintf_r+0x110>
 8007d8a:	eba0 0308 	sub.w	r3, r0, r8
 8007d8e:	fa09 f303 	lsl.w	r3, r9, r3
 8007d92:	4313      	orrs	r3, r2
 8007d94:	9304      	str	r3, [sp, #16]
 8007d96:	46a2      	mov	sl, r4
 8007d98:	e7d2      	b.n	8007d40 <_svfiprintf_r+0x9c>
 8007d9a:	9b03      	ldr	r3, [sp, #12]
 8007d9c:	1d19      	adds	r1, r3, #4
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	9103      	str	r1, [sp, #12]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	bfbb      	ittet	lt
 8007da6:	425b      	neglt	r3, r3
 8007da8:	f042 0202 	orrlt.w	r2, r2, #2
 8007dac:	9307      	strge	r3, [sp, #28]
 8007dae:	9307      	strlt	r3, [sp, #28]
 8007db0:	bfb8      	it	lt
 8007db2:	9204      	strlt	r2, [sp, #16]
 8007db4:	7823      	ldrb	r3, [r4, #0]
 8007db6:	2b2e      	cmp	r3, #46	; 0x2e
 8007db8:	d10c      	bne.n	8007dd4 <_svfiprintf_r+0x130>
 8007dba:	7863      	ldrb	r3, [r4, #1]
 8007dbc:	2b2a      	cmp	r3, #42	; 0x2a
 8007dbe:	d135      	bne.n	8007e2c <_svfiprintf_r+0x188>
 8007dc0:	9b03      	ldr	r3, [sp, #12]
 8007dc2:	1d1a      	adds	r2, r3, #4
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	9203      	str	r2, [sp, #12]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	bfb8      	it	lt
 8007dcc:	f04f 33ff 	movlt.w	r3, #4294967295
 8007dd0:	3402      	adds	r4, #2
 8007dd2:	9305      	str	r3, [sp, #20]
 8007dd4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007ea0 <_svfiprintf_r+0x1fc>
 8007dd8:	7821      	ldrb	r1, [r4, #0]
 8007dda:	2203      	movs	r2, #3
 8007ddc:	4650      	mov	r0, sl
 8007dde:	f7f8 fa17 	bl	8000210 <memchr>
 8007de2:	b140      	cbz	r0, 8007df6 <_svfiprintf_r+0x152>
 8007de4:	2340      	movs	r3, #64	; 0x40
 8007de6:	eba0 000a 	sub.w	r0, r0, sl
 8007dea:	fa03 f000 	lsl.w	r0, r3, r0
 8007dee:	9b04      	ldr	r3, [sp, #16]
 8007df0:	4303      	orrs	r3, r0
 8007df2:	3401      	adds	r4, #1
 8007df4:	9304      	str	r3, [sp, #16]
 8007df6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dfa:	4826      	ldr	r0, [pc, #152]	; (8007e94 <_svfiprintf_r+0x1f0>)
 8007dfc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007e00:	2206      	movs	r2, #6
 8007e02:	f7f8 fa05 	bl	8000210 <memchr>
 8007e06:	2800      	cmp	r0, #0
 8007e08:	d038      	beq.n	8007e7c <_svfiprintf_r+0x1d8>
 8007e0a:	4b23      	ldr	r3, [pc, #140]	; (8007e98 <_svfiprintf_r+0x1f4>)
 8007e0c:	bb1b      	cbnz	r3, 8007e56 <_svfiprintf_r+0x1b2>
 8007e0e:	9b03      	ldr	r3, [sp, #12]
 8007e10:	3307      	adds	r3, #7
 8007e12:	f023 0307 	bic.w	r3, r3, #7
 8007e16:	3308      	adds	r3, #8
 8007e18:	9303      	str	r3, [sp, #12]
 8007e1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e1c:	4433      	add	r3, r6
 8007e1e:	9309      	str	r3, [sp, #36]	; 0x24
 8007e20:	e767      	b.n	8007cf2 <_svfiprintf_r+0x4e>
 8007e22:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e26:	460c      	mov	r4, r1
 8007e28:	2001      	movs	r0, #1
 8007e2a:	e7a5      	b.n	8007d78 <_svfiprintf_r+0xd4>
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	3401      	adds	r4, #1
 8007e30:	9305      	str	r3, [sp, #20]
 8007e32:	4619      	mov	r1, r3
 8007e34:	f04f 0c0a 	mov.w	ip, #10
 8007e38:	4620      	mov	r0, r4
 8007e3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e3e:	3a30      	subs	r2, #48	; 0x30
 8007e40:	2a09      	cmp	r2, #9
 8007e42:	d903      	bls.n	8007e4c <_svfiprintf_r+0x1a8>
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d0c5      	beq.n	8007dd4 <_svfiprintf_r+0x130>
 8007e48:	9105      	str	r1, [sp, #20]
 8007e4a:	e7c3      	b.n	8007dd4 <_svfiprintf_r+0x130>
 8007e4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e50:	4604      	mov	r4, r0
 8007e52:	2301      	movs	r3, #1
 8007e54:	e7f0      	b.n	8007e38 <_svfiprintf_r+0x194>
 8007e56:	ab03      	add	r3, sp, #12
 8007e58:	9300      	str	r3, [sp, #0]
 8007e5a:	462a      	mov	r2, r5
 8007e5c:	4b0f      	ldr	r3, [pc, #60]	; (8007e9c <_svfiprintf_r+0x1f8>)
 8007e5e:	a904      	add	r1, sp, #16
 8007e60:	4638      	mov	r0, r7
 8007e62:	f3af 8000 	nop.w
 8007e66:	1c42      	adds	r2, r0, #1
 8007e68:	4606      	mov	r6, r0
 8007e6a:	d1d6      	bne.n	8007e1a <_svfiprintf_r+0x176>
 8007e6c:	89ab      	ldrh	r3, [r5, #12]
 8007e6e:	065b      	lsls	r3, r3, #25
 8007e70:	f53f af2c 	bmi.w	8007ccc <_svfiprintf_r+0x28>
 8007e74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e76:	b01d      	add	sp, #116	; 0x74
 8007e78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e7c:	ab03      	add	r3, sp, #12
 8007e7e:	9300      	str	r3, [sp, #0]
 8007e80:	462a      	mov	r2, r5
 8007e82:	4b06      	ldr	r3, [pc, #24]	; (8007e9c <_svfiprintf_r+0x1f8>)
 8007e84:	a904      	add	r1, sp, #16
 8007e86:	4638      	mov	r0, r7
 8007e88:	f000 f87a 	bl	8007f80 <_printf_i>
 8007e8c:	e7eb      	b.n	8007e66 <_svfiprintf_r+0x1c2>
 8007e8e:	bf00      	nop
 8007e90:	0800a004 	.word	0x0800a004
 8007e94:	0800a00e 	.word	0x0800a00e
 8007e98:	00000000 	.word	0x00000000
 8007e9c:	08007bed 	.word	0x08007bed
 8007ea0:	0800a00a 	.word	0x0800a00a

08007ea4 <_printf_common>:
 8007ea4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ea8:	4616      	mov	r6, r2
 8007eaa:	4699      	mov	r9, r3
 8007eac:	688a      	ldr	r2, [r1, #8]
 8007eae:	690b      	ldr	r3, [r1, #16]
 8007eb0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	bfb8      	it	lt
 8007eb8:	4613      	movlt	r3, r2
 8007eba:	6033      	str	r3, [r6, #0]
 8007ebc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007ec0:	4607      	mov	r7, r0
 8007ec2:	460c      	mov	r4, r1
 8007ec4:	b10a      	cbz	r2, 8007eca <_printf_common+0x26>
 8007ec6:	3301      	adds	r3, #1
 8007ec8:	6033      	str	r3, [r6, #0]
 8007eca:	6823      	ldr	r3, [r4, #0]
 8007ecc:	0699      	lsls	r1, r3, #26
 8007ece:	bf42      	ittt	mi
 8007ed0:	6833      	ldrmi	r3, [r6, #0]
 8007ed2:	3302      	addmi	r3, #2
 8007ed4:	6033      	strmi	r3, [r6, #0]
 8007ed6:	6825      	ldr	r5, [r4, #0]
 8007ed8:	f015 0506 	ands.w	r5, r5, #6
 8007edc:	d106      	bne.n	8007eec <_printf_common+0x48>
 8007ede:	f104 0a19 	add.w	sl, r4, #25
 8007ee2:	68e3      	ldr	r3, [r4, #12]
 8007ee4:	6832      	ldr	r2, [r6, #0]
 8007ee6:	1a9b      	subs	r3, r3, r2
 8007ee8:	42ab      	cmp	r3, r5
 8007eea:	dc26      	bgt.n	8007f3a <_printf_common+0x96>
 8007eec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007ef0:	1e13      	subs	r3, r2, #0
 8007ef2:	6822      	ldr	r2, [r4, #0]
 8007ef4:	bf18      	it	ne
 8007ef6:	2301      	movne	r3, #1
 8007ef8:	0692      	lsls	r2, r2, #26
 8007efa:	d42b      	bmi.n	8007f54 <_printf_common+0xb0>
 8007efc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007f00:	4649      	mov	r1, r9
 8007f02:	4638      	mov	r0, r7
 8007f04:	47c0      	blx	r8
 8007f06:	3001      	adds	r0, #1
 8007f08:	d01e      	beq.n	8007f48 <_printf_common+0xa4>
 8007f0a:	6823      	ldr	r3, [r4, #0]
 8007f0c:	68e5      	ldr	r5, [r4, #12]
 8007f0e:	6832      	ldr	r2, [r6, #0]
 8007f10:	f003 0306 	and.w	r3, r3, #6
 8007f14:	2b04      	cmp	r3, #4
 8007f16:	bf08      	it	eq
 8007f18:	1aad      	subeq	r5, r5, r2
 8007f1a:	68a3      	ldr	r3, [r4, #8]
 8007f1c:	6922      	ldr	r2, [r4, #16]
 8007f1e:	bf0c      	ite	eq
 8007f20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007f24:	2500      	movne	r5, #0
 8007f26:	4293      	cmp	r3, r2
 8007f28:	bfc4      	itt	gt
 8007f2a:	1a9b      	subgt	r3, r3, r2
 8007f2c:	18ed      	addgt	r5, r5, r3
 8007f2e:	2600      	movs	r6, #0
 8007f30:	341a      	adds	r4, #26
 8007f32:	42b5      	cmp	r5, r6
 8007f34:	d11a      	bne.n	8007f6c <_printf_common+0xc8>
 8007f36:	2000      	movs	r0, #0
 8007f38:	e008      	b.n	8007f4c <_printf_common+0xa8>
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	4652      	mov	r2, sl
 8007f3e:	4649      	mov	r1, r9
 8007f40:	4638      	mov	r0, r7
 8007f42:	47c0      	blx	r8
 8007f44:	3001      	adds	r0, #1
 8007f46:	d103      	bne.n	8007f50 <_printf_common+0xac>
 8007f48:	f04f 30ff 	mov.w	r0, #4294967295
 8007f4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f50:	3501      	adds	r5, #1
 8007f52:	e7c6      	b.n	8007ee2 <_printf_common+0x3e>
 8007f54:	18e1      	adds	r1, r4, r3
 8007f56:	1c5a      	adds	r2, r3, #1
 8007f58:	2030      	movs	r0, #48	; 0x30
 8007f5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007f5e:	4422      	add	r2, r4
 8007f60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007f64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007f68:	3302      	adds	r3, #2
 8007f6a:	e7c7      	b.n	8007efc <_printf_common+0x58>
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	4622      	mov	r2, r4
 8007f70:	4649      	mov	r1, r9
 8007f72:	4638      	mov	r0, r7
 8007f74:	47c0      	blx	r8
 8007f76:	3001      	adds	r0, #1
 8007f78:	d0e6      	beq.n	8007f48 <_printf_common+0xa4>
 8007f7a:	3601      	adds	r6, #1
 8007f7c:	e7d9      	b.n	8007f32 <_printf_common+0x8e>
	...

08007f80 <_printf_i>:
 8007f80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f84:	7e0f      	ldrb	r7, [r1, #24]
 8007f86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007f88:	2f78      	cmp	r7, #120	; 0x78
 8007f8a:	4691      	mov	r9, r2
 8007f8c:	4680      	mov	r8, r0
 8007f8e:	460c      	mov	r4, r1
 8007f90:	469a      	mov	sl, r3
 8007f92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007f96:	d807      	bhi.n	8007fa8 <_printf_i+0x28>
 8007f98:	2f62      	cmp	r7, #98	; 0x62
 8007f9a:	d80a      	bhi.n	8007fb2 <_printf_i+0x32>
 8007f9c:	2f00      	cmp	r7, #0
 8007f9e:	f000 80d8 	beq.w	8008152 <_printf_i+0x1d2>
 8007fa2:	2f58      	cmp	r7, #88	; 0x58
 8007fa4:	f000 80a3 	beq.w	80080ee <_printf_i+0x16e>
 8007fa8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007fac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007fb0:	e03a      	b.n	8008028 <_printf_i+0xa8>
 8007fb2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007fb6:	2b15      	cmp	r3, #21
 8007fb8:	d8f6      	bhi.n	8007fa8 <_printf_i+0x28>
 8007fba:	a101      	add	r1, pc, #4	; (adr r1, 8007fc0 <_printf_i+0x40>)
 8007fbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007fc0:	08008019 	.word	0x08008019
 8007fc4:	0800802d 	.word	0x0800802d
 8007fc8:	08007fa9 	.word	0x08007fa9
 8007fcc:	08007fa9 	.word	0x08007fa9
 8007fd0:	08007fa9 	.word	0x08007fa9
 8007fd4:	08007fa9 	.word	0x08007fa9
 8007fd8:	0800802d 	.word	0x0800802d
 8007fdc:	08007fa9 	.word	0x08007fa9
 8007fe0:	08007fa9 	.word	0x08007fa9
 8007fe4:	08007fa9 	.word	0x08007fa9
 8007fe8:	08007fa9 	.word	0x08007fa9
 8007fec:	08008139 	.word	0x08008139
 8007ff0:	0800805d 	.word	0x0800805d
 8007ff4:	0800811b 	.word	0x0800811b
 8007ff8:	08007fa9 	.word	0x08007fa9
 8007ffc:	08007fa9 	.word	0x08007fa9
 8008000:	0800815b 	.word	0x0800815b
 8008004:	08007fa9 	.word	0x08007fa9
 8008008:	0800805d 	.word	0x0800805d
 800800c:	08007fa9 	.word	0x08007fa9
 8008010:	08007fa9 	.word	0x08007fa9
 8008014:	08008123 	.word	0x08008123
 8008018:	682b      	ldr	r3, [r5, #0]
 800801a:	1d1a      	adds	r2, r3, #4
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	602a      	str	r2, [r5, #0]
 8008020:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008024:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008028:	2301      	movs	r3, #1
 800802a:	e0a3      	b.n	8008174 <_printf_i+0x1f4>
 800802c:	6820      	ldr	r0, [r4, #0]
 800802e:	6829      	ldr	r1, [r5, #0]
 8008030:	0606      	lsls	r6, r0, #24
 8008032:	f101 0304 	add.w	r3, r1, #4
 8008036:	d50a      	bpl.n	800804e <_printf_i+0xce>
 8008038:	680e      	ldr	r6, [r1, #0]
 800803a:	602b      	str	r3, [r5, #0]
 800803c:	2e00      	cmp	r6, #0
 800803e:	da03      	bge.n	8008048 <_printf_i+0xc8>
 8008040:	232d      	movs	r3, #45	; 0x2d
 8008042:	4276      	negs	r6, r6
 8008044:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008048:	485e      	ldr	r0, [pc, #376]	; (80081c4 <_printf_i+0x244>)
 800804a:	230a      	movs	r3, #10
 800804c:	e019      	b.n	8008082 <_printf_i+0x102>
 800804e:	680e      	ldr	r6, [r1, #0]
 8008050:	602b      	str	r3, [r5, #0]
 8008052:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008056:	bf18      	it	ne
 8008058:	b236      	sxthne	r6, r6
 800805a:	e7ef      	b.n	800803c <_printf_i+0xbc>
 800805c:	682b      	ldr	r3, [r5, #0]
 800805e:	6820      	ldr	r0, [r4, #0]
 8008060:	1d19      	adds	r1, r3, #4
 8008062:	6029      	str	r1, [r5, #0]
 8008064:	0601      	lsls	r1, r0, #24
 8008066:	d501      	bpl.n	800806c <_printf_i+0xec>
 8008068:	681e      	ldr	r6, [r3, #0]
 800806a:	e002      	b.n	8008072 <_printf_i+0xf2>
 800806c:	0646      	lsls	r6, r0, #25
 800806e:	d5fb      	bpl.n	8008068 <_printf_i+0xe8>
 8008070:	881e      	ldrh	r6, [r3, #0]
 8008072:	4854      	ldr	r0, [pc, #336]	; (80081c4 <_printf_i+0x244>)
 8008074:	2f6f      	cmp	r7, #111	; 0x6f
 8008076:	bf0c      	ite	eq
 8008078:	2308      	moveq	r3, #8
 800807a:	230a      	movne	r3, #10
 800807c:	2100      	movs	r1, #0
 800807e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008082:	6865      	ldr	r5, [r4, #4]
 8008084:	60a5      	str	r5, [r4, #8]
 8008086:	2d00      	cmp	r5, #0
 8008088:	bfa2      	ittt	ge
 800808a:	6821      	ldrge	r1, [r4, #0]
 800808c:	f021 0104 	bicge.w	r1, r1, #4
 8008090:	6021      	strge	r1, [r4, #0]
 8008092:	b90e      	cbnz	r6, 8008098 <_printf_i+0x118>
 8008094:	2d00      	cmp	r5, #0
 8008096:	d04d      	beq.n	8008134 <_printf_i+0x1b4>
 8008098:	4615      	mov	r5, r2
 800809a:	fbb6 f1f3 	udiv	r1, r6, r3
 800809e:	fb03 6711 	mls	r7, r3, r1, r6
 80080a2:	5dc7      	ldrb	r7, [r0, r7]
 80080a4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80080a8:	4637      	mov	r7, r6
 80080aa:	42bb      	cmp	r3, r7
 80080ac:	460e      	mov	r6, r1
 80080ae:	d9f4      	bls.n	800809a <_printf_i+0x11a>
 80080b0:	2b08      	cmp	r3, #8
 80080b2:	d10b      	bne.n	80080cc <_printf_i+0x14c>
 80080b4:	6823      	ldr	r3, [r4, #0]
 80080b6:	07de      	lsls	r6, r3, #31
 80080b8:	d508      	bpl.n	80080cc <_printf_i+0x14c>
 80080ba:	6923      	ldr	r3, [r4, #16]
 80080bc:	6861      	ldr	r1, [r4, #4]
 80080be:	4299      	cmp	r1, r3
 80080c0:	bfde      	ittt	le
 80080c2:	2330      	movle	r3, #48	; 0x30
 80080c4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80080c8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80080cc:	1b52      	subs	r2, r2, r5
 80080ce:	6122      	str	r2, [r4, #16]
 80080d0:	f8cd a000 	str.w	sl, [sp]
 80080d4:	464b      	mov	r3, r9
 80080d6:	aa03      	add	r2, sp, #12
 80080d8:	4621      	mov	r1, r4
 80080da:	4640      	mov	r0, r8
 80080dc:	f7ff fee2 	bl	8007ea4 <_printf_common>
 80080e0:	3001      	adds	r0, #1
 80080e2:	d14c      	bne.n	800817e <_printf_i+0x1fe>
 80080e4:	f04f 30ff 	mov.w	r0, #4294967295
 80080e8:	b004      	add	sp, #16
 80080ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080ee:	4835      	ldr	r0, [pc, #212]	; (80081c4 <_printf_i+0x244>)
 80080f0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80080f4:	6829      	ldr	r1, [r5, #0]
 80080f6:	6823      	ldr	r3, [r4, #0]
 80080f8:	f851 6b04 	ldr.w	r6, [r1], #4
 80080fc:	6029      	str	r1, [r5, #0]
 80080fe:	061d      	lsls	r5, r3, #24
 8008100:	d514      	bpl.n	800812c <_printf_i+0x1ac>
 8008102:	07df      	lsls	r7, r3, #31
 8008104:	bf44      	itt	mi
 8008106:	f043 0320 	orrmi.w	r3, r3, #32
 800810a:	6023      	strmi	r3, [r4, #0]
 800810c:	b91e      	cbnz	r6, 8008116 <_printf_i+0x196>
 800810e:	6823      	ldr	r3, [r4, #0]
 8008110:	f023 0320 	bic.w	r3, r3, #32
 8008114:	6023      	str	r3, [r4, #0]
 8008116:	2310      	movs	r3, #16
 8008118:	e7b0      	b.n	800807c <_printf_i+0xfc>
 800811a:	6823      	ldr	r3, [r4, #0]
 800811c:	f043 0320 	orr.w	r3, r3, #32
 8008120:	6023      	str	r3, [r4, #0]
 8008122:	2378      	movs	r3, #120	; 0x78
 8008124:	4828      	ldr	r0, [pc, #160]	; (80081c8 <_printf_i+0x248>)
 8008126:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800812a:	e7e3      	b.n	80080f4 <_printf_i+0x174>
 800812c:	0659      	lsls	r1, r3, #25
 800812e:	bf48      	it	mi
 8008130:	b2b6      	uxthmi	r6, r6
 8008132:	e7e6      	b.n	8008102 <_printf_i+0x182>
 8008134:	4615      	mov	r5, r2
 8008136:	e7bb      	b.n	80080b0 <_printf_i+0x130>
 8008138:	682b      	ldr	r3, [r5, #0]
 800813a:	6826      	ldr	r6, [r4, #0]
 800813c:	6961      	ldr	r1, [r4, #20]
 800813e:	1d18      	adds	r0, r3, #4
 8008140:	6028      	str	r0, [r5, #0]
 8008142:	0635      	lsls	r5, r6, #24
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	d501      	bpl.n	800814c <_printf_i+0x1cc>
 8008148:	6019      	str	r1, [r3, #0]
 800814a:	e002      	b.n	8008152 <_printf_i+0x1d2>
 800814c:	0670      	lsls	r0, r6, #25
 800814e:	d5fb      	bpl.n	8008148 <_printf_i+0x1c8>
 8008150:	8019      	strh	r1, [r3, #0]
 8008152:	2300      	movs	r3, #0
 8008154:	6123      	str	r3, [r4, #16]
 8008156:	4615      	mov	r5, r2
 8008158:	e7ba      	b.n	80080d0 <_printf_i+0x150>
 800815a:	682b      	ldr	r3, [r5, #0]
 800815c:	1d1a      	adds	r2, r3, #4
 800815e:	602a      	str	r2, [r5, #0]
 8008160:	681d      	ldr	r5, [r3, #0]
 8008162:	6862      	ldr	r2, [r4, #4]
 8008164:	2100      	movs	r1, #0
 8008166:	4628      	mov	r0, r5
 8008168:	f7f8 f852 	bl	8000210 <memchr>
 800816c:	b108      	cbz	r0, 8008172 <_printf_i+0x1f2>
 800816e:	1b40      	subs	r0, r0, r5
 8008170:	6060      	str	r0, [r4, #4]
 8008172:	6863      	ldr	r3, [r4, #4]
 8008174:	6123      	str	r3, [r4, #16]
 8008176:	2300      	movs	r3, #0
 8008178:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800817c:	e7a8      	b.n	80080d0 <_printf_i+0x150>
 800817e:	6923      	ldr	r3, [r4, #16]
 8008180:	462a      	mov	r2, r5
 8008182:	4649      	mov	r1, r9
 8008184:	4640      	mov	r0, r8
 8008186:	47d0      	blx	sl
 8008188:	3001      	adds	r0, #1
 800818a:	d0ab      	beq.n	80080e4 <_printf_i+0x164>
 800818c:	6823      	ldr	r3, [r4, #0]
 800818e:	079b      	lsls	r3, r3, #30
 8008190:	d413      	bmi.n	80081ba <_printf_i+0x23a>
 8008192:	68e0      	ldr	r0, [r4, #12]
 8008194:	9b03      	ldr	r3, [sp, #12]
 8008196:	4298      	cmp	r0, r3
 8008198:	bfb8      	it	lt
 800819a:	4618      	movlt	r0, r3
 800819c:	e7a4      	b.n	80080e8 <_printf_i+0x168>
 800819e:	2301      	movs	r3, #1
 80081a0:	4632      	mov	r2, r6
 80081a2:	4649      	mov	r1, r9
 80081a4:	4640      	mov	r0, r8
 80081a6:	47d0      	blx	sl
 80081a8:	3001      	adds	r0, #1
 80081aa:	d09b      	beq.n	80080e4 <_printf_i+0x164>
 80081ac:	3501      	adds	r5, #1
 80081ae:	68e3      	ldr	r3, [r4, #12]
 80081b0:	9903      	ldr	r1, [sp, #12]
 80081b2:	1a5b      	subs	r3, r3, r1
 80081b4:	42ab      	cmp	r3, r5
 80081b6:	dcf2      	bgt.n	800819e <_printf_i+0x21e>
 80081b8:	e7eb      	b.n	8008192 <_printf_i+0x212>
 80081ba:	2500      	movs	r5, #0
 80081bc:	f104 0619 	add.w	r6, r4, #25
 80081c0:	e7f5      	b.n	80081ae <_printf_i+0x22e>
 80081c2:	bf00      	nop
 80081c4:	0800a015 	.word	0x0800a015
 80081c8:	0800a026 	.word	0x0800a026

080081cc <memcpy>:
 80081cc:	440a      	add	r2, r1
 80081ce:	4291      	cmp	r1, r2
 80081d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80081d4:	d100      	bne.n	80081d8 <memcpy+0xc>
 80081d6:	4770      	bx	lr
 80081d8:	b510      	push	{r4, lr}
 80081da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081e2:	4291      	cmp	r1, r2
 80081e4:	d1f9      	bne.n	80081da <memcpy+0xe>
 80081e6:	bd10      	pop	{r4, pc}

080081e8 <memmove>:
 80081e8:	4288      	cmp	r0, r1
 80081ea:	b510      	push	{r4, lr}
 80081ec:	eb01 0402 	add.w	r4, r1, r2
 80081f0:	d902      	bls.n	80081f8 <memmove+0x10>
 80081f2:	4284      	cmp	r4, r0
 80081f4:	4623      	mov	r3, r4
 80081f6:	d807      	bhi.n	8008208 <memmove+0x20>
 80081f8:	1e43      	subs	r3, r0, #1
 80081fa:	42a1      	cmp	r1, r4
 80081fc:	d008      	beq.n	8008210 <memmove+0x28>
 80081fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008202:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008206:	e7f8      	b.n	80081fa <memmove+0x12>
 8008208:	4402      	add	r2, r0
 800820a:	4601      	mov	r1, r0
 800820c:	428a      	cmp	r2, r1
 800820e:	d100      	bne.n	8008212 <memmove+0x2a>
 8008210:	bd10      	pop	{r4, pc}
 8008212:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008216:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800821a:	e7f7      	b.n	800820c <memmove+0x24>

0800821c <_free_r>:
 800821c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800821e:	2900      	cmp	r1, #0
 8008220:	d044      	beq.n	80082ac <_free_r+0x90>
 8008222:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008226:	9001      	str	r0, [sp, #4]
 8008228:	2b00      	cmp	r3, #0
 800822a:	f1a1 0404 	sub.w	r4, r1, #4
 800822e:	bfb8      	it	lt
 8008230:	18e4      	addlt	r4, r4, r3
 8008232:	f000 f913 	bl	800845c <__malloc_lock>
 8008236:	4a1e      	ldr	r2, [pc, #120]	; (80082b0 <_free_r+0x94>)
 8008238:	9801      	ldr	r0, [sp, #4]
 800823a:	6813      	ldr	r3, [r2, #0]
 800823c:	b933      	cbnz	r3, 800824c <_free_r+0x30>
 800823e:	6063      	str	r3, [r4, #4]
 8008240:	6014      	str	r4, [r2, #0]
 8008242:	b003      	add	sp, #12
 8008244:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008248:	f000 b90e 	b.w	8008468 <__malloc_unlock>
 800824c:	42a3      	cmp	r3, r4
 800824e:	d908      	bls.n	8008262 <_free_r+0x46>
 8008250:	6825      	ldr	r5, [r4, #0]
 8008252:	1961      	adds	r1, r4, r5
 8008254:	428b      	cmp	r3, r1
 8008256:	bf01      	itttt	eq
 8008258:	6819      	ldreq	r1, [r3, #0]
 800825a:	685b      	ldreq	r3, [r3, #4]
 800825c:	1949      	addeq	r1, r1, r5
 800825e:	6021      	streq	r1, [r4, #0]
 8008260:	e7ed      	b.n	800823e <_free_r+0x22>
 8008262:	461a      	mov	r2, r3
 8008264:	685b      	ldr	r3, [r3, #4]
 8008266:	b10b      	cbz	r3, 800826c <_free_r+0x50>
 8008268:	42a3      	cmp	r3, r4
 800826a:	d9fa      	bls.n	8008262 <_free_r+0x46>
 800826c:	6811      	ldr	r1, [r2, #0]
 800826e:	1855      	adds	r5, r2, r1
 8008270:	42a5      	cmp	r5, r4
 8008272:	d10b      	bne.n	800828c <_free_r+0x70>
 8008274:	6824      	ldr	r4, [r4, #0]
 8008276:	4421      	add	r1, r4
 8008278:	1854      	adds	r4, r2, r1
 800827a:	42a3      	cmp	r3, r4
 800827c:	6011      	str	r1, [r2, #0]
 800827e:	d1e0      	bne.n	8008242 <_free_r+0x26>
 8008280:	681c      	ldr	r4, [r3, #0]
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	6053      	str	r3, [r2, #4]
 8008286:	4421      	add	r1, r4
 8008288:	6011      	str	r1, [r2, #0]
 800828a:	e7da      	b.n	8008242 <_free_r+0x26>
 800828c:	d902      	bls.n	8008294 <_free_r+0x78>
 800828e:	230c      	movs	r3, #12
 8008290:	6003      	str	r3, [r0, #0]
 8008292:	e7d6      	b.n	8008242 <_free_r+0x26>
 8008294:	6825      	ldr	r5, [r4, #0]
 8008296:	1961      	adds	r1, r4, r5
 8008298:	428b      	cmp	r3, r1
 800829a:	bf04      	itt	eq
 800829c:	6819      	ldreq	r1, [r3, #0]
 800829e:	685b      	ldreq	r3, [r3, #4]
 80082a0:	6063      	str	r3, [r4, #4]
 80082a2:	bf04      	itt	eq
 80082a4:	1949      	addeq	r1, r1, r5
 80082a6:	6021      	streq	r1, [r4, #0]
 80082a8:	6054      	str	r4, [r2, #4]
 80082aa:	e7ca      	b.n	8008242 <_free_r+0x26>
 80082ac:	b003      	add	sp, #12
 80082ae:	bd30      	pop	{r4, r5, pc}
 80082b0:	200005e8 	.word	0x200005e8

080082b4 <sbrk_aligned>:
 80082b4:	b570      	push	{r4, r5, r6, lr}
 80082b6:	4e0e      	ldr	r6, [pc, #56]	; (80082f0 <sbrk_aligned+0x3c>)
 80082b8:	460c      	mov	r4, r1
 80082ba:	6831      	ldr	r1, [r6, #0]
 80082bc:	4605      	mov	r5, r0
 80082be:	b911      	cbnz	r1, 80082c6 <sbrk_aligned+0x12>
 80082c0:	f000 f8bc 	bl	800843c <_sbrk_r>
 80082c4:	6030      	str	r0, [r6, #0]
 80082c6:	4621      	mov	r1, r4
 80082c8:	4628      	mov	r0, r5
 80082ca:	f000 f8b7 	bl	800843c <_sbrk_r>
 80082ce:	1c43      	adds	r3, r0, #1
 80082d0:	d00a      	beq.n	80082e8 <sbrk_aligned+0x34>
 80082d2:	1cc4      	adds	r4, r0, #3
 80082d4:	f024 0403 	bic.w	r4, r4, #3
 80082d8:	42a0      	cmp	r0, r4
 80082da:	d007      	beq.n	80082ec <sbrk_aligned+0x38>
 80082dc:	1a21      	subs	r1, r4, r0
 80082de:	4628      	mov	r0, r5
 80082e0:	f000 f8ac 	bl	800843c <_sbrk_r>
 80082e4:	3001      	adds	r0, #1
 80082e6:	d101      	bne.n	80082ec <sbrk_aligned+0x38>
 80082e8:	f04f 34ff 	mov.w	r4, #4294967295
 80082ec:	4620      	mov	r0, r4
 80082ee:	bd70      	pop	{r4, r5, r6, pc}
 80082f0:	200005ec 	.word	0x200005ec

080082f4 <_malloc_r>:
 80082f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082f8:	1ccd      	adds	r5, r1, #3
 80082fa:	f025 0503 	bic.w	r5, r5, #3
 80082fe:	3508      	adds	r5, #8
 8008300:	2d0c      	cmp	r5, #12
 8008302:	bf38      	it	cc
 8008304:	250c      	movcc	r5, #12
 8008306:	2d00      	cmp	r5, #0
 8008308:	4607      	mov	r7, r0
 800830a:	db01      	blt.n	8008310 <_malloc_r+0x1c>
 800830c:	42a9      	cmp	r1, r5
 800830e:	d905      	bls.n	800831c <_malloc_r+0x28>
 8008310:	230c      	movs	r3, #12
 8008312:	603b      	str	r3, [r7, #0]
 8008314:	2600      	movs	r6, #0
 8008316:	4630      	mov	r0, r6
 8008318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800831c:	4e2e      	ldr	r6, [pc, #184]	; (80083d8 <_malloc_r+0xe4>)
 800831e:	f000 f89d 	bl	800845c <__malloc_lock>
 8008322:	6833      	ldr	r3, [r6, #0]
 8008324:	461c      	mov	r4, r3
 8008326:	bb34      	cbnz	r4, 8008376 <_malloc_r+0x82>
 8008328:	4629      	mov	r1, r5
 800832a:	4638      	mov	r0, r7
 800832c:	f7ff ffc2 	bl	80082b4 <sbrk_aligned>
 8008330:	1c43      	adds	r3, r0, #1
 8008332:	4604      	mov	r4, r0
 8008334:	d14d      	bne.n	80083d2 <_malloc_r+0xde>
 8008336:	6834      	ldr	r4, [r6, #0]
 8008338:	4626      	mov	r6, r4
 800833a:	2e00      	cmp	r6, #0
 800833c:	d140      	bne.n	80083c0 <_malloc_r+0xcc>
 800833e:	6823      	ldr	r3, [r4, #0]
 8008340:	4631      	mov	r1, r6
 8008342:	4638      	mov	r0, r7
 8008344:	eb04 0803 	add.w	r8, r4, r3
 8008348:	f000 f878 	bl	800843c <_sbrk_r>
 800834c:	4580      	cmp	r8, r0
 800834e:	d13a      	bne.n	80083c6 <_malloc_r+0xd2>
 8008350:	6821      	ldr	r1, [r4, #0]
 8008352:	3503      	adds	r5, #3
 8008354:	1a6d      	subs	r5, r5, r1
 8008356:	f025 0503 	bic.w	r5, r5, #3
 800835a:	3508      	adds	r5, #8
 800835c:	2d0c      	cmp	r5, #12
 800835e:	bf38      	it	cc
 8008360:	250c      	movcc	r5, #12
 8008362:	4629      	mov	r1, r5
 8008364:	4638      	mov	r0, r7
 8008366:	f7ff ffa5 	bl	80082b4 <sbrk_aligned>
 800836a:	3001      	adds	r0, #1
 800836c:	d02b      	beq.n	80083c6 <_malloc_r+0xd2>
 800836e:	6823      	ldr	r3, [r4, #0]
 8008370:	442b      	add	r3, r5
 8008372:	6023      	str	r3, [r4, #0]
 8008374:	e00e      	b.n	8008394 <_malloc_r+0xa0>
 8008376:	6822      	ldr	r2, [r4, #0]
 8008378:	1b52      	subs	r2, r2, r5
 800837a:	d41e      	bmi.n	80083ba <_malloc_r+0xc6>
 800837c:	2a0b      	cmp	r2, #11
 800837e:	d916      	bls.n	80083ae <_malloc_r+0xba>
 8008380:	1961      	adds	r1, r4, r5
 8008382:	42a3      	cmp	r3, r4
 8008384:	6025      	str	r5, [r4, #0]
 8008386:	bf18      	it	ne
 8008388:	6059      	strne	r1, [r3, #4]
 800838a:	6863      	ldr	r3, [r4, #4]
 800838c:	bf08      	it	eq
 800838e:	6031      	streq	r1, [r6, #0]
 8008390:	5162      	str	r2, [r4, r5]
 8008392:	604b      	str	r3, [r1, #4]
 8008394:	4638      	mov	r0, r7
 8008396:	f104 060b 	add.w	r6, r4, #11
 800839a:	f000 f865 	bl	8008468 <__malloc_unlock>
 800839e:	f026 0607 	bic.w	r6, r6, #7
 80083a2:	1d23      	adds	r3, r4, #4
 80083a4:	1af2      	subs	r2, r6, r3
 80083a6:	d0b6      	beq.n	8008316 <_malloc_r+0x22>
 80083a8:	1b9b      	subs	r3, r3, r6
 80083aa:	50a3      	str	r3, [r4, r2]
 80083ac:	e7b3      	b.n	8008316 <_malloc_r+0x22>
 80083ae:	6862      	ldr	r2, [r4, #4]
 80083b0:	42a3      	cmp	r3, r4
 80083b2:	bf0c      	ite	eq
 80083b4:	6032      	streq	r2, [r6, #0]
 80083b6:	605a      	strne	r2, [r3, #4]
 80083b8:	e7ec      	b.n	8008394 <_malloc_r+0xa0>
 80083ba:	4623      	mov	r3, r4
 80083bc:	6864      	ldr	r4, [r4, #4]
 80083be:	e7b2      	b.n	8008326 <_malloc_r+0x32>
 80083c0:	4634      	mov	r4, r6
 80083c2:	6876      	ldr	r6, [r6, #4]
 80083c4:	e7b9      	b.n	800833a <_malloc_r+0x46>
 80083c6:	230c      	movs	r3, #12
 80083c8:	603b      	str	r3, [r7, #0]
 80083ca:	4638      	mov	r0, r7
 80083cc:	f000 f84c 	bl	8008468 <__malloc_unlock>
 80083d0:	e7a1      	b.n	8008316 <_malloc_r+0x22>
 80083d2:	6025      	str	r5, [r4, #0]
 80083d4:	e7de      	b.n	8008394 <_malloc_r+0xa0>
 80083d6:	bf00      	nop
 80083d8:	200005e8 	.word	0x200005e8

080083dc <_realloc_r>:
 80083dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083e0:	4680      	mov	r8, r0
 80083e2:	4614      	mov	r4, r2
 80083e4:	460e      	mov	r6, r1
 80083e6:	b921      	cbnz	r1, 80083f2 <_realloc_r+0x16>
 80083e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80083ec:	4611      	mov	r1, r2
 80083ee:	f7ff bf81 	b.w	80082f4 <_malloc_r>
 80083f2:	b92a      	cbnz	r2, 8008400 <_realloc_r+0x24>
 80083f4:	f7ff ff12 	bl	800821c <_free_r>
 80083f8:	4625      	mov	r5, r4
 80083fa:	4628      	mov	r0, r5
 80083fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008400:	f000 f838 	bl	8008474 <_malloc_usable_size_r>
 8008404:	4284      	cmp	r4, r0
 8008406:	4607      	mov	r7, r0
 8008408:	d802      	bhi.n	8008410 <_realloc_r+0x34>
 800840a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800840e:	d812      	bhi.n	8008436 <_realloc_r+0x5a>
 8008410:	4621      	mov	r1, r4
 8008412:	4640      	mov	r0, r8
 8008414:	f7ff ff6e 	bl	80082f4 <_malloc_r>
 8008418:	4605      	mov	r5, r0
 800841a:	2800      	cmp	r0, #0
 800841c:	d0ed      	beq.n	80083fa <_realloc_r+0x1e>
 800841e:	42bc      	cmp	r4, r7
 8008420:	4622      	mov	r2, r4
 8008422:	4631      	mov	r1, r6
 8008424:	bf28      	it	cs
 8008426:	463a      	movcs	r2, r7
 8008428:	f7ff fed0 	bl	80081cc <memcpy>
 800842c:	4631      	mov	r1, r6
 800842e:	4640      	mov	r0, r8
 8008430:	f7ff fef4 	bl	800821c <_free_r>
 8008434:	e7e1      	b.n	80083fa <_realloc_r+0x1e>
 8008436:	4635      	mov	r5, r6
 8008438:	e7df      	b.n	80083fa <_realloc_r+0x1e>
	...

0800843c <_sbrk_r>:
 800843c:	b538      	push	{r3, r4, r5, lr}
 800843e:	4d06      	ldr	r5, [pc, #24]	; (8008458 <_sbrk_r+0x1c>)
 8008440:	2300      	movs	r3, #0
 8008442:	4604      	mov	r4, r0
 8008444:	4608      	mov	r0, r1
 8008446:	602b      	str	r3, [r5, #0]
 8008448:	f7f9 fb7e 	bl	8001b48 <_sbrk>
 800844c:	1c43      	adds	r3, r0, #1
 800844e:	d102      	bne.n	8008456 <_sbrk_r+0x1a>
 8008450:	682b      	ldr	r3, [r5, #0]
 8008452:	b103      	cbz	r3, 8008456 <_sbrk_r+0x1a>
 8008454:	6023      	str	r3, [r4, #0]
 8008456:	bd38      	pop	{r3, r4, r5, pc}
 8008458:	200005f0 	.word	0x200005f0

0800845c <__malloc_lock>:
 800845c:	4801      	ldr	r0, [pc, #4]	; (8008464 <__malloc_lock+0x8>)
 800845e:	f000 b811 	b.w	8008484 <__retarget_lock_acquire_recursive>
 8008462:	bf00      	nop
 8008464:	200005f4 	.word	0x200005f4

08008468 <__malloc_unlock>:
 8008468:	4801      	ldr	r0, [pc, #4]	; (8008470 <__malloc_unlock+0x8>)
 800846a:	f000 b80c 	b.w	8008486 <__retarget_lock_release_recursive>
 800846e:	bf00      	nop
 8008470:	200005f4 	.word	0x200005f4

08008474 <_malloc_usable_size_r>:
 8008474:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008478:	1f18      	subs	r0, r3, #4
 800847a:	2b00      	cmp	r3, #0
 800847c:	bfbc      	itt	lt
 800847e:	580b      	ldrlt	r3, [r1, r0]
 8008480:	18c0      	addlt	r0, r0, r3
 8008482:	4770      	bx	lr

08008484 <__retarget_lock_acquire_recursive>:
 8008484:	4770      	bx	lr

08008486 <__retarget_lock_release_recursive>:
 8008486:	4770      	bx	lr

08008488 <_init>:
 8008488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800848a:	bf00      	nop
 800848c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800848e:	bc08      	pop	{r3}
 8008490:	469e      	mov	lr, r3
 8008492:	4770      	bx	lr

08008494 <_fini>:
 8008494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008496:	bf00      	nop
 8008498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800849a:	bc08      	pop	{r3}
 800849c:	469e      	mov	lr, r3
 800849e:	4770      	bx	lr
