

================================================================
== Vivado HLS Report for 'pid'
================================================================
* Date:           Sun Jun  2 19:50:38 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PID
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   27|   27|    8|    8| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     74|       0|   4008|
|FIFO             |        -|      -|       -|      -|
|Instance         |       12|      -|     973|   1067|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    486|
|Register         |        -|      -|    3249|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       12|     74|    4222|   5561|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|     33|       3|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+-----------------+---------+-------+-----+-----+
    |      Instance     |      Module     | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+-----------------+---------+-------+-----+-----+
    |pid_CTRL_s_axi_U   |pid_CTRL_s_axi   |       10|      0|  436|  390|
    |pid_OUT_r_m_axi_U  |pid_OUT_r_m_axi  |        2|      0|  537|  677|
    +-------------------+-----------------+---------+-------+-----+-----+
    |Total              |                 |       12|      0|  973| 1067|
    +-------------------+-----------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_16_fu_919_p2          |     *    |      3|  0|  20|          32|          32|
    |p_Val2_17_fu_864_p2          |     *    |      3|  0|  20|          17|          32|
    |p_Val2_18_fu_877_p2          |     *    |      3|  0|  20|          18|          32|
    |p_Val2_23_fu_932_p2          |     *    |      3|  0|  20|          17|          32|
    |p_Val2_33_fu_1244_p2         |     *    |      3|  0|  20|          17|          32|
    |p_Val2_34_fu_1371_p2         |     *    |      3|  0|  20|          32|          32|
    |p_Val2_36_fu_1383_p2         |     *    |      3|  0|  20|          18|          32|
    |p_Val2_42_fu_1332_p2         |     *    |      3|  0|  20|          17|          32|
    |p_Val2_43_fu_1396_p2         |     *    |      3|  0|  20|          32|          32|
    |p_Val2_45_fu_1441_p2         |     *    |      3|  0|  20|          18|          32|
    |p_Val2_48_fu_1349_p2         |     *    |      3|  0|  20|          17|          32|
    |p_Val2_52_fu_1720_p2         |     *    |      4|  0|  23|          14|          34|
    |p_Val2_6_fu_730_p2           |     *    |      3|  0|  20|          17|          32|
    |p_Val2_79_1_fu_1733_p2       |     *    |      4|  0|  23|          14|          34|
    |p_Val2_79_2_fu_1746_p2       |     *    |      4|  0|  23|          14|          34|
    |p_Val2_79_3_fu_2062_p2       |     *    |      4|  0|  23|          14|          34|
    |p_Val2_79_4_fu_2075_p2       |     *    |      4|  0|  23|          14|          34|
    |p_Val2_79_5_fu_2088_p2       |     *    |      4|  0|  23|          14|          34|
    |p_Val2_79_6_fu_2349_p2       |     *    |      4|  0|  23|          14|          34|
    |p_Val2_79_7_fu_2362_p2       |     *    |      4|  0|  23|          14|          34|
    |p_Val2_7_fu_798_p2           |     *    |      3|  0|  20|          32|          32|
    |p_Val2_8_fu_743_p2           |     *    |      3|  0|  20|          18|          32|
    |addconv2_fu_1692_p2          |     +    |      0|  0|  41|          34|          34|
    |p_Val2_10_fu_958_p2          |     +    |      0|  0|  73|          66|          66|
    |p_Val2_19_fu_996_p2          |     +    |      0|  0|  72|          65|          65|
    |p_Val2_20_fu_1013_p2         |     +    |      0|  0|  73|          66|          66|
    |p_Val2_35_fu_1412_p2         |     +    |      0|  0|  72|          65|          65|
    |p_Val2_37_fu_1457_p2         |     +    |      0|  0|  73|          66|          66|
    |p_Val2_44_fu_1428_p2         |     +    |      0|  0|  72|          65|          65|
    |p_Val2_46_fu_1531_p2         |     +    |      0|  0|  73|          66|          66|
    |p_Val2_53_fu_1812_p2         |     +    |      0|  0|  59|          52|          52|
    |p_Val2_54_cast_fu_1818_p2    |     +    |      0|  0|  54|          47|          47|
    |p_Val2_80_1_cast_fu_1904_p2  |     +    |      0|  0|  54|          47|          47|
    |p_Val2_80_1_fu_1898_p2       |     +    |      0|  0|  60|          53|          53|
    |p_Val2_80_2_cast_fu_1986_p2  |     +    |      0|  0|  54|          47|          47|
    |p_Val2_80_2_fu_1980_p2       |     +    |      0|  0|  58|          51|          51|
    |p_Val2_80_3_cast_fu_2110_p2  |     +    |      0|  0|  54|          47|          47|
    |p_Val2_80_3_fu_2105_p2       |     +    |      0|  0|  59|          52|          52|
    |p_Val2_80_4_cast_fu_2190_p2  |     +    |      0|  0|  54|          47|          47|
    |p_Val2_80_4_fu_2185_p2       |     +    |      0|  0|  58|          51|          51|
    |p_Val2_80_5_cast_fu_2274_p2  |     +    |      0|  0|  54|          47|          47|
    |p_Val2_80_5_fu_2269_p2       |     +    |      0|  0|  60|          53|          53|
    |p_Val2_80_6_cast_fu_2380_p2  |     +    |      0|  0|  54|          47|          47|
    |p_Val2_80_6_fu_2375_p2       |     +    |      0|  0|  58|          51|          51|
    |p_Val2_80_7_cast_fu_2460_p2  |     +    |      0|  0|  54|          47|          47|
    |p_Val2_80_7_fu_2455_p2       |     +    |      0|  0|  58|          51|          51|
    |p_Val2_9_fu_907_p2           |     +    |      0|  0|  72|          65|          65|
    |r_V_2_4_fu_1764_p2           |     +    |      0|  0|  41|          34|          34|
    |r_V_2_7_fu_1777_p2           |     +    |      0|  0|  41|          34|          34|
    |ret_V_1_fu_576_p2            |     +    |      0|  0|  12|           1|           3|
    |sum_fu_1676_p2               |     +    |      0|  0|  40|          33|          33|
    |tmp_21_fu_811_p2             |     +    |      0|  0|  39|          32|          32|
    |tmp_46_fu_1178_p2            |     +    |      0|  0|  39|          32|          32|
    |tmp_5_fu_677_p2              |     +    |      0|  0|  39|          32|          32|
    |tmp_65_fu_1265_p2            |     +    |      0|  0|  39|          32|          32|
    |addconv3_fu_1698_p2          |     -    |      0|  0|  40|          33|          33|
    |addconv4_fu_1773_p2          |     -    |      0|  0|  41|          34|          34|
    |addconv_fu_1649_p2           |     -    |      0|  0|  40|          33|          33|
    |p_Val2_13_fu_757_p2          |     -    |      0|  0|  24|          17|          17|
    |p_Val2_30_fu_1128_p2         |     -    |      0|  0|  24|          17|          17|
    |p_Val2_39_fu_1145_p2         |     -    |      0|  0|  24|          17|          17|
    |p_Val2_3_fu_636_p2           |     -    |      0|  0|  24|          17|          17|
    |p_Val2_51_fu_1707_p2         |     -    |      0|  0|  40|           1|          33|
    |r_V_1_fu_1162_p2             |     -    |      0|  0|  24|          17|          17|
    |r_V_2_1_fu_1686_p2           |     -    |      0|  0|  41|          34|          34|
    |r_V_2_3_fu_1759_p2           |     -    |      0|  0|  41|          34|          34|
    |r_V_2_5_fu_1768_p2           |     -    |      0|  0|  41|          34|          34|
    |r_V_2_fu_1670_p2             |     -    |      0|  0|  41|          34|          34|
    |r_V_fu_891_p2                |     -    |      0|  0|  24|          17|          17|
    |tmp_26_fu_775_p2             |     -    |      0|  0|  25|          18|          18|
    |tmp_3_fu_654_p2              |     -    |      0|  0|  25|          18|          18|
    |tmp_51_fu_1232_p2            |     -    |      0|  0|  25|          18|          18|
    |tmp_70_fu_1319_p2            |     -    |      0|  0|  25|          18|          18|
    |ap_condition_2175            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2178            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp11_fu_2154_p2         |    and   |      0|  0|   2|           1|           1|
    |sel_tmp13_fu_2234_p2         |    and   |      0|  0|   2|           1|           1|
    |sel_tmp15_fu_2318_p2         |    and   |      0|  0|   2|           1|           1|
    |sel_tmp17_fu_2424_p2         |    and   |      0|  0|   2|           1|           1|
    |sel_tmp19_fu_2504_p2         |    and   |      0|  0|   2|           1|           1|
    |sel_tmp2_fu_1509_p2          |    and   |      0|  0|   2|           1|           1|
    |sel_tmp3_fu_1949_p2          |    and   |      0|  0|   2|           1|           1|
    |sel_tmp4_fu_1863_p2          |    and   |      0|  0|   2|           1|           1|
    |sel_tmp7_fu_1583_p2          |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_2031_p2          |    and   |      0|  0|   2|           1|           1|
    |tmp_109_1_fu_1927_p2         |   icmp   |      0|  0|  18|          19|          15|
    |tmp_109_2_fu_2009_p2         |   icmp   |      0|  0|  18|          19|          15|
    |tmp_109_3_fu_2132_p2         |   icmp   |      0|  0|  18|          19|          15|
    |tmp_109_4_fu_2212_p2         |   icmp   |      0|  0|  18|          19|          15|
    |tmp_109_5_fu_2296_p2         |   icmp   |      0|  0|  18|          19|          15|
    |tmp_109_6_fu_2402_p2         |   icmp   |      0|  0|  18|          19|          15|
    |tmp_109_7_fu_2482_p2         |   icmp   |      0|  0|  18|          19|          15|
    |tmp_15_fu_974_p2             |   icmp   |      0|  0|  18|          32|          15|
    |tmp_16_fu_980_p2             |   icmp   |      0|  0|  18|          32|          13|
    |tmp_22_fu_817_p2             |   icmp   |      0|  0|  18|          32|          21|
    |tmp_23_fu_823_p2             |   icmp   |      0|  0|  18|          32|          20|
    |tmp_32_fu_1061_p2            |   icmp   |      0|  0|  18|          32|          15|
    |tmp_33_fu_1066_p2            |   icmp   |      0|  0|  18|          32|          13|
    |tmp_47_fu_1184_p2            |   icmp   |      0|  0|  18|          32|          21|
    |tmp_48_fu_1190_p2            |   icmp   |      0|  0|  18|          32|          20|
    |tmp_4_fu_570_p2              |   icmp   |      0|  0|  13|          13|           1|
    |tmp_57_fu_1473_p2            |   icmp   |      0|  0|  18|          32|          15|
    |tmp_58_fu_1479_p2            |   icmp   |      0|  0|  18|          32|          13|
    |tmp_66_fu_1271_p2            |   icmp   |      0|  0|  18|          32|          21|
    |tmp_67_fu_1277_p2            |   icmp   |      0|  0|  18|          32|          20|
    |tmp_6_fu_598_p2              |   icmp   |      0|  0|   9|           3|           1|
    |tmp_76_fu_1547_p2            |   icmp   |      0|  0|  18|          32|          15|
    |tmp_77_fu_1553_p2            |   icmp   |      0|  0|  18|          32|          13|
    |tmp_91_fu_1841_p2            |   icmp   |      0|  0|  18|          19|          15|
    |tmp_9_fu_683_p2              |   icmp   |      0|  0|  18|          32|          21|
    |tmp_s_fu_689_p2              |   icmp   |      0|  0|  18|          32|          20|
    |tmp_101_fu_2168_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_103_fu_2248_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_105_fu_2332_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_107_fu_2438_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_109_fu_2518_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_24_fu_837_p2             |    or    |      0|  0|   2|           1|           1|
    |tmp_2_fu_703_p2              |    or    |      0|  0|   2|           1|           1|
    |tmp_39_fu_1047_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_42_fu_1088_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_49_fu_1204_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_60_fu_1515_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_68_fu_1291_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_79_fu_1589_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_92_fu_1877_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_95_fu_1963_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_98_fu_2045_p2            |    or    |      0|  0|   2|           1|           1|
    |p_1_fu_590_p3                |  select  |      0|  0|   3|           1|           3|
    |p_Val2_26_fu_1103_p3         |  select  |      0|  0|  16|           1|          16|
    |p_Val2_27_fu_1109_p3         |  select  |      0|  0|  16|           1|          16|
    |p_Val2_28_fu_1115_p3         |  select  |      0|  0|  16|           1|          16|
    |p_Val2_54_fu_1883_p3         |  select  |      0|  0|  16|           1|          16|
    |p_Val2_81_1_fu_1969_p3       |  select  |      0|  0|  16|           1|          16|
    |p_Val2_81_2_fu_2051_p3       |  select  |      0|  0|  16|           1|          16|
    |p_Val2_81_3_fu_2174_p3       |  select  |      0|  0|  16|           1|          16|
    |p_Val2_81_4_fu_2254_p3       |  select  |      0|  0|  16|           1|          16|
    |p_Val2_81_5_fu_2338_p3       |  select  |      0|  0|  16|           1|          16|
    |p_Val2_81_6_fu_2444_p3       |  select  |      0|  0|  16|           1|          16|
    |p_Val2_81_7_fu_2524_p3       |  select  |      0|  0|  16|           1|          16|
    |p_s_fu_582_p3                |  select  |      0|  0|   3|           1|           3|
    |p_tmp_1_cast_fu_829_p3       |  select  |      0|  0|  21|           1|          21|
    |p_tmp_3_cast_fu_1196_p3      |  select  |      0|  0|  21|           1|          21|
    |p_tmp_4_cast_fu_1283_p3      |  select  |      0|  0|  21|           1|          21|
    |p_tmp_5_cast_fu_695_p3       |  select  |      0|  0|  21|           1|          21|
    |phitmp5_fu_1053_p3           |  select  |      0|  0|  16|           1|          16|
    |phitmp6_fu_1094_p3           |  select  |      0|  0|  16|           1|          16|
    |sel_tmp12_cast_fu_2037_p3    |  select  |      0|  0|  13|           1|          13|
    |sel_tmp15_cast_fu_2160_p3    |  select  |      0|  0|  13|           1|          13|
    |sel_tmp18_cast_fu_2240_p3    |  select  |      0|  0|  13|           1|          13|
    |sel_tmp21_cast_fu_2324_p3    |  select  |      0|  0|  13|           1|          13|
    |sel_tmp24_cast_fu_2430_p3    |  select  |      0|  0|  13|           1|          13|
    |sel_tmp27_cast_fu_2510_p3    |  select  |      0|  0|  13|           1|          13|
    |sel_tmp5_cast_fu_1869_p3     |  select  |      0|  0|  13|           1|          13|
    |sel_tmp8_cast_fu_1955_p3     |  select  |      0|  0|  13|           1|          13|
    |tmp_1_fu_709_p3              |  select  |      0|  0|  32|           1|          32|
    |tmp_25_fu_843_p3             |  select  |      0|  0|  32|           1|          32|
    |tmp_38_cast_fu_1039_p3       |  select  |      0|  0|  15|           1|          15|
    |tmp_41_cast_fu_1080_p3       |  select  |      0|  0|  15|           1|          15|
    |tmp_50_fu_1210_p3            |  select  |      0|  0|  32|           1|          32|
    |tmp_69_fu_1297_p3            |  select  |      0|  0|  32|           1|          32|
    |tmp_84_cast_fu_1595_p3       |  select  |      0|  0|  17|           1|          17|
    |tmp_84_fu_1603_p3            |  select  |      0|  0|  19|           1|          19|
    |tmp_85_fu_1619_p3            |  select  |      0|  0|  19|           1|          19|
    |tmp_86_cast_fu_1611_p3       |  select  |      0|  0|  17|           1|          17|
    |sel_tmp10_fu_2148_p2         |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp12_fu_2228_p2         |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp14_fu_2312_p2         |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp16_fu_2418_p2         |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp18_fu_2498_p2         |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp1_fu_1857_p2          |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp5_fu_2025_p2          |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_fu_1577_p2          |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp9_fu_1943_p2          |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp_fu_1503_p2           |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |     74|  0|4008|        3158|        3821|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |OUT_r_WDATA                           |  44|          9|   16|        144|
    |OUT_r_blk_n_AW                        |   9|          2|    1|          2|
    |OUT_r_blk_n_B                         |   9|          2|    1|          2|
    |OUT_r_blk_n_W                         |   9|          2|    1|          2|
    |ap_NS_iter0_fsm                       |  44|          9|    8|         72|
    |ap_NS_iter1_fsm                       |  47|         10|    9|         90|
    |ap_NS_iter2_fsm                       |  47|         10|    9|         90|
    |ap_NS_iter3_fsm                       |  33|          6|    5|         30|
    |ap_phi_mux_p_Val2_24_phi_fu_518_p4    |   9|          2|   16|         32|
    |ap_phi_mux_p_Val2_25_phi_fu_529_p4    |   9|          2|   16|         32|
    |ap_phi_mux_p_Val2_s_20_phi_fu_507_p4  |   9|          2|   16|         32|
    |ap_sig_ioackin_OUT_r_AWREADY          |   9|          2|    1|          2|
    |ap_sig_ioackin_OUT_r_WREADY           |   9|          2|    1|          2|
    |cmdIn_V_address0                      |  33|          6|    3|         18|
    |integral_pos_V_0                      |   9|          2|   32|         64|
    |integral_pos_V_1                      |   9|          2|   32|         64|
    |kd_V_address0                         |  27|          5|    2|         10|
    |ki_V_address0                         |  27|          5|    2|         10|
    |kp_V_address0                         |  38|          7|    3|         21|
    |last_error_pos_V_0                    |   9|          2|   16|         32|
    |last_error_pos_V_1                    |   9|          2|   16|         32|
    |measured_V_address0                   |  38|          7|    3|         21|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 486|         98|  209|        804|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |addconv2_reg_2955                         |  19|   0|   34|         15|
    |addconv3_reg_2960                         |  18|   0|   33|         15|
    |addconv4_reg_3010                         |  19|   0|   34|         15|
    |ap_CS_iter0_fsm                           |   8|   0|    8|          0|
    |ap_CS_iter1_fsm                           |   9|   0|    9|          0|
    |ap_CS_iter2_fsm                           |   9|   0|    9|          0|
    |ap_CS_iter3_fsm                           |   5|   0|    5|          0|
    |ap_reg_ioackin_OUT_r_AWREADY              |   1|   0|    1|          0|
    |ap_reg_ioackin_OUT_r_WREADY               |   1|   0|    1|          0|
    |integral_pos_V_0                          |  32|   0|   32|          0|
    |integral_pos_V_1                          |  32|   0|   32|          0|
    |integral_rate_V_0                         |  32|   0|   32|          0|
    |integral_rate_V_1                         |  32|   0|   32|          0|
    |kd_V_load_2_reg_2604                      |  32|   0|   32|          0|
    |kd_V_load_2_reg_2604_pp0_iter0_reg        |  32|   0|   32|          0|
    |ki_V_load_1_reg_2686                      |  32|   0|   32|          0|
    |ki_V_load_2_reg_2599                      |  32|   0|   32|          0|
    |ki_V_load_2_reg_2599_pp0_iter0_reg        |  32|   0|   32|          0|
    |kp_V_load_3_reg_2594                      |  32|   0|   32|          0|
    |kp_V_load_3_reg_2594_pp0_iter0_reg        |  32|   0|   32|          0|
    |kp_V_load_5_reg_2812                      |  32|   0|   32|          0|
    |kp_V_load_5_reg_2812_pp0_iter0_reg        |  32|   0|   32|          0|
    |last_error_pos_V_0                        |  16|   0|   16|          0|
    |last_error_pos_V_1                        |  16|   0|   16|          0|
    |last_error_rate_V_0                       |  16|   0|   16|          0|
    |last_error_rate_V_1                       |  16|   0|   16|          0|
    |p_Val2_11_reg_2650                        |  16|   0|   16|          0|
    |p_Val2_13_reg_2675                        |  17|   0|   17|          0|
    |p_Val2_16_reg_2766                        |  64|   0|   64|          0|
    |p_Val2_17_reg_2731                        |  49|   0|   49|          0|
    |p_Val2_18_reg_2736                        |  50|   0|   50|          0|
    |p_Val2_1_reg_2609                         |  16|   0|   16|          0|
    |p_Val2_20_reg_2791                        |  66|   0|   66|          0|
    |p_Val2_21_reg_2716                        |  16|   0|   16|          0|
    |p_Val2_29_reg_2589                        |  16|   0|   16|          0|
    |p_Val2_30_reg_2817                        |  17|   0|   17|          0|
    |p_Val2_33_reg_2856                        |  49|   0|   49|          0|
    |p_Val2_34_reg_2881                        |  64|   0|   64|          0|
    |p_Val2_35_reg_2896                        |  65|   0|   65|          0|
    |p_Val2_36_reg_2886                        |  50|   0|   50|          0|
    |p_Val2_38_reg_2776                        |  16|   0|   16|          0|
    |p_Val2_39_reg_2829                        |  17|   0|   17|          0|
    |p_Val2_3_reg_2619                         |  17|   0|   17|          0|
    |p_Val2_42_reg_2871                        |  49|   0|   49|          0|
    |p_Val2_43_reg_2891                        |  64|   0|   64|          0|
    |p_Val2_44_reg_2901                        |  65|   0|   65|          0|
    |p_Val2_45_reg_2906                        |  50|   0|   50|          0|
    |p_Val2_47_reg_2807                        |  16|   0|   16|          0|
    |p_Val2_49_reg_2756                        |  16|   0|   16|          0|
    |p_Val2_49_reg_2756_pp0_iter0_reg          |  16|   0|   16|          0|
    |p_Val2_52_reg_2965                        |  34|   0|   49|         15|
    |p_Val2_54_reg_3046                        |  16|   0|   16|          0|
    |p_Val2_6_reg_2665                         |  49|   0|   49|          0|
    |p_Val2_79_1_reg_2975                      |  34|   0|   49|         15|
    |p_Val2_79_2_reg_2985                      |  34|   0|   49|         15|
    |p_Val2_79_3_reg_3061                      |  34|   0|   49|         15|
    |p_Val2_79_4_reg_3071                      |  34|   0|   49|         15|
    |p_Val2_79_5_reg_3081                      |  34|   0|   49|         15|
    |p_Val2_79_6_reg_3106                      |  34|   0|   49|         15|
    |p_Val2_79_7_reg_3116                      |  34|   0|   49|         15|
    |p_Val2_7_reg_2721                         |  64|   0|   64|          0|
    |p_Val2_81_1_reg_3051                      |  16|   0|   16|          0|
    |p_Val2_81_1_reg_3051_pp0_iter1_reg        |  16|   0|   16|          0|
    |p_Val2_81_2_reg_3056                      |  16|   0|   16|          0|
    |p_Val2_81_2_reg_3056_pp0_iter1_reg        |  16|   0|   16|          0|
    |p_Val2_81_3_reg_3091                      |  16|   0|   16|          0|
    |p_Val2_81_4_reg_3096                      |  16|   0|   16|          0|
    |p_Val2_81_5_reg_3101                      |  16|   0|   16|          0|
    |p_Val2_81_6_reg_3126                      |  16|   0|   16|          0|
    |p_Val2_81_7_reg_3131                      |  16|   0|   16|          0|
    |p_Val2_8_reg_2670                         |  50|   0|   50|          0|
    |p_Val2_9_reg_2761                         |  65|   0|   65|          0|
    |p_shl_cast1_reg_2926                      |  19|   0|   34|         15|
    |p_shl_reg_2921                            |  17|   0|   32|         15|
    |phitmp5_reg_2802                          |  16|   0|   16|          0|
    |phitmp_reg_2771                           |  16|   0|   16|          0|
    |r_V_1_reg_2841                            |  17|   0|   17|          0|
    |r_V_2_1_reg_2950                          |  19|   0|   34|         15|
    |r_V_2_3_reg_2995                          |  19|   0|   34|         15|
    |r_V_2_4_reg_3000                          |  19|   0|   34|         15|
    |r_V_2_5_reg_3005                          |  19|   0|   34|         15|
    |r_V_2_7_reg_3015                          |  19|   0|   34|         15|
    |r_V_2_reg_2939                            |  19|   0|   34|         15|
    |r_V_reg_2741                              |  17|   0|   17|          0|
    |reg_536                                   |  32|   0|   32|          0|
    |reg_536_pp0_iter0_reg                     |  32|   0|   32|          0|
    |reg_540                                   |  32|   0|   32|          0|
    |reg_540_pp0_iter0_reg                     |  32|   0|   32|          0|
    |reg_544                                   |  32|   0|   32|          0|
    |reg_544_pp0_iter0_reg                     |  32|   0|   32|          0|
    |sum_cast_reg_2944                         |  19|   0|   34|         15|
    |tmp_102_reg_3076                          |  32|   0|   47|         15|
    |tmp_106_reg_3086                          |  32|   0|   47|         15|
    |tmp_110_reg_3111                          |  32|   0|   47|         15|
    |tmp_112_reg_3121                          |  32|   0|   47|         15|
    |tmp_1_reg_2660                            |  32|   0|   32|          0|
    |tmp_25_reg_2726                           |  32|   0|   32|          0|
    |tmp_26_reg_2681                           |  18|   0|   18|          0|
    |tmp_31_reg_2796                           |  32|   0|   32|          0|
    |tmp_3_reg_2625                            |  18|   0|   18|          0|
    |tmp_50_reg_2846                           |  32|   0|   32|          0|
    |tmp_51_reg_2851                           |  18|   0|   18|          0|
    |tmp_61_reg_2824                           |  16|   0|   16|          0|
    |tmp_69_reg_2861                           |  32|   0|   32|          0|
    |tmp_6_reg_2582                            |   1|   0|    1|          0|
    |tmp_70_reg_2866                           |  18|   0|   18|          0|
    |tmp_80_reg_2836                           |  16|   0|   16|          0|
    |tmp_83_reg_2876                           |  17|   0|   17|          0|
    |tmp_84_reg_2911                           |  17|   0|   19|          2|
    |tmp_85_reg_2916                           |  17|   0|   19|          2|
    |tmp_87_reg_2970                           |  32|   0|   47|         15|
    |tmp_88_reg_3037                           |  17|   0|   47|         30|
    |tmp_88_reg_3037_pp0_iter1_reg             |  17|   0|   47|         30|
    |tmp_89_cast_reg_2934                      |  19|   0|   34|         15|
    |tmp_92_cast_cast1_reg_3020                |  21|   0|   51|         30|
    |tmp_92_cast_cast1_reg_3020_pp0_iter1_reg  |  21|   0|   51|         30|
    |tmp_92_cast_cast2_reg_3027                |  23|   0|   53|         30|
    |tmp_92_cast_cast_reg_3032                 |  22|   0|   52|         30|
    |tmp_93_reg_2980                           |  32|   0|   47|         15|
    |tmp_96_reg_2990                           |  32|   0|   47|         15|
    |tmp_99_reg_3066                           |  32|   0|   47|         15|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |3249|   0| 3868|        619|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWADDR     |  in |    7|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARADDR     |  in |    7|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|ap_clk                |  in |    1| ap_ctrl_hs |      pid     | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |      pid     | return value |
|interrupt             | out |    1| ap_ctrl_hs |      pid     | return value |
|m_axi_OUT_r_AWVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WDATA     | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WSTRB     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WLAST     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RDATA     |  in |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RLAST     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

