
5. Printing statistics.

=== $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1 ===

   Number of wires:                 24
   Number of wire bits:            736
   Number of public wires:          24
   Number of public wire bits:     736
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux_32                         3

=== $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1 ===

   Number of wires:                 27
   Number of wire bits:            139
   Number of public wires:          21
   Number of public wire bits:     133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dff_1                          2
     $dffe_16                        2
     $dffe_5                         1
     $eq_5                           6
     $mux_1                          1
     $pmux_8                         1
     td_fused_top_ap_hcmp_0_no_dsp_16      1

=== $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1 ===

   Number of wires:                 10
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux_1                          3

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff_1                          1
     $dff_16                         1
     $dffe_16                        2
     $mux_16                         1
     td_fused_top_ap_hmul_3_max_dsp_16      1

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0 ===

   Number of wires:                 55
   Number of wire bits:            130
   Number of public wires:          28
   Number of public wire bits:      99
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                    7
     $logic_not_1                    3
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                          4
     $mux_2                          2
     $reduce_bool_2                  2
     $reduce_or_2                    1
     $sdffe_1                        4
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore      1

=== $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0 ===

   Number of wires:                 55
   Number of wire bits:            146
   Number of public wires:          28
   Number of public wire bits:     115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                    7
     $logic_not_1                    3
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                          4
     $mux_2                          2
     $reduce_bool_2                  2
     $reduce_or_2                    1
     $sdffe_1                        4
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore      1

=== $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0 ===

   Number of wires:                101
   Number of wire bits:            397
   Number of public wires:          51
   Number of public wire bits:     313
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                   11
     $logic_not_1                    7
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                         20
     $mux_16                         8
     $mux_2                          2
     $mux_7                          4
     $not_1                          1
     $reduce_bool_2                  4
     $reduce_or_2                    1
     $sdff_1                         2
     $sdffe_1                        6
     $sdffe_16                       2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore      2

=== $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff_1                          1
     $dff_16                         1
     $dffe_16                        2
     $mux_16                         1
     td_fused_top_ap_hadd_6_full_dsp_16      1

=== $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1 ===

   Number of wires:                 10
   Number of wire bits:            132
   Number of public wires:          10
   Number of public wire bits:     132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux_16                         3

=== $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff_1                          1
     $dff_16                         1
     $dffe_16                        2
     $mux_16                         1
     td_fused_top_ap_hadd_6_full_dsp_16      1

=== $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0 ===

   Number of wires:                110
   Number of wire bits:            443
   Number of public wires:          58
   Number of public wire bits:     357
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     $add_1                          2
     $add_2                          1
     $and_1                          4
     $eq_2                           1
     $logic_and_1                   11
     $logic_not_1                    7
     $logic_not_2                    1
     $logic_or_1                     1
     $mux_1                         24
     $mux_16                        10
     $mux_2                          2
     $mux_4                          4
     $not_1                          1
     $reduce_bool_2                  4
     $reduce_or_2                    1
     $sdff_1                         2
     $sdffe_1                        6
     $sdffe_16                       2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore      2

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux_25                         1
     $mux_33                         1
     $mux_36                         1
     $mux_38                         2
     $mux_39                         1
     $mux_40                         1
     $mux_41                         1
     $mux_48                         1
     FPAddSub_AlignModule            1
     FPAddSub_AlignShift1            1
     FPAddSub_AlignShift2            1
     FPAddSub_ExceptionModule        1
     FPAddSub_ExecutionModule        1
     FPAddSub_NormalizeModule        1
     FPAddSub_NormalizeShift1        1
     FPAddSub_NormalizeShift2        1
     FPAddSub_PrealignModule         1
     FPAddSub_RoundModule            1

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt_15                          1
     $mux_10                         2
     $mux_5                          2

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq_2                           3
     $logic_not_2                    1
     $mux_11                         1
     $pmux_1                        11
     $reduce_or_2                    1
     $reduce_or_3                    1

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq_2                           3
     $logic_not_2                    1
     $pmux_1                        11
     $reduce_or_2                    1
     $reduce_or_3                    1

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_1                          4
     $logic_not_1                    1
     $not_1                          2
     $or_1                           5
     $reduce_and_5                   1
     $reduce_or_3                    1
     $reduce_or_5                    1

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add_17                         1
     $mux_1                          1
     $mux_17                         1
     $sub_17                         1
     $xor_1                          2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux_17                         1
     $mux_5                         13

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq_2                           6
     $logic_not_2                    2
     $pmux_1                         2
     $pmux_13                        1
     $pmux_2                         1
     $pmux_4                         3
     $pmux_5                         1
     $reduce_or_2                    4

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add_6                          1
     $logic_not_1                    1
     $mux_6                          1
     $reduce_or_17                   1
     $reduce_or_4                    1
     $sub_6                          1

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add_32                         4
     $and_1                          4
     $logic_not_1                    2
     $not_32                         2
     $or_1                           3
     $reduce_and_5                   2
     $reduce_or_10                   2

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add_32                         1
     $add_6                          1
     $and_1                          7
     $mux_1                          2
     $mux_10                         1
     $mux_6                          1
     $not_1                          2
     $or_1                           5
     $xor_1                          2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_21                         1
     $mux_23                         1
     $mux_32                         1
     $mux_41                         1
     $mux_48                         1
     FPMult_ExecuteModule            1
     FPMult_NormalizeModule          1
     FPMult_PrepModule               1
     FPMult_RoundModule              1

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add_6                          2
     $and_1                          1
     $mux_10                         1
     $or_1                           1
     $reduce_or_10                   1
     $xor_1                          1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub_32                         2

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_1                          4
     $logic_not_1                    2
     $mul_22                         1
     $or_1                           3
     $reduce_and_5                   2
     $reduce_or_10                   1
     $reduce_or_5                    2

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux_11                         2
     $mux_6                          1

=== td_fused_top_Block_entry_proc_proc498 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_1                          3
     $mux_16                         1
     $not_1                          1
     $or_1                           1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        1

=== td_fused_top_Block_entry_proc_proc499 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_1                          3
     $mux_16                         1
     $not_1                          1
     $or_1                           1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        1

=== td_fused_top_Block_entry_proc_proc500 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_1                          3
     $mux_16                         1
     $not_1                          1
     $or_1                           1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        1

=== td_fused_top_Block_entry_proc_proc501 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux_1                          3
     $mux_16                         1
     $not_1                          1
     $or_1                           1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_16                        1

=== td_fused_top_ap_hadd_6_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_16                        3
     FPAddSub                        1

=== td_fused_top_ap_hcmp_0_no_dsp_16 ===

   Number of wires:                 10
   Number of wire bits:             84
   Number of public wires:          10
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $not_1                          1
     FPAddSub                        1

=== td_fused_top_ap_hmul_3_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_16                        3
     FPMult_16                       1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48322 ===

   Number of wires:               1014
   Number of wire bits:           4982
   Number of public wires:         824
   Number of public wire bits:    4792
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                352
     $and_1                        158
     $not_1                         66
     $or_1                          26
     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0      4
     $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0     10
     $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0      8
     $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0      4
     $reduce_or_2                    6
     $sdff_1                        26
     td_fused_top_Block_entry_proc_proc498      1
     td_fused_top_Block_entry_proc_proc499      1
     td_fused_top_Block_entry_proc_proc500      1
     td_fused_top_Block_entry_proc_proc501      1
     td_fused_top_fifo_w12_d9_S      1
     td_fused_top_fifo_w16_d2_S_x     14
     td_fused_top_fifo_w1_d9_S       2
     td_fused_top_fifo_w3_d2_S       1
     td_fused_top_fifo_w5_d2_S       1
     td_fused_top_fifo_w5_d8_S       1
     td_fused_top_fifo_w6_d9_S       1
     td_fused_top_start_for_tdf2_readFilters24_U0      1
     td_fused_top_tdf2_accum_1       4
     td_fused_top_tdf2_accum_2       4
     td_fused_top_tdf2_accum_3       1
     td_fused_top_tdf2_accum_3_1      1
     td_fused_top_tdf2_accum_3_2      1
     td_fused_top_tdf2_accum_3_3      1
     td_fused_top_tdf2_adjust        1
     td_fused_top_tdf2_dot_product      1
     td_fused_top_tdf2_get_next_ijk      1
     td_fused_top_tdf2_poolOutputs      1
     td_fused_top_tdf2_readFilters24      1
     td_fused_top_tdf2_readInputs25      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             78
   Number of public wires:          12
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            253
   Number of public wires:          11
   Number of public wire bits:      77
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                 18
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          4
     $mux_16                         4
     $mux_4                          4

=== td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             78
   Number of public wires:          12
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            253
   Number of public wires:          11
   Number of public wire bits:      77
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                 18
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          4
     $mux_16                         4
     $mux_4                          4

=== td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             86
   Number of public wires:          12
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            277
   Number of public wires:          11
   Number of public wire bits:      85
   Number of memories:               1
   Number of memory bits:         2304
   Number of processes:              0
   Number of cells:                 18
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          4
     $mux_16                         4
     $mux_8                          4

=== td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             67
   Number of public wires:          10
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore_ram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            176
   Number of public wires:           9
   Number of public wire bits:      66
   Number of memories:               1
   Number of memory bits:         1152
   Number of processes:              0
   Number of cells:                 11
     $dffe_16                        2
     $memrd                          2
     $memwr_v2                       1
     $mux_1                          2
     $mux_16                         2
     $mux_7                          2

=== td_fused_top_fifo_w12_d9_S ===

   Number of wires:                 46
   Number of wire bits:            175
   Number of public wires:          17
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_5                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_5                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_5                    1
     $mux_1                          3
     $mux_4                          1
     $mux_5                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_5                        1
     $sub_5                          1
     td_fused_top_fifo_w12_d9_S_shiftReg      1

=== td_fused_top_fifo_w12_d9_S_shiftReg ===

   Number of wires:                 22
   Number of wire bits:            146
   Number of public wires:          14
   Number of public wire bits:     138
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $dffe_12                        9
     $eq_4                           7
     $logic_not_4                    1
     $pmux_12                        1

=== td_fused_top_fifo_w16_d2_S_x ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add_2                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $logic_and_1                    2
     $logic_not_2                    1
     $logic_not_32                   2
     $mux_1                          4
     $mux_2                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_fifo_w16_d2_S_x_shiftReg      1

=== td_fused_top_fifo_w16_d2_S_x_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_16                        2
     $not_1                          1
     $pmux_16                        1

=== td_fused_top_fifo_w1_d9_S ===

   Number of wires:                 46
   Number of wire bits:            131
   Number of public wires:          17
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_5                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_5                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_5                    1
     $mux_1                          3
     $mux_4                          1
     $mux_5                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_5                        1
     $sub_5                          1
     td_fused_top_fifo_w1_d9_S_shiftReg      1

=== td_fused_top_fifo_w1_d9_S_shiftReg ===

   Number of wires:                 22
   Number of wire bits:             25
   Number of public wires:          14
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $dffe_1                         9
     $eq_4                           7
     $logic_not_4                    1
     $pmux_1                         1

=== td_fused_top_fifo_w3_d2_S ===

   Number of wires:                 45
   Number of wire bits:            120
   Number of public wires:          17
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add_2                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $logic_and_1                    2
     $logic_not_2                    1
     $logic_not_32                   2
     $mux_1                          4
     $mux_2                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_fifo_w3_d2_S_shiftReg      1

=== td_fused_top_fifo_w3_d2_S_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             16
   Number of public wires:           7
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_3                         2
     $not_1                          1
     $pmux_3                         1

=== td_fused_top_fifo_w5_d2_S ===

   Number of wires:                 45
   Number of wire bits:            128
   Number of public wires:          17
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add_2                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $logic_and_1                    2
     $logic_not_2                    1
     $logic_not_32                   2
     $mux_1                          4
     $mux_2                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_fifo_w5_d2_S_shiftReg      1

=== td_fused_top_fifo_w5_d2_S_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             24
   Number of public wires:           7
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_5                         2
     $not_1                          1
     $pmux_5                         1

=== td_fused_top_fifo_w5_d8_S ===

   Number of wires:                 46
   Number of wire bits:            141
   Number of public wires:          17
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_4                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_4                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_4                    1
     $mux_1                          3
     $mux_3                          1
     $mux_4                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_4                        1
     $sub_4                          1
     td_fused_top_fifo_w5_d8_S_shiftReg      1

=== td_fused_top_fifo_w5_d8_S_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             63
   Number of public wires:          13
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe_5                         8
     $eq_3                           7
     $logic_not_3                    1
     $pmux_5                         1

=== td_fused_top_fifo_w6_d9_S ===

   Number of wires:                 46
   Number of wire bits:            151
   Number of public wires:          17
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add_5                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $eq_5                           1
     $logic_and_1                    2
     $logic_not_32                   2
     $logic_not_5                    1
     $mux_1                          3
     $mux_4                          1
     $mux_5                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_5                        1
     $sub_5                          1
     td_fused_top_fifo_w6_d9_S_shiftReg      1

=== td_fused_top_fifo_w6_d9_S_shiftReg ===

   Number of wires:                 22
   Number of wire bits:             80
   Number of public wires:          14
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $dffe_6                         9
     $eq_4                           7
     $logic_not_4                    1
     $pmux_6                         1

=== td_fused_top_start_for_tdf2_readFilters24_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add_2                          1
     $and_1                          4
     $and_32                         2
     $eq_32                          2
     $logic_and_1                    2
     $logic_not_2                    1
     $logic_not_32                   2
     $mux_1                          4
     $mux_2                          2
     $ne_2                           1
     $not_1                          2
     $or_1                           2
     $reduce_and_2                   2
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdffe_1                        2
     $sdffe_2                        1
     $sub_2                          1
     td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg      1

=== td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_1                         2
     $not_1                          1
     $pmux_1                         1

=== td_fused_top_tdf2_113 ===

   Number of wires:                180
   Number of wire bits:           2382
   Number of public wires:         154
   Number of public wire bits:    2260
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add_17                         2
     $and_1                         11
     $eq_17                          2
     $logic_not_17                   1
     $mux_1                          4
     $mux_17                         4
     $not_1                          3
     $or_1                           1
     $reduce_bool_2                  2
     $sdffe_17                       2
     td_fused_top_dataflow_in_loop_TOP_LOOP48322      1

=== td_fused_top_tdf2_accum_1 ===

   Number of wires:                329
   Number of wire bits:           2782
   Number of public wires:         182
   Number of public wire bits:    1963
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                238
     $add_5                          1
     $add_8                          1
     $and_1                         48
     $dffe_1                         2
     $dffe_16                       32
     $dffe_7                         1
     $dffe_8                         2
     $eq_11                         11
     $eq_4                          13
     $logic_not_4                    1
     $lt_8                           1
     $mux_1                         17
     $mux_11                         4
     $mux_16                        52
     $mux_7                         10
     $mux_8                          3
     $not_1                         12
     $or_1                           5
     $or_4                           1
     $or_7                           7
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      3
     $pmux_11                        1
     $reduce_bool_2                  2
     $reduce_or_2                    2
     $sdff_1                         1
     $sdff_11                        1
     $sdffe_1                        3
     $sdffe_5                        1

=== td_fused_top_tdf2_accum_2 ===

   Number of wires:                114
   Number of wire bits:            471
   Number of public wires:          83
   Number of public wire bits:     434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add_4                          1
     $and_1                         11
     $dff_1                          8
     $dff_4                          8
     $dffe_1                         2
     $dffe_16                        3
     $dffe_4                         2
     $eq_3                           3
     $eq_4                           1
     $mux_1                          9
     $mux_3                          3
     $mux_4                          1
     $not_1                          9
     $or_1                           2
     $or_4                           1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_3                         1
     $reduce_or_2                    2
     $sdff_1                        11
     $sdff_3                         1
     $sdff_4                         1
     $sdffe_1                        1

=== td_fused_top_tdf2_accum_3 ===

   Number of wires:                 50
   Number of wire bits:            254
   Number of public wires:          30
   Number of public wire bits:     214
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $add_4                          1
     $and_1                          3
     $dffe_16                        1
     $dffe_4                         1
     $eq_11                         11
     $eq_4                           1
     $mux_1                          5
     $mux_11                         2
     $mux_16                         1
     $not_1                          2
     $or_1                           1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_11                        1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_11                        1
     $sdff_16                        1
     $sdffe_16                       1
     $sdffe_4                        1

=== td_fused_top_tdf2_accum_3_1 ===

   Number of wires:                 50
   Number of wire bits:            254
   Number of public wires:          30
   Number of public wire bits:     214
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $add_4                          1
     $and_1                          3
     $dffe_16                        1
     $dffe_4                         1
     $eq_11                         11
     $eq_4                           1
     $mux_1                          5
     $mux_11                         2
     $mux_16                         1
     $not_1                          2
     $or_1                           1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_11                        1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_11                        1
     $sdff_16                        1
     $sdffe_16                       1
     $sdffe_4                        1

=== td_fused_top_tdf2_accum_3_2 ===

   Number of wires:                 50
   Number of wire bits:            254
   Number of public wires:          30
   Number of public wire bits:     214
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $add_4                          1
     $and_1                          3
     $dffe_16                        1
     $dffe_4                         1
     $eq_11                         11
     $eq_4                           1
     $mux_1                          5
     $mux_11                         2
     $mux_16                         1
     $not_1                          2
     $or_1                           1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_11                        1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_11                        1
     $sdff_16                        1
     $sdffe_16                       1
     $sdffe_4                        1

=== td_fused_top_tdf2_accum_3_3 ===

   Number of wires:                 50
   Number of wire bits:            254
   Number of public wires:          30
   Number of public wire bits:     214
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $add_4                          1
     $and_1                          3
     $dffe_16                        1
     $dffe_4                         1
     $eq_11                         11
     $eq_4                           1
     $mux_1                          5
     $mux_11                         2
     $mux_16                         1
     $not_1                          2
     $or_1                           1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_11                        1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_11                        1
     $sdff_16                        1
     $sdffe_16                       1
     $sdffe_4                        1

=== td_fused_top_tdf2_adjust ===

   Number of wires:                219
   Number of wire bits:           1108
   Number of public wires:         178
   Number of public wire bits:    1059
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                161
     $add_3                          1
     $and_1                          9
     $dff_1                         20
     $dff_16                        19
     $dff_2                         20
     $dffe_1                         2
     $dffe_16                       11
     $dffe_2                         2
     $dffe_3                         2
     $eq_2                           2
     $eq_3                           4
     $logic_not_2                    1
     $mux_1                         12
     $mux_16                         1
     $mux_3                          4
     $not_1                         11
     $or_1                           3
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      1
     $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      1
     $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_3                         1
     $reduce_and_2                   1
     $reduce_and_3                   1
     $reduce_and_4                   2
     $reduce_bool_2                  1
     $reduce_or_2                    2
     $sdff_1                        23
     $sdff_3                         1
     $sdffe_1                        1

=== td_fused_top_tdf2_dot_product ===

   Number of wires:                255
   Number of wire bits:           1465
   Number of public wires:         210
   Number of public wire bits:    1381
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                158
     $add_2                          2
     $add_4                          2
     $add_5                          1
     $add_6                          2
     $add_7                          1
     $and_1                         12
     $dff_1                          6
     $dff_3                         12
     $dff_4                          6
     $dffe_1                         2
     $dffe_16                       18
     $dffe_2                         4
     $dffe_3                         4
     $dffe_4                         2
     $dffe_5                         1
     $dffe_6                         2
     $dffe_7                         1
     $eq_3                           3
     $eq_6                           1
     $eq_7                           1
     $mux_1                         10
     $mux_2                          8
     $mux_3                          3
     $mux_4                          3
     $mux_5                          4
     $mux_6                          3
     $mux_7                          2
     $not_1                         11
     $or_1                           3
     $or_4                           1
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      8
     $pmux_3                         1
     $reduce_bool_2                  2
     $reduce_or_2                    2
     $sdff_1                         9
     $sdff_3                         1
     $sdffe_1                        1
     $sub_4                          2
     $sub_5                          1

=== td_fused_top_tdf2_get_next_ijk ===

   Number of wires:                111
   Number of wire bits:            378
   Number of public wires:          72
   Number of public wire bits:     339
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add_16                         7
     $add_2                          2
     $and_1                         14
     $eq_16                          3
     $eq_2                           4
     $logic_not_2                    1
     $mux_1                         15
     $not_1                         14
     $or_1                           8
     $or_2                           1
     $reduce_bool_2                  1
     $reduce_or_2                    3
     $sdff_1                         1
     $sdffce_16                      5
     $sdffce_2                       2
     $sdffe_1                        1

=== td_fused_top_tdf2_poolOutputs ===

   Number of wires:                109
   Number of wire bits:            441
   Number of public wires:          70
   Number of public wire bits:     390
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     $and_1                          9
     $dffe_1                         1
     $dffe_12                        1
     $dffe_16                        4
     $dffe_5                         1
     $dffe_6                         1
     $eq_4                           4
     $mux_1                          7
     $mux_4                          4
     $not_1                         11
     $or_1                          10
     $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1      4
     $pmux_4                         1
     $reduce_and_2                   4
     $reduce_bool_2                  1
     $reduce_or_2                    1
     $sdff_1                         1
     $sdff_4                         1
     $sdffe_1                        1
     td_fused_top_tdf2_writeOutputs_aligned      1

=== td_fused_top_tdf2_readFilters24 ===

   Number of wires:                195
   Number of wire bits:           1527
   Number of public wires:         147
   Number of public wire bits:    1440
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $add_2                          2
     $add_5                          1
     $add_6                          2
     $add_61                         1
     $add_7                          2
     $and_1                         13
     $dff_1                          1
     $dff_3                          1
     $dff_6                          1
     $dffe_1                         2
     $dffe_2                         4
     $dffe_3                         2
     $dffe_32                        4
     $dffe_5                         1
     $dffe_6                         3
     $dffe_7                         2
     $eq_3                           3
     $eq_6                           1
     $eq_7                           1
     $mux_1                         11
     $mux_2                          8
     $mux_3                          3
     $mux_5                          4
     $mux_6                          3
     $mux_7                          2
     $not_1                         12
     $or_1                           4
     $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1      4
     $pmux_3                         1
     $reduce_bool_2                  2
     $reduce_or_2                    2
     $sdff_1                         4
     $sdff_3                         1
     $sdffe_1                        1
     $sub_5                          1
     $sub_6                          1
     $sub_61                         1

=== td_fused_top_tdf2_readInputs25 ===

   Number of wires:                300
   Number of wire bits:           2685
   Number of public wires:         237
   Number of public wire bits:    2583
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                222
     $add_14                         3
     $add_16                         1
     $add_17                         2
     $add_18                         4
     $add_2                          2
     $add_3                          2
     $add_5                          1
     $add_6                          2
     $add_7                          4
     $and_1                         18
     $and_64                         2
     $dff_1                          5
     $dff_2                          3
     $dff_3                          3
     $dff_6                          2
     $dffe_1                        11
     $dffe_14                        2
     $dffe_16                        1
     $dffe_17                        2
     $dffe_2                        11
     $dffe_3                         3
     $dffe_5                         1
     $dffe_6                         4
     $dffe_64                        2
     $dffe_7                         4
     $eq_3                           3
     $eq_6                           1
     $eq_7                           1
     $gt_17                          1
     $gt_18                          4
     $gt_6                           2
     $mux_1                         21
     $mux_14                         5
     $mux_16                         2
     $mux_2                          8
     $mux_3                          3
     $mux_5                          4
     $mux_6                          3
     $mux_64                         2
     $mux_7                         12
     $not_1                         15
     $or_1                           9
     $or_2                           1
     $or_6                           2
     $pmux_3                         1
     $reduce_bool_2                  3
     $reduce_or_2                    2
     $sdff_1                         6
     $sdff_3                         1
     $sdffe_1                        1
     $shr_64                         4
     $sub_15                         1
     $sub_5                          1
     $sub_7                          6
     $xor_7                          2

=== td_fused_top_tdf2_writeOutputs_aligned ===

   Number of wires:                 42
   Number of wire bits:            430
   Number of public wires:          35
   Number of public wire bits:     422
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $add_12                         1
     $add_15                         1
     $and_1                          2
     $dffe_12                        1
     $eq_2                           2
     $mux_1                          3
     $mux_2                          1
     $not_1                          1
     $or_1                           1
     $pmux_2                         1
     $sdff_2                         1
     $sub_12                         1

=== design hierarchy ===

   td_fused_top_tdf2_113             1
     td_fused_top_dataflow_in_loop_TOP_LOOP48322      1
       $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0      4
         td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore      1
           td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore_ram      1
       $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0     10
         td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore      1
           td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore_ram      1
       $paramod$6bff93eabfebbae18e929d83bb04875ab4f82a7f\td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0      8
         td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore      2
           td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore_ram      1
       $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0      4
         td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore      2
           td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore_ram      1
       td_fused_top_Block_entry_proc_proc498      1
       td_fused_top_Block_entry_proc_proc499      1
       td_fused_top_Block_entry_proc_proc500      1
       td_fused_top_Block_entry_proc_proc501      1
       td_fused_top_fifo_w12_d9_S      1
         td_fused_top_fifo_w12_d9_S_shiftReg      1
       td_fused_top_fifo_w16_d2_S_x     14
         td_fused_top_fifo_w16_d2_S_x_shiftReg      1
       td_fused_top_fifo_w1_d9_S      2
         td_fused_top_fifo_w1_d9_S_shiftReg      1
       td_fused_top_fifo_w3_d2_S      1
         td_fused_top_fifo_w3_d2_S_shiftReg      1
       td_fused_top_fifo_w5_d2_S      1
         td_fused_top_fifo_w5_d2_S_shiftReg      1
       td_fused_top_fifo_w5_d8_S      1
         td_fused_top_fifo_w5_d8_S_shiftReg      1
       td_fused_top_fifo_w6_d9_S      1
         td_fused_top_fifo_w6_d9_S_shiftReg      1
       td_fused_top_start_for_tdf2_readFilters24_U0      1
         td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg      1
       td_fused_top_tdf2_accum_1      4
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      3
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf2_accum_2      4
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf2_accum_3      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf2_accum_3_1      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf2_accum_3_2      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf2_accum_3_3      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf2_adjust      1
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      1
           td_fused_top_ap_hmul_3_max_dsp_16      1
             FPMult_16               1
               FPMult_ExecuteModule      1
               FPMult_NormalizeModule      1
               FPMult_PrepModule      1
               FPMult_RoundModule      1
         $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
         $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      1
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
           td_fused_top_ap_hadd_6_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf2_dot_product      1
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      8
           td_fused_top_ap_hmul_3_max_dsp_16      1
             FPMult_16               1
               FPMult_ExecuteModule      1
               FPMult_NormalizeModule      1
               FPMult_PrepModule      1
               FPMult_RoundModule      1
       td_fused_top_tdf2_get_next_ijk      1
       td_fused_top_tdf2_poolOutputs      1
         $paramod$20ed575d3a8c8a8136d29b2d7ca09626e45a2e9e\td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1      4
           td_fused_top_ap_hcmp_0_no_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
         td_fused_top_tdf2_writeOutputs_aligned      1
       td_fused_top_tdf2_readFilters24      1
         $paramod$0a798cbc7902f454b0a3ef99e2a42f7441f71b19\td_fused_top_mux_416_32_1_1      4
       td_fused_top_tdf2_readInputs25      1

   Number of wires:              16795
   Number of wire bits:         116315
   Number of public wires:       11167
   Number of public wire bits:   91878
   Number of memories:              38
   Number of memory bits:        44544
   Number of processes:              0
   Number of cells:              10023
     $add_1                         52
     $add_12                         1
     $add_14                         3
     $add_15                         1
     $add_16                         8
     $add_17                        30
     $add_18                         4
     $add_2                         51
     $add_3                          3
     $add_32                       130
     $add_4                         11
     $add_5                         11
     $add_6                         76
     $add_61                         1
     $add_7                          7
     $add_8                          4
     $and_1                       1121
     $and_32                        44
     $and_64                         2
     $dff_1                        103
     $dff_16                        50
     $dff_2                         23
     $dff_3                         16
     $dff_4                         38
     $dff_6                          3
     $dffe_1                        54
     $dffe_12                       11
     $dffe_14                        2
     $dffe_16                      445
     $dffe_17                        2
     $dffe_2                        21
     $dffe_3                        13
     $dffe_32                        4
     $dffe_4                        14
     $dffe_5                        18
     $dffe_6                        19
     $dffe_64                        2
     $dffe_7                        11
     $dffe_8                         8
     $eq_11                         88
     $eq_16                          3
     $eq_17                          2
     $eq_2                         346
     $eq_3                          32
     $eq_32                         44
     $eq_4                          93
     $eq_5                          28
     $eq_6                           3
     $eq_7                           3
     $gt_17                          1
     $gt_18                          4
     $gt_6                           2
     $logic_and_1                  274
     $logic_not_1                  248
     $logic_not_17                   1
     $logic_not_2                  149
     $logic_not_3                    1
     $logic_not_32                  44
     $logic_not_4                    9
     $logic_not_5                    4
     $logic_or_1                    26
     $lt_15                         26
     $lt_8                           4
     $memrd                         76
     $memwr_v2                      60
     $mul_22                         9
     $mux_1                        816
     $mux_10                        87
     $mux_11                        68
     $mux_14                         5
     $mux_16                       477
     $mux_17                        56
     $mux_2                        111
     $mux_21                         9
     $mux_23                         9
     $mux_25                        26
     $mux_3                         26
     $mux_32                        21
     $mux_33                        26
     $mux_36                        26
     $mux_38                        52
     $mux_39                        26
     $mux_4                         81
     $mux_40                        26
     $mux_41                        35
     $mux_48                        35
     $mux_5                        410
     $mux_6                         70
     $mux_64                         2
     $mux_7                        120
     $mux_8                         52
     $ne_2                          22
     $not_1                        421
     $not_32                        52
     $or_1                         519
     $or_2                           2
     $or_4                           9
     $or_6                           2
     $or_7                          28
     $pmux_1                       627
     $pmux_11                        8
     $pmux_12                        1
     $pmux_13                       26
     $pmux_16                       14
     $pmux_2                        27
     $pmux_3                         9
     $pmux_4                        79
     $pmux_5                        28
     $pmux_6                         1
     $pmux_8                         4
     $reduce_and_2                  49
     $reduce_and_3                   1
     $reduce_and_4                   2
     $reduce_and_5                  96
     $reduce_bool_2                118
     $reduce_or_10                  70
     $reduce_or_17                  26
     $reduce_or_2                  246
     $reduce_or_3                   78
     $reduce_or_4                   26
     $reduce_or_5                   44
     $sdff_1                       150
     $sdff_11                        8
     $sdff_16                        8
     $sdff_2                         1
     $sdff_3                         8
     $sdff_4                         5
     $sdffce_16                      5
     $sdffce_2                       2
     $sdffe_1                      194
     $sdffe_16                      28
     $sdffe_17                       2
     $sdffe_2                       43
     $sdffe_4                        5
     $sdffe_5                        8
     $shr_64                         4
     $sub_12                         1
     $sub_15                         1
     $sub_17                        26
     $sub_2                         43
     $sub_32                        18
     $sub_4                          3
     $sub_5                          7
     $sub_6                         27
     $sub_61                         1
     $sub_7                          6
     $xor_1                        113
     $xor_7                          2

