

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s'
================================================================
* Date:           Mon Aug  7 16:47:12 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.824 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    15749|   586614|  0.157 ms|  5.866 ms|  15749|  586614|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                                   |                                                                        |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                      Instance                                     |                                 Module                                 |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s_fu_886  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s  |        2|      147|  20.000 ns|  1.470 us|    2|  147|       no|
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |    15748|   586613|   4 ~ 149|          -|          -|  3937|        no|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       42|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       57|   128|    20124|    14950|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       65|    -|
|Register             |        -|     -|      530|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       57|   128|    20654|    15057|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|     4|        2|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                      Instance                                     |                                 Module                                 | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s_fu_886  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s  |       57|  128|  20124|  14950|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                              |                                                                        |       57|  128|  20124|  14950|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln79_fu_1652_p2   |         +|   0|  0|  19|          12|           1|
    |ap_block_state2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln79_fu_1646_p2  |      icmp|   0|  0|  19|          12|           9|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  42|          26|          12|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  20|          4|    1|          4|
    |ap_done                |   9|          2|    1|          2|
    |indvar_flatten_fu_876  |   9|          2|   12|         24|
    |layer5_out_blk_n       |   9|          2|    1|          2|
    |layer6_out_write       |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  65|         14|   17|         36|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                              | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                       |   3|   0|    3|          0|
    |ap_done_reg                                                                                     |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s_fu_886_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_876                                                                           |  12|   0|   12|          0|
    |ref_tmp_10_i_reg_2079                                                                           |  16|   0|   16|          0|
    |ref_tmp_11_i_reg_2084                                                                           |  16|   0|   16|          0|
    |ref_tmp_12_i_reg_2089                                                                           |  16|   0|   16|          0|
    |ref_tmp_13_i_reg_2094                                                                           |  16|   0|   16|          0|
    |ref_tmp_14_i_reg_2099                                                                           |  16|   0|   16|          0|
    |ref_tmp_15_i_reg_2104                                                                           |  16|   0|   16|          0|
    |ref_tmp_16_i_reg_2109                                                                           |  16|   0|   16|          0|
    |ref_tmp_17_i_reg_2114                                                                           |  16|   0|   16|          0|
    |ref_tmp_18_i_reg_2119                                                                           |  16|   0|   16|          0|
    |ref_tmp_19_i_reg_2124                                                                           |  16|   0|   16|          0|
    |ref_tmp_1_i_reg_2034                                                                            |  16|   0|   16|          0|
    |ref_tmp_20_i_reg_2129                                                                           |  16|   0|   16|          0|
    |ref_tmp_21_i_reg_2134                                                                           |  16|   0|   16|          0|
    |ref_tmp_22_i_reg_2139                                                                           |  16|   0|   16|          0|
    |ref_tmp_23_i_reg_2144                                                                           |  16|   0|   16|          0|
    |ref_tmp_24_i_reg_2149                                                                           |  16|   0|   16|          0|
    |ref_tmp_25_i_reg_2154                                                                           |  16|   0|   16|          0|
    |ref_tmp_26_i_reg_2159                                                                           |  16|   0|   16|          0|
    |ref_tmp_27_i_reg_2164                                                                           |  16|   0|   16|          0|
    |ref_tmp_28_i_reg_2169                                                                           |  16|   0|   16|          0|
    |ref_tmp_29_i_reg_2174                                                                           |  16|   0|   16|          0|
    |ref_tmp_2_i_reg_2039                                                                            |  16|   0|   16|          0|
    |ref_tmp_3_i_reg_2044                                                                            |  16|   0|   16|          0|
    |ref_tmp_4_i_reg_2049                                                                            |  16|   0|   16|          0|
    |ref_tmp_5_i_reg_2054                                                                            |  16|   0|   16|          0|
    |ref_tmp_6_i_reg_2059                                                                            |  16|   0|   16|          0|
    |ref_tmp_7_i_reg_2064                                                                            |  16|   0|   16|          0|
    |ref_tmp_8_i_reg_2069                                                                            |  16|   0|   16|          0|
    |ref_tmp_9_i_reg_2074                                                                            |  16|   0|   16|          0|
    |start_once_reg                                                                                  |   1|   0|    1|          0|
    |trunc_ln87_3_reg_2029                                                                           |  16|   0|   16|          0|
    |trunc_ln87_reg_2019                                                                             |  16|   0|   16|          0|
    |trunc_ln87_s_reg_2024                                                                           |  16|   0|   16|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                           | 530|   0|  530|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+------+------------+-------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits |  Protocol  |                              Source Object                              |    C Type    |
+---------------------------+-----+------+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|     1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6>|  return value|
|ap_rst                     |   in|     1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6>|  return value|
|ap_start                   |   in|     1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6>|  return value|
|start_full_n               |   in|     1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6>|  return value|
|ap_done                    |  out|     1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6>|  return value|
|ap_continue                |   in|     1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6>|  return value|
|ap_idle                    |  out|     1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6>|  return value|
|ap_ready                   |  out|     1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6>|  return value|
|start_out                  |  out|     1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6>|  return value|
|start_write                |  out|     1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,64u>,config6>|  return value|
|layer5_out_dout            |   in|   512|     ap_fifo|                                                               layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|    13|     ap_fifo|                                                               layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|    13|     ap_fifo|                                                               layer5_out|       pointer|
|layer5_out_empty_n         |   in|     1|     ap_fifo|                                                               layer5_out|       pointer|
|layer5_out_read            |  out|     1|     ap_fifo|                                                               layer5_out|       pointer|
|layer6_out_din             |  out|  1024|     ap_fifo|                                                               layer6_out|       pointer|
|layer6_out_num_data_valid  |   in|    13|     ap_fifo|                                                               layer6_out|       pointer|
|layer6_out_fifo_cap        |   in|    13|     ap_fifo|                                                               layer6_out|       pointer|
|layer6_out_full_n          |   in|     1|     ap_fifo|                                                               layer6_out|       pointer|
|layer6_out_write           |  out|     1|     ap_fifo|                                                               layer6_out|       pointer|
+---------------------------+-----+------+------------+-------------------------------------------------------------------------+--------------+

