

================================================================
== Vitis HLS Report for 'M2S_addr_ap_uint_8_ap_uint_8_s'
================================================================
* Date:           Wed Feb 24 15:50:07 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_1_VITIS_LOOP_61_2  |        ?|        ?|        11|          2|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    310|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     430|      2|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    191|    -|
|Register         |        -|    -|     543|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     973|    503|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |mul_32ns_32ns_64_5_1_U55  |mul_32ns_32ns_64_5_1  |        0|   0|  215|   1|    0|
    |mul_32s_32s_32_5_1_U54    |mul_32s_32s_32_5_1    |        0|   0|  215|   1|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |Total                     |                      |        0|   0|  430|   2|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln60_fu_161_p2                 |         +|   0|  0|  71|          64|           1|
    |add_ln61_fu_199_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln64_fu_188_p2                 |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage1_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage0_iter5  |       and|   0|  0|   2|           1|           1|
    |icmp_ln60_fu_167_p2                |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln61_fu_172_p2                |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |select_ln57_fu_137_p3              |    select|   0|  0|  32|           1|          32|
    |select_ln60_fu_177_p3              |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 310|         266|         204|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |CONV_D_loc_blk_n                         |   9|          2|    1|          2|
    |ap_NS_fsm                                |  65|         15|    1|         15|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_119_p4  |   9|          2|   64|        128|
    |ap_phi_mux_rep_phi_fu_130_p4             |   9|          2|   32|         64|
    |batch_blk_n                              |   9|          2|    1|          2|
    |deform_blk_n                             |   9|          2|    1|          2|
    |gmem5_blk_n_AR                           |   9|          2|    1|          2|
    |gmem5_blk_n_R                            |   9|          2|    1|          2|
    |indvar_flatten_reg_115                   |   9|          2|   64|        128|
    |offsets_blk_n                            |   9|          2|    1|          2|
    |rep_reg_126                              |   9|          2|   32|         64|
    |s_mem_blk_n                              |   9|          2|    1|          2|
    |skip3_blk_n                              |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 191|         43|  203|        419|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |CONV_D_loc_read_reg_213  |  32|   0|   32|          0|
    |add_ln60_reg_245         |  64|   0|   64|          0|
    |add_ln61_reg_266         |  32|   0|   32|          0|
    |ap_CS_fsm                |  14|   0|   14|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |gmem5_addr_read_reg_271  |   8|   0|    8|          0|
    |gmem5_addr_reg_260       |  64|   0|   64|          0|
    |icmp_ln60_reg_250        |   1|   0|    1|          0|
    |indvar_flatten_reg_115   |  64|   0|   64|          0|
    |mul_i_i_reg_224          |  32|   0|   32|          0|
    |mul_ln56_reg_240         |  64|   0|   64|          0|
    |offsets_read_reg_204     |  64|   0|   64|          0|
    |rep_reg_126              |  32|   0|   32|          0|
    |select_ln57_reg_219      |  32|   0|   32|          0|
    |select_ln60_reg_254      |  32|   0|   32|          0|
    |skip3_read_reg_209       |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 543|   0|  543|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  M2S_addr<ap_uint<8>, ap_uint<8> >|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  M2S_addr<ap_uint<8>, ap_uint<8> >|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  M2S_addr<ap_uint<8>, ap_uint<8> >|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  M2S_addr<ap_uint<8>, ap_uint<8> >|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  M2S_addr<ap_uint<8>, ap_uint<8> >|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  M2S_addr<ap_uint<8>, ap_uint<8> >|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  M2S_addr<ap_uint<8>, ap_uint<8> >|  return value|
|m_axi_gmem5_AWVALID   |  out|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_AWREADY   |   in|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_AWADDR    |  out|   64|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_AWID      |  out|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_AWLEN     |  out|   32|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_AWSIZE    |  out|    3|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_AWBURST   |  out|    2|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_AWLOCK    |  out|    2|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_AWCACHE   |  out|    4|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_AWPROT    |  out|    3|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_AWQOS     |  out|    4|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_AWREGION  |  out|    4|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_AWUSER    |  out|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_WVALID    |  out|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_WREADY    |   in|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_WDATA     |  out|    8|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_WSTRB     |  out|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_WLAST     |  out|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_WID       |  out|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_WUSER     |  out|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_ARVALID   |  out|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_ARREADY   |   in|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_ARADDR    |  out|   64|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_ARID      |  out|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_ARLEN     |  out|   32|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_ARSIZE    |  out|    3|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_ARBURST   |  out|    2|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_ARLOCK    |  out|    2|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_ARCACHE   |  out|    4|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_ARPROT    |  out|    3|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_ARQOS     |  out|    4|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_ARREGION  |  out|    4|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_ARUSER    |  out|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_RVALID    |   in|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_RREADY    |  out|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_RDATA     |   in|    8|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_RLAST     |   in|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_RID       |   in|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_RUSER     |   in|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_RRESP     |   in|    2|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_BVALID    |   in|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_BREADY    |  out|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_BRESP     |   in|    2|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_BID       |   in|    1|       m_axi|                              gmem5|       pointer|
|m_axi_gmem5_BUSER     |   in|    1|       m_axi|                              gmem5|       pointer|
|s_mem_din             |  out|    8|     ap_fifo|                              s_mem|       pointer|
|s_mem_full_n          |   in|    1|     ap_fifo|                              s_mem|       pointer|
|s_mem_write           |  out|    1|     ap_fifo|                              s_mem|       pointer|
|offsets_dout          |   in|   64|     ap_fifo|                            offsets|       pointer|
|offsets_empty_n       |   in|    1|     ap_fifo|                            offsets|       pointer|
|offsets_read          |  out|    1|     ap_fifo|                            offsets|       pointer|
|batch_dout            |   in|   32|     ap_fifo|                              batch|       pointer|
|batch_empty_n         |   in|    1|     ap_fifo|                              batch|       pointer|
|batch_read            |  out|    1|     ap_fifo|                              batch|       pointer|
|CONV_D_loc_dout       |   in|   32|     ap_fifo|                         CONV_D_loc|       pointer|
|CONV_D_loc_empty_n    |   in|    1|     ap_fifo|                         CONV_D_loc|       pointer|
|CONV_D_loc_read       |  out|    1|     ap_fifo|                         CONV_D_loc|       pointer|
|deform_dout           |   in|    1|     ap_fifo|                             deform|       pointer|
|deform_empty_n        |   in|    1|     ap_fifo|                             deform|       pointer|
|deform_read           |  out|    1|     ap_fifo|                             deform|       pointer|
|skip3_dout            |   in|    1|     ap_fifo|                              skip3|       pointer|
|skip3_empty_n         |   in|    1|     ap_fifo|                              skip3|       pointer|
|skip3_read            |  out|    1|     ap_fifo|                              skip3|       pointer|
+----------------------+-----+-----+------------+-----------------------------------+--------------+

