// Seed: 490197849
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  assign module_1.id_3 = 0;
  input wire id_2;
  inout wire id_1;
  wire  id_6;
  logic id_7;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wire id_1,
    input  wand id_2,
    input  tri0 id_3,
    input  wire id_4,
    input  tri  id_5,
    input  tri0 id_6,
    input  tri  id_7,
    output tri  id_8,
    output tri  id_9
);
  assign id_8 = id_0;
  logic [1 : 1 'b0] id_11;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
