#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x14d119570 .scope module, "CIC_tb" "CIC_tb" 2 9;
 .timescale -12 -12;
P_0x14d119350 .param/l "BITS" 1 2 14, +C4<00000000000000000000000000100000>;
P_0x14d119390 .param/l "M" 1 2 13, +C4<00000000000000000000000000000001>;
P_0x14d1193d0 .param/l "N" 1 2 12, +C4<00000000000000000000000000000010>;
P_0x14d119410 .param/l "T" 1 2 11, +C4<00000000000000000000000000000010>;
v0x14d12b830_0 .var "clk", 0 0;
v0x14d12b8c0_0 .var/i "fr", 31 0;
v0x14d12b950_0 .var/i "fw", 31 0;
v0x14d12b9e0_0 .net "ready", 0 0, v0x14d12a190_0;  1 drivers
v0x14d12bab0_0 .var "rst", 0 0;
v0x14d12bb80_0 .var "stream_in", 31 0;
v0x14d12bc50_0 .net "stream_out", 31 0, v0x14d12a3c0_0;  1 drivers
v0x14d12bd20_0 .var "valid", 0 0;
v0x14d12bdf0_0 .var "value", 31 0;
S_0x14d110350 .scope module, "DUT" "CIC" 2 31, 3 1 0, S_0x14d119570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "stream_in";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /OUTPUT 32 "stream_out";
    .port_info 5 /OUTPUT 1 "ready";
P_0x14d110740 .param/l "BITS" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x14d110780 .param/l "M" 0 3 2, +C4<00000000000000000000000000000001>;
P_0x14d1107c0 .param/l "N" 0 3 3, +C4<00000000000000000000000000000010>;
P_0x14d110800 .param/l "N_BITS" 0 3 5, +C4<00000000000000000000000000000001>;
v0x14d12aff0_0 .net "accumulated", 31 0, L_0x14d12d550;  1 drivers
v0x14d12b0e0_0 .net "accumulated_ready", 0 0, L_0x14d12d5c0;  1 drivers
v0x14d12b1b0_0 .net "clk", 0 0, v0x14d12b830_0;  1 drivers
v0x14d12b2c0_0 .net "downsampled", 31 0, v0x14d12ae30_0;  1 drivers
v0x14d12b350_0 .net "downsampled_ready", 0 0, v0x14d12abb0_0;  1 drivers
v0x14d12b460_0 .net "ready", 0 0, v0x14d12a190_0;  alias, 1 drivers
v0x14d12b4f0_0 .net "rst", 0 0, v0x14d12bab0_0;  1 drivers
v0x14d12b600_0 .net "stream_in", 31 0, v0x14d12bb80_0;  1 drivers
v0x14d12b690_0 .net "stream_out", 31 0, v0x14d12a3c0_0;  alias, 1 drivers
v0x14d12b7a0_0 .net "valid", 0 0, v0x14d12bd20_0;  1 drivers
S_0x14d10ff40 .scope module, "accumulator" "accumulator" 3 23, 4 1 0, S_0x14d110350;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "stream_in";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /OUTPUT 32 "stream_out";
    .port_info 5 /OUTPUT 1 "ready";
P_0x14d114820 .param/l "BITS" 0 4 3, +C4<00000000000000000000000000100000>;
P_0x14d114860 .param/l "M" 0 4 2, +C4<00000000000000000000000000000001>;
L_0x14d12d3f0 .functor BUFZ 32, v0x14d12bb80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14d12d4a0 .functor BUFZ 1, v0x14d12bd20_0, C4<0>, C4<0>, C4<0>;
L_0x14d12d550 .functor BUFZ 32, v0x14d118640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14d12d5c0 .functor BUFZ 1, v0x14d1290e0_0, C4<0>, C4<0>, C4<0>;
v0x14d129480_0 .net "clk", 0 0, v0x14d12b830_0;  alias, 1 drivers
v0x14d129530 .array "data", 0 1;
v0x14d129530_0 .net v0x14d129530 0, 31 0, L_0x14d12d3f0; 1 drivers
v0x14d129530_1 .net v0x14d129530 1, 31 0, v0x14d118640_0; 1 drivers
v0x14d1295e0 .array "handshake", 0 1;
v0x14d1295e0_0 .net v0x14d1295e0 0, 0 0, L_0x14d12d4a0; 1 drivers
v0x14d1295e0_1 .net v0x14d1295e0 1, 0 0, v0x14d1290e0_0; 1 drivers
v0x14d1296d0_0 .net "ready", 0 0, L_0x14d12d5c0;  alias, 1 drivers
v0x14d129760_0 .net "rst", 0 0, v0x14d12bab0_0;  alias, 1 drivers
v0x14d129830_0 .net "stream_in", 31 0, v0x14d12bb80_0;  alias, 1 drivers
v0x14d1298c0_0 .net "stream_out", 31 0, L_0x14d12d550;  alias, 1 drivers
v0x14d129950_0 .net "valid", 0 0, v0x14d12bd20_0;  alias, 1 drivers
S_0x14d10fb10 .scope generate, "genblk1[0]" "genblk1[0]" 4 17, 4 17 0, S_0x14d10ff40;
 .timescale -12 -12;
P_0x14d113810 .param/l "m" 0 4 17, +C4<00>;
S_0x14d10f460 .scope module, "it" "integrator" 4 20, 5 1 0, S_0x14d10fb10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "stream_in";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /OUTPUT 32 "stream_out";
    .port_info 5 /OUTPUT 1 "ready";
P_0x14d110170 .param/l "BITS" 0 5 2, +C4<00000000000000000000000000100000>;
v0x14d118640_0 .var "buffer", 31 0;
v0x14d129040_0 .net "clk", 0 0, v0x14d12b830_0;  alias, 1 drivers
v0x14d1290e0_0 .var "ready", 0 0;
v0x14d129170_0 .net "rst", 0 0, v0x14d12bab0_0;  alias, 1 drivers
v0x14d129200_0 .net "stream_in", 31 0, L_0x14d12d3f0;  alias, 1 drivers
v0x14d1292a0_0 .net "stream_out", 31 0, v0x14d118640_0;  alias, 1 drivers
v0x14d129350_0 .net "valid", 0 0, L_0x14d12d4a0;  alias, 1 drivers
E_0x14d1189a0 .event posedge, v0x14d129040_0;
S_0x14d129a70 .scope module, "differentiator" "differentiator" 3 47, 6 1 0, S_0x14d110350;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "stream_in";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /OUTPUT 32 "stream_out";
    .port_info 5 /OUTPUT 1 "ready";
P_0x14d129c40 .param/l "BITS" 0 6 3, +C4<00000000000000000000000000100000>;
P_0x14d129c80 .param/l "N" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x14d129cc0 .param/l "N_BITS" 1 6 13, +C4<00000000000000000000000000000001>;
v0x14d129f40 .array "buffer", 0 1, 31 0;
v0x14d129fd0_0 .net "clk", 0 0, v0x14d12b830_0;  alias, 1 drivers
v0x14d12a070_0 .var/i "i", 31 0;
v0x14d12a100_0 .var "pointer", 0 0;
v0x14d12a190_0 .var "ready", 0 0;
v0x14d12a260_0 .net "rst", 0 0, v0x14d12bab0_0;  alias, 1 drivers
v0x14d12a330_0 .net "stream_in", 31 0, v0x14d12ae30_0;  alias, 1 drivers
v0x14d12a3c0_0 .var "stream_out", 31 0;
v0x14d12a460_0 .net "valid", 0 0, v0x14d12abb0_0;  alias, 1 drivers
v0x14d12a570_0 .var "value", 31 0;
S_0x14d12a6a0 .scope module, "downsampler" "downsampler" 3 35, 7 1 0, S_0x14d110350;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "stream_in";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /OUTPUT 32 "stream_out";
    .port_info 5 /OUTPUT 1 "ready";
P_0x14d12a860 .param/l "BITS" 0 7 3, +C4<00000000000000000000000000100000>;
P_0x14d12a8a0 .param/l "N" 0 7 2, +C4<00000000000000000000000000000010>;
P_0x14d12a8e0 .param/l "N_BITS" 0 7 4, +C4<000000000000000000000000000000010>;
v0x14d12ab20_0 .net "clk", 0 0, v0x14d12b830_0;  alias, 1 drivers
v0x14d12abb0_0 .var "ready", 0 0;
v0x14d12ac40_0 .net "rst", 0 0, v0x14d12bab0_0;  alias, 1 drivers
v0x14d12acd0_0 .var "sample", 1 0;
v0x14d12ad60_0 .net "stream_in", 31 0, L_0x14d12d550;  alias, 1 drivers
v0x14d12ae30_0 .var "stream_out", 31 0;
v0x14d12aee0_0 .net "valid", 0 0, L_0x14d12d5c0;  alias, 1 drivers
S_0x14d119160 .scope module, "comb" "comb" 8 1;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "stream_in";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /OUTPUT 10 "stream_out";
    .port_info 5 /OUTPUT 1 "ready";
P_0x14d118d90 .param/l "BITS" 0 8 4, +C4<00000000000000000000000000001010>;
P_0x14d118dd0 .param/l "M" 0 8 2, +C4<00000000000000000000000000000001>;
P_0x14d118e10 .param/l "N" 0 8 3, +C4<00000000000000000000000000000010>;
o0x140008cd0 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
L_0x14d12d670 .functor BUFZ 10, o0x140008cd0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
o0x140008d30 .functor BUFZ 1, C4<z>; HiZ drive
L_0x14d12d720 .functor BUFZ 1, o0x140008d30, C4<0>, C4<0>, C4<0>;
L_0x14d12d7d0 .functor BUFZ 10, v0x14d12ca70_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x14d12d8a0 .functor BUFZ 1, v0x14d12c870_0, C4<0>, C4<0>, C4<0>;
o0x1400089d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14d12cd60_0 .net "clk", 0 0, o0x1400089d0;  0 drivers
v0x14d12cdf0 .array "data", 0 1;
v0x14d12cdf0_0 .net v0x14d12cdf0 0, 9 0, L_0x14d12d670; 1 drivers
v0x14d12cdf0_1 .net v0x14d12cdf0 1, 9 0, v0x14d12ca70_0; 1 drivers
v0x14d12cea0 .array "handshake", 0 1;
v0x14d12cea0_0 .net v0x14d12cea0 0, 0 0, L_0x14d12d720; 1 drivers
v0x14d12cea0_1 .net v0x14d12cea0 1, 0 0, v0x14d12c870_0; 1 drivers
v0x14d12cf90_0 .net "ready", 0 0, L_0x14d12d8a0;  1 drivers
o0x140008a90 .functor BUFZ 1, C4<z>; HiZ drive
v0x14d12d020_0 .net "rst", 0 0, o0x140008a90;  0 drivers
v0x14d12d0f0_0 .net "stream_in", 9 0, o0x140008cd0;  0 drivers
v0x14d12d180_0 .net "stream_out", 9 0, L_0x14d12d7d0;  1 drivers
v0x14d12d210_0 .net "valid", 0 0, o0x140008d30;  0 drivers
S_0x14d12bf00 .scope generate, "genblk1[0]" "genblk1[0]" 8 18, 8 18 0, S_0x14d119160;
 .timescale -12 -12;
P_0x14d12bb40 .param/l "m" 0 8 18, +C4<00>;
S_0x14d12c0d0 .scope module, "dt" "differentiator" 8 22, 6 1 0, S_0x14d12bf00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 10 "stream_in";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /OUTPUT 10 "stream_out";
    .port_info 5 /OUTPUT 1 "ready";
P_0x14d12c290 .param/l "BITS" 0 6 3, +C4<00000000000000000000000000001010>;
P_0x14d12c2d0 .param/l "N" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x14d12c310 .param/l "N_BITS" 1 6 13, +C4<00000000000000000000000000000001>;
v0x14d12c600 .array "buffer", 0 1, 9 0;
v0x14d12c6b0_0 .net "clk", 0 0, o0x1400089d0;  alias, 0 drivers
v0x14d12c750_0 .var/i "i", 31 0;
v0x14d12c7e0_0 .var "pointer", 0 0;
v0x14d12c870_0 .var "ready", 0 0;
v0x14d12c940_0 .net "rst", 0 0, o0x140008a90;  alias, 0 drivers
v0x14d12c9d0_0 .net "stream_in", 9 0, L_0x14d12d670;  alias, 1 drivers
v0x14d12ca70_0 .var "stream_out", 9 0;
v0x14d12cb20_0 .net "valid", 0 0, L_0x14d12d720;  alias, 1 drivers
v0x14d12cc30_0 .var "value", 9 0;
E_0x14d12c5b0 .event posedge, v0x14d12c6b0_0;
    .scope S_0x14d10f460;
T_0 ;
    %wait E_0x14d1189a0;
    %load/vec4 v0x14d129170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14d118640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d1290e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14d129350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x14d129200_0;
    %load/vec4 v0x14d118640_0;
    %add;
    %assign/vec4 v0x14d118640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14d1290e0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14d12a6a0;
T_1 ;
    %wait E_0x14d1189a0;
    %load/vec4 v0x14d12ac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14d12acd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14d12ae30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d12abb0_0, 0;
T_1.0 ;
    %load/vec4 v0x14d12aee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x14d12acd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x14d12ad60_0;
    %assign/vec4 v0x14d12ae30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14d12abb0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d12abb0_0, 0;
T_1.5 ;
    %load/vec4 v0x14d12acd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %load/vec4 v0x14d12acd0_0;
    %addi 1, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %assign/vec4 v0x14d12acd0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d12abb0_0, 0;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14d129a70;
T_2 ;
    %wait E_0x14d1189a0;
    %load/vec4 v0x14d12a260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14d12a3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d12a100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d12a190_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14d12a070_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x14d12a070_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x14d12a070_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d129f40, 0, 4;
    %load/vec4 v0x14d12a070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14d12a070_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14d12a460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x14d12a330_0;
    %load/vec4 v0x14d12a100_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x14d129f40, 4;
    %sub;
    %store/vec4 v0x14d12a570_0, 0, 32;
    %load/vec4 v0x14d12a570_0;
    %parti/s 31, 1, 2;
    %pad/u 32;
    %assign/vec4 v0x14d12a3c0_0, 0;
    %load/vec4 v0x14d12a330_0;
    %load/vec4 v0x14d12a100_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d129f40, 0, 4;
    %load/vec4 v0x14d12a100_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %load/vec4 v0x14d12a100_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %pad/u 1;
    %assign/vec4 v0x14d12a100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14d12a190_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d12a190_0, 0;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14d119570;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d12b830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d12bab0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14d12bb80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d12bd20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14d12bdf0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x14d119570;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d12b830_0, 0, 1;
T_4.0 ;
    %delay 1, 0;
    %load/vec4 v0x14d12b830_0;
    %inv;
    %store/vec4 v0x14d12b830_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x14d119570;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d12bab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d12bd20_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14d1189a0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d12bab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d12bd20_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x14d119570;
T_6 ;
    %pushi/vec4 2, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14d1189a0;
    %vpi_func 2 55 "$fopen" 32, "inputs.txt", "rb" {0 0 0};
    %store/vec4 v0x14d12b8c0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
T_6.2 ;
    %vpi_func 2 56 "$fscanf" 32, v0x14d12b8c0_0, "%d\012", v0x14d12bdf0_0 {0 0 0};
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_6.3, 8;
    %load/vec4 v0x14d12bdf0_0;
    %parti/s 10, 0, 2;
    %pad/u 32;
    %assign/vec4 v0x14d12bb80_0, 0;
    %wait E_0x14d1189a0;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .thread T_6;
    .scope S_0x14d119570;
T_7 ;
    %pushi/vec4 2, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14d1189a0;
    %vpi_func 2 64 "$fopen" 32, "outputs.txt", "w" {0 0 0};
    %store/vec4 v0x14d12b950_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
T_7.2 ;
    %pushi/vec4 1, 0, 32;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_7.3, 8;
    %load/vec4 v0x14d12b9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %vpi_call 2 67 "$fwrite", v0x14d12b950_0, "%d\012", v0x14d12bc50_0 {0 0 0};
T_7.4 ;
    %wait E_0x14d1189a0;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .thread T_7;
    .scope S_0x14d119570;
T_8 ;
    %vpi_call 2 74 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 75 "$dumpvars" {0 0 0};
    %delay 4096, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x14d12c0d0;
T_9 ;
    %wait E_0x14d12c5b0;
    %load/vec4 v0x14d12c940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x14d12ca70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d12c7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d12c870_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14d12c750_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x14d12c750_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 10;
    %ix/getv/s 3, v0x14d12c750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d12c600, 0, 4;
    %load/vec4 v0x14d12c750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14d12c750_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x14d12cb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x14d12c9d0_0;
    %load/vec4 v0x14d12c7e0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x14d12c600, 4;
    %sub;
    %store/vec4 v0x14d12cc30_0, 0, 10;
    %load/vec4 v0x14d12cc30_0;
    %parti/s 9, 1, 2;
    %pad/u 10;
    %assign/vec4 v0x14d12ca70_0, 0;
    %load/vec4 v0x14d12c9d0_0;
    %load/vec4 v0x14d12c7e0_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14d12c600, 0, 4;
    %load/vec4 v0x14d12c7e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %load/vec4 v0x14d12c7e0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %pad/u 1;
    %assign/vec4 v0x14d12c7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14d12c870_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d12c870_0, 0;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "CIC_tb.v";
    "CIC.v";
    "accumulator.v";
    "integrator.v";
    "differentiator.v";
    "downsampler.v";
    "comb.v";
