Flow report for Lab5_DFF_Traf_Cont
Sun Jul 14 16:23:23 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Sun Jul 14 16:23:23 2019       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; Lab5_DFF_Traf_Cont                          ;
; Top-level Entity Name              ; Lab5_DFF_Traf_Cont                          ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M02SCU169C8G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 17 / 2,304 ( < 1 % )                        ;
;     Total combinational functions  ; 15 / 2,304 ( < 1 % )                        ;
;     Dedicated logic registers      ; 4 / 2,304 ( < 1 % )                         ;
; Total registers                    ; 4                                           ;
; Total pins                         ; 10 / 130 ( 8 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 110,592 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 32 ( 0 % )                              ;
; Total PLLs                         ; 0 / 1 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 07/13/2019 22:24:10 ;
; Main task         ; Compilation         ;
; Revision Name     ; Lab5_DFF_Traf_Cont  ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                            ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 35490519070871.156307104909684         ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                   ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                 ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                      ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                      ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                             ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                             ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --             ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:54     ; 1.0                     ; 4800 MB             ; 00:01:28                           ;
; Fitter                    ; 00:00:12     ; 1.0                     ; 5450 MB             ; 00:00:13                           ;
; Assembler                 ; 00:00:02     ; 1.0                     ; 4675 MB             ; 00:00:02                           ;
; Power Analyzer            ; 00:00:07     ; 1.0                     ; 4788 MB             ; 00:00:05                           ;
; TimeQuest Timing Analyzer ; 00:00:10     ; 1.0                     ; 4759 MB             ; 00:00:08                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 4640 MB             ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:06     ; 1.0                     ; 4625 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:05     ; 1.0                     ; 4633 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4625 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 4633 MB             ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 4625 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 4633 MB             ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 4625 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 4633 MB             ; 00:00:03                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 4625 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 4633 MB             ; 00:00:03                           ;
; Total                     ; 00:02:02     ; --                      ; --                  ; 00:02:23                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; DESKTOP-AGHA050  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter                    ; DESKTOP-AGHA050  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler                 ; DESKTOP-AGHA050  ; Windows 10 ; 10.0       ; x86_64         ;
; Power Analyzer            ; DESKTOP-AGHA050  ; Windows 10 ; 10.0       ; x86_64         ;
; TimeQuest Timing Analyzer ; DESKTOP-AGHA050  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-AGHA050  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-AGHA050  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-AGHA050  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-AGHA050  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-AGHA050  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-AGHA050  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-AGHA050  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-AGHA050  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-AGHA050  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-AGHA050  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-AGHA050  ; Windows 10 ; 10.0       ; x86_64         ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Lab5_DFF_Traf_Cont -c Lab5_DFF_Traf_Cont
quartus_fit --read_settings_files=off --write_settings_files=off Lab5_DFF_Traf_Cont -c Lab5_DFF_Traf_Cont
quartus_asm --read_settings_files=off --write_settings_files=off Lab5_DFF_Traf_Cont -c Lab5_DFF_Traf_Cont
quartus_pow --read_settings_files=off --write_settings_files=off Lab5_DFF_Traf_Cont -c Lab5_DFF_Traf_Cont
quartus_sta Lab5_DFF_Traf_Cont -c Lab5_DFF_Traf_Cont
quartus_eda --read_settings_files=off --write_settings_files=off Lab5_DFF_Traf_Cont -c Lab5_DFF_Traf_Cont
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Lab5_DFF_Traf_Cont -c Lab5_DFF_Traf_Cont --vector_source="C:/Users/Johnny Li/Desktop/Quartus3/lab5/Lab5_DFF_Traf_Cont/Waveform.vwf" --testbench_file="C:/Users/Johnny Li/Desktop/Quartus3/lab5/Lab5_DFF_Traf_Cont/simulation/qsim/Waveform.vwf.vt"
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Johnny Li/Desktop/Quartus3/lab5/Lab5_DFF_Traf_Cont/simulation/qsim/" Lab5_DFF_Traf_Cont -c Lab5_DFF_Traf_Cont
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Lab5_DFF_Traf_Cont -c Lab5_DFF_Traf_Cont --vector_source="C:/Users/Johnny Li/Desktop/Quartus3/lab5/Lab5_DFF_Traf_Cont/Waveform.vwf" --testbench_file="C:/Users/Johnny Li/Desktop/Quartus3/lab5/Lab5_DFF_Traf_Cont/simulation/qsim/Waveform.vwf.vt"
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Johnny Li/Desktop/Quartus3/lab5/Lab5_DFF_Traf_Cont/simulation/qsim/" Lab5_DFF_Traf_Cont -c Lab5_DFF_Traf_Cont
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Lab5_DFF_Traf_Cont -c Lab5_DFF_Traf_Cont --vector_source="C:/Users/Johnny Li/Desktop/Quartus3/lab5/Lab5_DFF_Traf_Cont/Waveform.vwf" --testbench_file="C:/Users/Johnny Li/Desktop/Quartus3/lab5/Lab5_DFF_Traf_Cont/simulation/qsim/Waveform.vwf.vt"
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Johnny Li/Desktop/Quartus3/lab5/Lab5_DFF_Traf_Cont/simulation/qsim/" Lab5_DFF_Traf_Cont -c Lab5_DFF_Traf_Cont
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Lab5_DFF_Traf_Cont -c Lab5_DFF_Traf_Cont --vector_source="C:/Users/Johnny Li/Desktop/Quartus3/lab5/Lab5_DFF_Traf_Cont/Waveform.vwf" --testbench_file="C:/Users/Johnny Li/Desktop/Quartus3/lab5/Lab5_DFF_Traf_Cont/simulation/qsim/Waveform.vwf.vt"
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Johnny Li/Desktop/Quartus3/lab5/Lab5_DFF_Traf_Cont/simulation/qsim/" Lab5_DFF_Traf_Cont -c Lab5_DFF_Traf_Cont
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Lab5_DFF_Traf_Cont -c Lab5_DFF_Traf_Cont --vector_source="C:/Users/Johnny Li/Desktop/Quartus3/lab5/Lab5_DFF_Traf_Cont/Waveform.vwf" --testbench_file="C:/Users/Johnny Li/Desktop/Quartus3/lab5/Lab5_DFF_Traf_Cont/simulation/qsim/Waveform.vwf.vt"
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Johnny Li/Desktop/Quartus3/lab5/Lab5_DFF_Traf_Cont/simulation/qsim/" Lab5_DFF_Traf_Cont -c Lab5_DFF_Traf_Cont



