Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan  3 00:45:22 2024
| Host         : Desktop-Tyke running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         2           
CKLD-1     Warning           Clock Net has non-BUF driver and too many loads                   3           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-18  Warning           Missing input or output delay                                     2           
TIMING-20  Warning           Non-clocked latch                                                 1000        
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (109316)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24792)
5. checking no_input_delay (23)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (109316)
-----------------------------
 There are 562 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[4] (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[5] (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[6] (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[7] (HIGH)

 There are 252 register/latch pins with no clock driven by root clock pin: clk2/pwm_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mode_sel/en3_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mode_sel/en4_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: model2/player/beat1/pwm_reg/Q (HIGH)

 There are 1033 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music1/write_en1_reg/Q (HIGH)

 There are 1033 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music1/write_en2_reg/Q (HIGH)

 There are 1033 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music1/write_en3_reg/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[0]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[10]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[11]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[12]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[13]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[14]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[15]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[1]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[2]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[3]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[4]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[5]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[6]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[7]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[8]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_replayer/beat1/pwm_reg/Q (HIGH)

 There are 1093 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/studyer/beat1/pwm_reg/Q (HIGH)

 There are 1033 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music1/write_en1_reg/Q (HIGH)

 There are 1033 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music1/write_en2_reg/Q (HIGH)

 There are 1033 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music1/write_en3_reg/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[0]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[10]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[11]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[12]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[13]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[14]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[15]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[1]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[2]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[3]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[4]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[5]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[6]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[7]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[8]/Q (HIGH)

 There are 3120 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_replayer/beat1/pwm_reg/Q (HIGH)

 There are 1093 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/studyer/beat1/pwm_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24792)
----------------------------------------------------
 There are 24792 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.455        0.000                      0                  798        0.121        0.000                      0                  778        3.000        0.000                       0                   389  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                ------------       ----------      --------------
nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_core                                  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_core                                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_core                                  {0.000 5.000}      10.000          100.000         
vga_display_inst/clk_gen_inst/inst/inclk0            {0.000 5.000}      10.000          100.000         
  c0_clk_gen                                         {0.000 20.000}     40.000          25.000          
  clkfbout_clk_gen                                   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_core                                        2.455        0.000                      0                  449        0.122        0.000                      0                  449        4.500        0.000                       0                   215  
  clk_out2_clk_core                                        5.581        0.000                      0                  218        0.121        0.000                      0                  218        4.500        0.000                       0                   138  
  clkfbout_clk_core                                                                                                                                                                                    7.845        0.000                       0                     3  
vga_display_inst/clk_gen_inst/inst/inclk0                                                                                                                                                              3.000        0.000                       0                     1  
  c0_clk_gen                                              34.657        0.000                      0                   36        0.141        0.000                      0                   36       19.500        0.000                       0                    28  
  clkfbout_clk_gen                                                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_core  clk_out1_clk_core        8.629        0.000                      0                   10                                                                        
clk_out1_clk_core  clk_out2_clk_core        7.730        0.000                      0                   11        0.262        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_core  clk_out1_clk_core        6.786        0.000                      0                   41        0.520        0.000                      0                   41  
**async_default**  clk_out2_clk_core  clk_out2_clk_core        7.253        0.000                      0                   33        0.425        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_out2_clk_core  clk_out1_clk_core  
(none)             clk_out1_clk_core  clk_out2_clk_core  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             c0_clk_gen                            
(none)             clk_out1_clk_core                     
(none)             clk_out2_clk_core                     
(none)             clkfbout_clk_core                     
(none)             clkfbout_clk_gen                      
(none)                                c0_clk_gen         
(none)                                clk_out1_clk_core  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
  To Clock:  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/arg_sav_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 0.456ns (6.654%)  route 6.397ns (93.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 7.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.628    -2.341    nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X58Y32         FDPE                                         r  nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDPE (Prop_fdpe_C_Q)         0.456    -1.885 r  nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/Q
                         net (fo=111, routed)         6.397     4.512    nolabel_line153/cmd_parse_i0/rst_clk_rx
    SLICE_X15Y95         FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_sav_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.440     7.058    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X15Y95         FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_sav_reg[13]/C
                         clock pessimism              0.412     7.470    
                         clock uncertainty           -0.074     7.396    
    SLICE_X15Y95         FDRE (Setup_fdre_C_R)       -0.429     6.967    nolabel_line153/cmd_parse_i0/arg_sav_reg[13]
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/arg_sav_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 0.456ns (6.654%)  route 6.397ns (93.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 7.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.628    -2.341    nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X58Y32         FDPE                                         r  nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDPE (Prop_fdpe_C_Q)         0.456    -1.885 r  nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/Q
                         net (fo=111, routed)         6.397     4.512    nolabel_line153/cmd_parse_i0/rst_clk_rx
    SLICE_X15Y95         FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_sav_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.440     7.058    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X15Y95         FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_sav_reg[17]/C
                         clock pessimism              0.412     7.470    
                         clock uncertainty           -0.074     7.396    
    SLICE_X15Y95         FDRE (Setup_fdre_C_R)       -0.429     6.967    nolabel_line153/cmd_parse_i0/arg_sav_reg[17]
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/arg_sav_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 0.456ns (6.654%)  route 6.397ns (93.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 7.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.628    -2.341    nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X58Y32         FDPE                                         r  nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDPE (Prop_fdpe_C_Q)         0.456    -1.885 r  nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/Q
                         net (fo=111, routed)         6.397     4.512    nolabel_line153/cmd_parse_i0/rst_clk_rx
    SLICE_X15Y95         FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_sav_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.440     7.058    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X15Y95         FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_sav_reg[1]/C
                         clock pessimism              0.412     7.470    
                         clock uncertainty           -0.074     7.396    
    SLICE_X15Y95         FDRE (Setup_fdre_C_R)       -0.429     6.967    nolabel_line153/cmd_parse_i0/arg_sav_reg[1]
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/arg_sav_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 0.456ns (6.654%)  route 6.397ns (93.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 7.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.628    -2.341    nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X58Y32         FDPE                                         r  nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDPE (Prop_fdpe_C_Q)         0.456    -1.885 r  nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/Q
                         net (fo=111, routed)         6.397     4.512    nolabel_line153/cmd_parse_i0/rst_clk_rx
    SLICE_X15Y95         FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_sav_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.440     7.058    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X15Y95         FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_sav_reg[21]/C
                         clock pessimism              0.412     7.470    
                         clock uncertainty           -0.074     7.396    
    SLICE_X15Y95         FDRE (Setup_fdre_C_R)       -0.429     6.967    nolabel_line153/cmd_parse_i0/arg_sav_reg[21]
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/arg_sav_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 0.456ns (6.654%)  route 6.397ns (93.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 7.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.628    -2.341    nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X58Y32         FDPE                                         r  nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDPE (Prop_fdpe_C_Q)         0.456    -1.885 r  nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/Q
                         net (fo=111, routed)         6.397     4.512    nolabel_line153/cmd_parse_i0/rst_clk_rx
    SLICE_X15Y95         FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_sav_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.440     7.058    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X15Y95         FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_sav_reg[5]/C
                         clock pessimism              0.412     7.470    
                         clock uncertainty           -0.074     7.396    
    SLICE_X15Y95         FDRE (Setup_fdre_C_R)       -0.429     6.967    nolabel_line153/cmd_parse_i0/arg_sav_reg[5]
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/arg_sav_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 0.456ns (6.654%)  route 6.397ns (93.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 7.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.628    -2.341    nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X58Y32         FDPE                                         r  nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDPE (Prop_fdpe_C_Q)         0.456    -1.885 r  nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/Q
                         net (fo=111, routed)         6.397     4.512    nolabel_line153/cmd_parse_i0/rst_clk_rx
    SLICE_X15Y95         FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_sav_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.440     7.058    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X15Y95         FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_sav_reg[9]/C
                         clock pessimism              0.412     7.470    
                         clock uncertainty           -0.074     7.396    
    SLICE_X15Y95         FDRE (Setup_fdre_C_R)       -0.429     6.967    nolabel_line153/cmd_parse_i0/arg_sav_reg[9]
  -------------------------------------------------------------------
                         required time                          6.967    
                         arrival time                          -4.512    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/arg_sav_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 1.064ns (15.161%)  route 5.954ns (84.839%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.767ns = ( 7.233 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566    -2.403    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X55Y36         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=13, routed)          1.333    -0.614    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]_1
    SLICE_X49Y37         LUT3 (Prop_lut3_I0_O)        0.152    -0.462 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=3, routed)           0.639     0.177    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X49Y34         LUT6 (Prop_lut6_I0_O)        0.332     0.509 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.449     0.958    nolabel_line153/cmd_parse_i0/arg_sav_reg[0]_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.082 r  nolabel_line153/cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=31, routed)          3.532     4.615    nolabel_line153/cmd_parse_i0/arg_sav_0
    SLICE_X20Y101        FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_sav_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.614     7.233    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X20Y101        FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_sav_reg[20]/C
                         clock pessimism              0.412     7.645    
                         clock uncertainty           -0.074     7.570    
    SLICE_X20Y101        FDRE (Setup_fdre_C_CE)      -0.205     7.365    nolabel_line153/cmd_parse_i0/arg_sav_reg[20]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -4.615    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/arg_sav_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 1.064ns (15.161%)  route 5.954ns (84.839%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.767ns = ( 7.233 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566    -2.403    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X55Y36         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=13, routed)          1.333    -0.614    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]_1
    SLICE_X49Y37         LUT3 (Prop_lut3_I0_O)        0.152    -0.462 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=3, routed)           0.639     0.177    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_0
    SLICE_X49Y34         LUT6 (Prop_lut6_I0_O)        0.332     0.509 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.449     0.958    nolabel_line153/cmd_parse_i0/arg_sav_reg[0]_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.082 r  nolabel_line153/cmd_parse_i0/arg_sav[27]_i_1/O
                         net (fo=31, routed)          3.532     4.615    nolabel_line153/cmd_parse_i0/arg_sav_0
    SLICE_X20Y101        FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_sav_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.614     7.233    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X20Y101        FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_sav_reg[24]/C
                         clock pessimism              0.412     7.645    
                         clock uncertainty           -0.074     7.570    
    SLICE_X20Y101        FDRE (Setup_fdre_C_CE)      -0.205     7.365    nolabel_line153/cmd_parse_i0/arg_sav_reg[24]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -4.615    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/bt_data32_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 0.456ns (7.070%)  route 5.993ns (92.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 7.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.628    -2.341    nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X58Y32         FDPE                                         r  nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDPE (Prop_fdpe_C_Q)         0.456    -1.885 r  nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/Q
                         net (fo=111, routed)         5.993     4.109    nolabel_line153/cmd_parse_i0/rst_clk_rx
    SLICE_X14Y96         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.440     7.058    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X14Y96         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[11]/C
                         clock pessimism              0.412     7.470    
                         clock uncertainty           -0.074     7.396    
    SLICE_X14Y96         FDRE (Setup_fdre_C_R)       -0.524     6.872    nolabel_line153/cmd_parse_i0/bt_data32_reg[11]
  -------------------------------------------------------------------
                         required time                          6.872    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/bt_data32_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 0.456ns (7.070%)  route 5.993ns (92.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 7.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.628    -2.341    nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X58Y32         FDPE                                         r  nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDPE (Prop_fdpe_C_Q)         0.456    -1.885 r  nolabel_line153/rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/Q
                         net (fo=111, routed)         5.993     4.109    nolabel_line153/cmd_parse_i0/rst_clk_rx
    SLICE_X14Y96         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.440     7.058    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X14Y96         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[13]/C
                         clock pessimism              0.412     7.470    
                         clock uncertainty           -0.074     7.396    
    SLICE_X14Y96         FDRE (Setup_fdre_C_R)       -0.524     6.872    nolabel_line153/cmd_parse_i0/bt_data32_reg[13]
  -------------------------------------------------------------------
                         required time                          6.872    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                  2.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.554    -0.854    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.713 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.657    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X51Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.822    -1.281    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.427    -0.854    
    SLICE_X51Y26         FDRE (Hold_fdre_C_D)         0.075    -0.779    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.779    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.563    -0.845    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDPE (Prop_fdpe_C_Q)         0.141    -0.704 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056    -0.648    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    SLICE_X57Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.428    -0.845    
    SLICE_X57Y33         FDPE (Hold_fdpe_C_D)         0.075    -0.770    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.553    -0.855    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.059    -0.655    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X48Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.820    -1.283    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.428    -0.855    
    SLICE_X48Y25         FDRE (Hold_fdre_C_D)         0.076    -0.779    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.779    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.553    -0.855    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.058    -0.656    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X48Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.820    -1.283    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.428    -0.855    
    SLICE_X48Y25         FDRE (Hold_fdre_C_D)         0.071    -0.784    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.784    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.553    -0.855    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.065    -0.648    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X48Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.820    -1.283    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.428    -0.855    
    SLICE_X48Y25         FDRE (Hold_fdre_C_D)         0.075    -0.780    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.780    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.589    -0.819    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDPE (Prop_fdpe_C_Q)         0.141    -0.678 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.612    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X58Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.857    -1.246    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism              0.427    -0.819    
    SLICE_X58Y33         FDPE (Hold_fdpe_C_D)         0.075    -0.744    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.554    -0.854    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.634    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X52Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.822    -1.281    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.427    -0.854    
    SLICE_X52Y26         FDRE (Hold_fdre_C_D)         0.064    -0.790    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                          -0.634    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.556    -0.852    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X50Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.688 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.632    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X50Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.824    -1.279    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X50Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.427    -0.852    
    SLICE_X50Y27         FDRE (Hold_fdre_C_D)         0.060    -0.792    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.553    -0.855    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X50Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.691 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.635    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X50Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.821    -1.282    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X50Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.427    -0.855    
    SLICE_X50Y25         FDRE (Hold_fdre_C_D)         0.060    -0.795    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.795    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.554    -0.854    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.690 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.634    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X52Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.822    -1.281    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.427    -0.854    
    SLICE_X52Y26         FDRE (Hold_fdre_C_D)         0.060    -0.794    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.794    
                         arrival time                          -0.634    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y11   nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y26     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y26     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y26     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y26     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y26     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y26     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y26     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        5.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.828ns (21.259%)  route 3.067ns (78.741%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 7.132 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.628    -2.341    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X61Y32         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDSE (Prop_fdse_C_Q)         0.456    -1.885 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.843    -1.042    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]
    SLICE_X60Y34         LUT4 (Prop_lut4_I1_O)        0.124    -0.918 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_9/O
                         net (fo=1, routed)           0.821    -0.097    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_9_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I2_O)        0.124     0.027 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.416     0.443    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124     0.567 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.987     1.554    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X61Y36         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.513     7.132    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X61Y36         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[16]/C
                         clock pessimism              0.506     7.638    
                         clock uncertainty           -0.074     7.564    
    SLICE_X61Y36         FDSE (Setup_fdse_C_S)       -0.429     7.135    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          7.135    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.828ns (21.259%)  route 3.067ns (78.741%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 7.132 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.628    -2.341    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X61Y32         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDSE (Prop_fdse_C_Q)         0.456    -1.885 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.843    -1.042    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]
    SLICE_X60Y34         LUT4 (Prop_lut4_I1_O)        0.124    -0.918 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_9/O
                         net (fo=1, routed)           0.821    -0.097    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_9_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I2_O)        0.124     0.027 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.416     0.443    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124     0.567 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.987     1.554    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X61Y36         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.513     7.132    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X61Y36         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
                         clock pessimism              0.506     7.638    
                         clock uncertainty           -0.074     7.564    
    SLICE_X61Y36         FDSE (Setup_fdse_C_S)       -0.429     7.135    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          7.135    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.828ns (21.427%)  route 3.036ns (78.573%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.869ns = ( 7.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.628    -2.341    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X61Y32         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDSE (Prop_fdse_C_Q)         0.456    -1.885 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.843    -1.042    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]
    SLICE_X60Y34         LUT4 (Prop_lut4_I1_O)        0.124    -0.918 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_9/O
                         net (fo=1, routed)           0.821    -0.097    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_9_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I2_O)        0.124     0.027 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.416     0.443    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124     0.567 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.956     1.523    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X61Y34         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.512     7.131    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X61Y34         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[10]/C
                         clock pessimism              0.506     7.637    
                         clock uncertainty           -0.074     7.563    
    SLICE_X61Y34         FDSE (Setup_fdse_C_S)       -0.429     7.134    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.828ns (21.427%)  route 3.036ns (78.573%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.869ns = ( 7.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.628    -2.341    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X61Y32         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDSE (Prop_fdse_C_Q)         0.456    -1.885 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.843    -1.042    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]
    SLICE_X60Y34         LUT4 (Prop_lut4_I1_O)        0.124    -0.918 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_9/O
                         net (fo=1, routed)           0.821    -0.097    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_9_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I2_O)        0.124     0.027 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.416     0.443    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124     0.567 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.956     1.523    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X61Y34         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.512     7.131    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X61Y34         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[11]/C
                         clock pessimism              0.506     7.637    
                         clock uncertainty           -0.074     7.563    
    SLICE_X61Y34         FDSE (Setup_fdse_C_S)       -0.429     7.134    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.828ns (21.427%)  route 3.036ns (78.573%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.869ns = ( 7.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.628    -2.341    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X61Y32         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDSE (Prop_fdse_C_Q)         0.456    -1.885 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.843    -1.042    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]
    SLICE_X60Y34         LUT4 (Prop_lut4_I1_O)        0.124    -0.918 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_9/O
                         net (fo=1, routed)           0.821    -0.097    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_9_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I2_O)        0.124     0.027 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.416     0.443    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124     0.567 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.956     1.523    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X61Y34         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.512     7.131    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X61Y34         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[8]/C
                         clock pessimism              0.506     7.637    
                         clock uncertainty           -0.074     7.563    
    SLICE_X61Y34         FDSE (Setup_fdse_C_S)       -0.429     7.134    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.828ns (21.427%)  route 3.036ns (78.573%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.869ns = ( 7.131 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.628    -2.341    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X61Y32         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDSE (Prop_fdse_C_Q)         0.456    -1.885 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.843    -1.042    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]
    SLICE_X60Y34         LUT4 (Prop_lut4_I1_O)        0.124    -0.918 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_9/O
                         net (fo=1, routed)           0.821    -0.097    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_9_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I2_O)        0.124     0.027 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.416     0.443    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124     0.567 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.956     1.523    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X61Y34         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.512     7.131    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X61Y34         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[9]/C
                         clock pessimism              0.506     7.637    
                         clock uncertainty           -0.074     7.563    
    SLICE_X61Y34         FDRE (Setup_fdre_C_R)       -0.429     7.134    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.828ns (22.244%)  route 2.894ns (77.756%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 7.130 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.628    -2.341    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X61Y32         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDSE (Prop_fdse_C_Q)         0.456    -1.885 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.843    -1.042    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]
    SLICE_X60Y34         LUT4 (Prop_lut4_I1_O)        0.124    -0.918 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_9/O
                         net (fo=1, routed)           0.821    -0.097    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_9_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I2_O)        0.124     0.027 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.416     0.443    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124     0.567 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.814     1.381    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X61Y33         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.511     7.130    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X61Y33         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[4]/C
                         clock pessimism              0.506     7.636    
                         clock uncertainty           -0.074     7.562    
    SLICE_X61Y33         FDSE (Setup_fdse_C_S)       -0.429     7.133    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.828ns (22.244%)  route 2.894ns (77.756%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 7.130 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.628    -2.341    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X61Y32         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDSE (Prop_fdse_C_Q)         0.456    -1.885 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.843    -1.042    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]
    SLICE_X60Y34         LUT4 (Prop_lut4_I1_O)        0.124    -0.918 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_9/O
                         net (fo=1, routed)           0.821    -0.097    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_9_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I2_O)        0.124     0.027 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.416     0.443    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124     0.567 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.814     1.381    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X61Y33         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.511     7.130    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X61Y33         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[5]/C
                         clock pessimism              0.506     7.636    
                         clock uncertainty           -0.074     7.562    
    SLICE_X61Y33         FDSE (Setup_fdse_C_S)       -0.429     7.133    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.828ns (22.244%)  route 2.894ns (77.756%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 7.130 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.628    -2.341    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X61Y32         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDSE (Prop_fdse_C_Q)         0.456    -1.885 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.843    -1.042    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]
    SLICE_X60Y34         LUT4 (Prop_lut4_I1_O)        0.124    -0.918 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_9/O
                         net (fo=1, routed)           0.821    -0.097    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_9_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I2_O)        0.124     0.027 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.416     0.443    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124     0.567 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.814     1.381    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X61Y33         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.511     7.130    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X61Y33         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
                         clock pessimism              0.506     7.636    
                         clock uncertainty           -0.074     7.562    
    SLICE_X61Y33         FDRE (Setup_fdre_C_R)       -0.429     7.133    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.828ns (22.244%)  route 2.894ns (77.756%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 7.130 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.341ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.628    -2.341    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X61Y32         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDSE (Prop_fdse_C_Q)         0.456    -1.885 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.843    -1.042    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]
    SLICE_X60Y34         LUT4 (Prop_lut4_I1_O)        0.124    -0.918 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_9/O
                         net (fo=1, routed)           0.821    -0.097    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_9_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I2_O)        0.124     0.027 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.416     0.443    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X60Y31         LUT2 (Prop_lut2_I0_O)        0.124     0.567 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.814     1.381    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_0
    SLICE_X61Y33         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.511     7.130    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X61Y33         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[7]/C
                         clock pessimism              0.506     7.636    
                         clock uncertainty           -0.074     7.562    
    SLICE_X61Y33         FDRE (Setup_fdre_C_R)       -0.429     7.133    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                  5.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.553    -0.855    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.658    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X51Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.821    -1.282    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.427    -0.855    
    SLICE_X51Y25         FDRE (Hold_fdre_C_D)         0.076    -0.779    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.779    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.553    -0.855    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.658    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X53Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.821    -1.282    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.427    -0.855    
    SLICE_X53Y25         FDRE (Hold_fdre_C_D)         0.076    -0.779    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.779    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.556    -0.852    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.655    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X53Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.824    -1.279    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.427    -0.852    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.075    -0.777    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.777    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.553    -0.855    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.658    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X53Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.821    -1.282    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.427    -0.855    
    SLICE_X53Y25         FDRE (Hold_fdre_C_D)         0.075    -0.780    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.780    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.585    -0.823    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X61Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDPE (Prop_fdpe_C_Q)         0.141    -0.682 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.626    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[0]
    SLICE_X61Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.853    -1.250    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X61Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism              0.427    -0.823    
    SLICE_X61Y29         FDPE (Hold_fdpe_C_D)         0.075    -0.748    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.556    -0.852    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.655    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X53Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.824    -1.279    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.427    -0.852    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.071    -0.781    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.553    -0.855    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.658    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X53Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.821    -1.282    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.427    -0.855    
    SLICE_X53Y25         FDRE (Hold_fdre_C_D)         0.071    -0.784    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.784    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.585    -0.823    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X58Y29         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.682 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.616    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X58Y29         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.853    -1.250    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X58Y29         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism              0.427    -0.823    
    SLICE_X58Y29         FDRE (Hold_fdre_C_D)         0.075    -0.748    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.748    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.556    -0.852    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.688 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.632    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X54Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.824    -1.279    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.427    -0.852    
    SLICE_X54Y27         FDRE (Hold_fdre_C_D)         0.060    -0.792    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.558    -0.850    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.686 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.630    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X56Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.824    -1.279    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.429    -0.850    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.060    -0.790    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y12   nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y26     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y26     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y27     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y26     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y26     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y25     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y26     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y26     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_core
  To Clock:  clkfbout_clk_core

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y13   nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_display_inst/clk_gen_inst/inst/inclk0
  To Clock:  vga_display_inst/clk_gen_inst/inst/inclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_display_inst/clk_gen_inst/inst/inclk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display_inst/clk_gen_inst/inst/inclk0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  c0_clk_gen
  To Clock:  c0_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       34.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.657ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 1.058ns (20.878%)  route 4.009ns (79.122%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 37.164 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.300ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.552    -2.300    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X28Y95         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDCE (Prop_fdce_C_Q)         0.456    -1.844 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/Q
                         net (fo=9, routed)           1.168    -0.676    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[4]
    SLICE_X32Y94         LUT5 (Prop_lut5_I4_O)        0.152    -0.524 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=8, routed)           1.518     0.994    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.326     1.320 r  vga_display_inst/vga_ctrl_inst/cnt_v[3]_i_2/O
                         net (fo=3, routed)           0.703     2.022    vga_display_inst/vga_ctrl_inst/cnt_v[3]_i_2_n_0
    SLICE_X37Y97         LUT5 (Prop_lut5_I2_O)        0.124     2.146 r  vga_display_inst/vga_ctrl_inst/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.621     2.768    vga_display_inst/vga_ctrl_inst/p_0_in__0[3]
    SLICE_X39Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.433    37.164    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X39Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                         clock pessimism              0.425    37.589    
                         clock uncertainty           -0.098    37.491    
    SLICE_X39Y97         FDCE (Setup_fdce_C_D)       -0.067    37.424    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         37.424    
                         arrival time                          -2.768    
  -------------------------------------------------------------------
                         slack                                 34.657    

Slack (MET) :             35.012ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 1.058ns (21.787%)  route 3.798ns (78.213%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 37.164 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.300ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.552    -2.300    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X28Y95         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDCE (Prop_fdce_C_Q)         0.456    -1.844 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/Q
                         net (fo=9, routed)           1.168    -0.676    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[4]
    SLICE_X32Y94         LUT5 (Prop_lut5_I4_O)        0.152    -0.524 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=8, routed)           1.518     0.994    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.326     1.320 r  vga_display_inst/vga_ctrl_inst/cnt_v[3]_i_2/O
                         net (fo=3, routed)           1.113     2.432    vga_display_inst/vga_ctrl_inst/cnt_v[3]_i_2_n_0
    SLICE_X38Y97         LUT5 (Prop_lut5_I0_O)        0.124     2.556 r  vga_display_inst/vga_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=1, routed)           0.000     2.556    vga_display_inst/vga_ctrl_inst/p_0_in__0[0]
    SLICE_X38Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.433    37.164    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X38Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism              0.425    37.589    
                         clock uncertainty           -0.098    37.491    
    SLICE_X38Y97         FDCE (Setup_fdce_C_D)        0.077    37.568    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         37.568    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                 35.012    

Slack (MET) :             35.027ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.084ns (22.204%)  route 3.798ns (77.796%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 37.164 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.300ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.552    -2.300    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X28Y95         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDCE (Prop_fdce_C_Q)         0.456    -1.844 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/Q
                         net (fo=9, routed)           1.168    -0.676    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[4]
    SLICE_X32Y94         LUT5 (Prop_lut5_I4_O)        0.152    -0.524 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=8, routed)           1.518     0.994    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.326     1.320 r  vga_display_inst/vga_ctrl_inst/cnt_v[3]_i_2/O
                         net (fo=3, routed)           1.113     2.432    vga_display_inst/vga_ctrl_inst/cnt_v[3]_i_2_n_0
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.150     2.582 r  vga_display_inst/vga_ctrl_inst/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000     2.582    vga_display_inst/vga_ctrl_inst/p_0_in__0[2]
    SLICE_X38Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.433    37.164    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X38Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                         clock pessimism              0.425    37.589    
                         clock uncertainty           -0.098    37.491    
    SLICE_X38Y97         FDCE (Setup_fdce_C_D)        0.118    37.609    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         37.609    
                         arrival time                          -2.582    
  -------------------------------------------------------------------
                         slack                                 35.027    

Slack (MET) :             35.548ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.966ns (21.997%)  route 3.426ns (78.003%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 37.162 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.302ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.550    -2.302    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X31Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDCE (Prop_fdce_C_Q)         0.419    -1.883 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           1.158    -0.725    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X32Y94         LUT6 (Prop_lut6_I5_O)        0.299    -0.426 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_7/O
                         net (fo=13, routed)          1.328     0.902    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_7_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I2_O)        0.124     1.026 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_4/O
                         net (fo=1, routed)           0.940     1.966    vga_display_inst/vga_ctrl_inst/pix_data[1]_i_4_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I5_O)        0.124     2.090 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.090    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.431    37.162    vga_display_inst/vga_pic_inst/CLK
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
                         clock pessimism              0.496    37.658    
                         clock uncertainty           -0.098    37.561    
    SLICE_X34Y95         FDCE (Setup_fdce_C_D)        0.077    37.638    vga_display_inst/vga_pic_inst/pix_data_reg[1]
  -------------------------------------------------------------------
                         required time                         37.638    
                         arrival time                          -2.090    
  -------------------------------------------------------------------
                         slack                                 35.548    

Slack (MET) :             35.580ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.196ns (27.730%)  route 3.117ns (72.270%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 37.162 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.302ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.550    -2.302    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X31Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDCE (Prop_fdce_C_Q)         0.419    -1.883 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           1.158    -0.725    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X32Y94         LUT6 (Prop_lut6_I5_O)        0.299    -0.426 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_7/O
                         net (fo=13, routed)          0.994     0.568    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_7_n_0
    SLICE_X32Y96         LUT5 (Prop_lut5_I1_O)        0.152     0.720 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_6/O
                         net (fo=1, routed)           0.965     1.685    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_6_n_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I5_O)        0.326     2.011 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.011    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X35Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.431    37.162    vga_display_inst/vga_pic_inst/CLK
    SLICE_X35Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                         clock pessimism              0.496    37.658    
                         clock uncertainty           -0.098    37.561    
    SLICE_X35Y96         FDCE (Setup_fdce_C_D)        0.031    37.592    vga_display_inst/vga_pic_inst/pix_data_reg[7]
  -------------------------------------------------------------------
                         required time                         37.592    
                         arrival time                          -2.011    
  -------------------------------------------------------------------
                         slack                                 35.580    

Slack (MET) :             35.670ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.058ns (24.783%)  route 3.211ns (75.217%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 37.162 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.300ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.552    -2.300    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X28Y95         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDCE (Prop_fdce_C_Q)         0.456    -1.844 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/Q
                         net (fo=9, routed)           1.114    -0.730    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[4]
    SLICE_X33Y96         LUT2 (Prop_lut2_I0_O)        0.152    -0.578 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_7/O
                         net (fo=6, routed)           1.264     0.686    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_7_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I1_O)        0.326     1.012 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_2/O
                         net (fo=1, routed)           0.833     1.845    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_2_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I0_O)        0.124     1.969 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     1.969    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.431    37.162    vga_display_inst/vga_pic_inst/CLK
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
                         clock pessimism              0.496    37.658    
                         clock uncertainty           -0.098    37.561    
    SLICE_X34Y95         FDCE (Setup_fdce_C_D)        0.079    37.640    vga_display_inst/vga_pic_inst/pix_data_reg[9]
  -------------------------------------------------------------------
                         required time                         37.640    
                         arrival time                          -1.969    
  -------------------------------------------------------------------
                         slack                                 35.670    

Slack (MET) :             35.851ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.300ns (32.349%)  route 2.719ns (67.651%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 37.162 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.551    -2.301    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X37Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.456    -1.845 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/Q
                         net (fo=29, routed)          1.389    -0.456    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[6]
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.152    -0.304 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_7/O
                         net (fo=5, routed)           0.727     0.423    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_7_n_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I2_O)        0.360     0.783 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_4/O
                         net (fo=1, routed)           0.602     1.386    vga_display_inst/vga_ctrl_inst/pix_data[5]_i_4_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I3_O)        0.332     1.718 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.718    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.431    37.162    vga_display_inst/vga_pic_inst/CLK
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C
                         clock pessimism              0.425    37.587    
                         clock uncertainty           -0.098    37.489    
    SLICE_X34Y95         FDCE (Setup_fdce_C_D)        0.079    37.568    vga_display_inst/vga_pic_inst/pix_data_reg[5]
  -------------------------------------------------------------------
                         required time                         37.568    
                         arrival time                          -1.718    
  -------------------------------------------------------------------
                         slack                                 35.851    

Slack (MET) :             35.910ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 1.193ns (29.580%)  route 2.840ns (70.420%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 37.162 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.302ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.550    -2.302    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X31Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDCE (Prop_fdce_C_Q)         0.419    -1.883 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/Q
                         net (fo=5, routed)           0.837    -1.045    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[3]
    SLICE_X32Y93         LUT4 (Prop_lut4_I3_O)        0.324    -0.721 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_8/O
                         net (fo=14, routed)          1.395     0.674    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_8_n_0
    SLICE_X30Y95         LUT6 (Prop_lut6_I4_O)        0.326     1.000 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_5/O
                         net (fo=2, routed)           0.607     1.607    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_5_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I5_O)        0.124     1.731 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.731    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.431    37.162    vga_display_inst/vga_pic_inst/CLK
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
                         clock pessimism              0.496    37.658    
                         clock uncertainty           -0.098    37.561    
    SLICE_X34Y95         FDCE (Setup_fdce_C_D)        0.081    37.642    vga_display_inst/vga_pic_inst/pix_data_reg[3]
  -------------------------------------------------------------------
                         required time                         37.642    
                         arrival time                          -1.731    
  -------------------------------------------------------------------
                         slack                                 35.910    

Slack (MET) :             35.988ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.966ns (24.737%)  route 2.939ns (75.263%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 37.162 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.302ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.550    -2.302    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X31Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDCE (Prop_fdce_C_Q)         0.419    -1.883 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           1.158    -0.725    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X32Y94         LUT6 (Prop_lut6_I5_O)        0.299    -0.426 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_7/O
                         net (fo=13, routed)          0.836     0.410    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_7_n_0
    SLICE_X33Y95         LUT5 (Prop_lut5_I1_O)        0.124     0.534 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2/O
                         net (fo=1, routed)           0.945     1.479    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2_n_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.603 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.603    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X35Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.431    37.162    vga_display_inst/vga_pic_inst/CLK
    SLICE_X35Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                         clock pessimism              0.496    37.658    
                         clock uncertainty           -0.098    37.561    
    SLICE_X35Y96         FDCE (Setup_fdce_C_D)        0.031    37.592    vga_display_inst/vga_pic_inst/pix_data_reg[11]
  -------------------------------------------------------------------
                         required time                         37.592    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                 35.988    

Slack (MET) :             36.096ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.934ns (26.234%)  route 2.626ns (73.766%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 37.163 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.300ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.552    -2.300    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X28Y95         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDCE (Prop_fdce_C_Q)         0.456    -1.844 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/Q
                         net (fo=9, routed)           1.168    -0.676    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[4]
    SLICE_X32Y94         LUT5 (Prop_lut5_I4_O)        0.152    -0.524 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=8, routed)           0.810     0.286    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I4_O)        0.326     0.612 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.648     1.260    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_1_n_0
    SLICE_X35Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.432    37.163    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X35Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
                         clock pessimism              0.496    37.659    
                         clock uncertainty           -0.098    37.562    
    SLICE_X35Y97         FDCE (Setup_fdce_C_CE)      -0.205    37.357    vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                         37.357    
                         arrival time                          -1.260    
  -------------------------------------------------------------------
                         slack                                 36.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.758%)  route 0.089ns (32.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.812    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X39Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.671 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/Q
                         net (fo=10, routed)          0.089    -0.582    vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]
    SLICE_X38Y97         LUT6 (Prop_lut6_I0_O)        0.045    -0.537 r  vga_display_inst/vga_ctrl_inst/cnt_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.537    vga_display_inst/vga_ctrl_inst/p_0_in__0[5]
    SLICE_X38Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.828    -1.233    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X38Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                         clock pessimism              0.434    -0.799    
    SLICE_X38Y97         FDCE (Hold_fdce_C_D)         0.121    -0.678    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.812    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X39Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.671 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/Q
                         net (fo=9, routed)           0.122    -0.548    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
    SLICE_X38Y97         LUT5 (Prop_lut5_I0_O)        0.048    -0.500 r  vga_display_inst/vga_ctrl_inst/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.500    vga_display_inst/vga_ctrl_inst/p_0_in__0[2]
    SLICE_X38Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.828    -1.233    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X38Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                         clock pessimism              0.434    -0.799    
    SLICE_X38Y97         FDCE (Hold_fdce_C_D)         0.131    -0.668    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.812    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X39Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.671 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/Q
                         net (fo=9, routed)           0.122    -0.548    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.045    -0.503 r  vga_display_inst/vga_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.503    vga_display_inst/vga_ctrl_inst/p_0_in__0[0]
    SLICE_X38Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.828    -1.233    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X38Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism              0.434    -0.799    
    SLICE_X38Y97         FDCE (Hold_fdce_C_D)         0.120    -0.679    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.217%)  route 0.358ns (65.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559    -0.813    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X35Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/Q
                         net (fo=7, routed)           0.358    -0.314    vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.269 r  vga_display_inst/vga_ctrl_inst/cnt_v[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    vga_display_inst/vga_ctrl_inst/p_0_in__0[8]
    SLICE_X39Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.827    -1.234    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X39Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C
                         clock pessimism              0.685    -0.549    
    SLICE_X39Y96         FDCE (Hold_fdce_C_D)         0.091    -0.458    vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.231ns (37.195%)  route 0.390ns (62.805%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559    -0.813    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X35Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.672 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/Q
                         net (fo=7, routed)           0.245    -0.427    vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]
    SLICE_X39Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.382 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_3/O
                         net (fo=1, routed)           0.145    -0.237    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_3_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I0_O)        0.045    -0.192 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.192    vga_display_inst/vga_ctrl_inst/p_0_in__0[9]
    SLICE_X38Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.828    -1.233    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X38Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                         clock pessimism              0.685    -0.548    
    SLICE_X38Y97         FDCE (Hold_fdce_C_D)         0.121    -0.427    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.227ns (38.143%)  route 0.368ns (61.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559    -0.813    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X37Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.128    -0.685 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=33, routed)          0.368    -0.317    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[7]
    SLICE_X35Y96         LUT6 (Prop_lut6_I4_O)        0.099    -0.218 r  vga_display_inst/vga_ctrl_inst/cnt_h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    vga_display_inst/vga_ctrl_inst/cnt_h[5]
    SLICE_X35Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -1.235    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X35Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
                         clock pessimism              0.685    -0.550    
    SLICE_X35Y96         FDCE (Hold_fdce_C_D)         0.091    -0.459    vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.227ns (37.579%)  route 0.377ns (62.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559    -0.813    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X37Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.128    -0.685 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=33, routed)          0.377    -0.308    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[7]
    SLICE_X35Y96         LUT6 (Prop_lut6_I4_O)        0.099    -0.209 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X35Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -1.235    vga_display_inst/vga_pic_inst/CLK
    SLICE_X35Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                         clock pessimism              0.685    -0.550    
    SLICE_X35Y96         FDCE (Hold_fdce_C_D)         0.092    -0.458    vga_display_inst/vga_pic_inst/pix_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.231ns (36.176%)  route 0.408ns (63.824%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559    -0.813    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X37Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/Q
                         net (fo=21, routed)          0.294    -0.378    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[9]
    SLICE_X33Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.333 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_2/O
                         net (fo=1, routed)           0.114    -0.219    vga_display_inst/vga_ctrl_inst/pix_data[5]_i_2_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.174 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -1.235    vga_display_inst/vga_pic_inst/CLK
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C
                         clock pessimism              0.685    -0.550    
    SLICE_X34Y95         FDCE (Hold_fdce_C_D)         0.121    -0.429    vga_display_inst/vga_pic_inst/pix_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.231ns (35.122%)  route 0.427ns (64.878%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559    -0.813    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X37Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=24, routed)          0.245    -0.427    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[8]
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.382 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_6/O
                         net (fo=1, routed)           0.182    -0.200    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_6_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.155 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -1.235    vga_display_inst/vga_pic_inst/CLK
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
                         clock pessimism              0.685    -0.550    
    SLICE_X34Y95         FDCE (Hold_fdce_C_D)         0.121    -0.429    vga_display_inst/vga_pic_inst/pix_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.185ns (28.692%)  route 0.460ns (71.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.812    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X39Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.671 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/Q
                         net (fo=10, routed)          0.460    -0.211    vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]
    SLICE_X35Y97         LUT5 (Prop_lut5_I2_O)        0.044    -0.167 r  vga_display_inst/vga_ctrl_inst/cnt_v[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    vga_display_inst/vga_ctrl_inst/p_0_in__0[7]
    SLICE_X35Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.827    -1.234    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X35Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C
                         clock pessimism              0.685    -0.549    
    SLICE_X35Y97         FDCE (Hold_fdce_C_D)         0.107    -0.442    vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_clk_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   vga_display_inst/clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X31Y92     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X31Y92     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X31Y92     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X31Y92     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X28Y95     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X35Y96     vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y96     vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y96     vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y92     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y92     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y92     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y92     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y92     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y92     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y92     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y92     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y95     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y95     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y92     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y92     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y92     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y92     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y92     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y92     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y92     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y92     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y95     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y95     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   vga_display_inst/clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        8.629ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.629ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.152ns  (logic 0.419ns (36.357%)  route 0.733ns (63.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.733     1.152    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X50Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y25         FDRE (Setup_fdre_C_D)       -0.219     9.781    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                  8.629    

Slack (MET) :             8.698ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.207ns  (logic 0.456ns (37.766%)  route 0.751ns (62.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.751     1.207    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X51Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y26         FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                  8.698    

Slack (MET) :             8.744ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.161ns  (logic 0.456ns (39.278%)  route 0.705ns (60.722%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.705     1.161    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X48Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y25         FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                  8.744    

Slack (MET) :             8.757ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.021ns  (logic 0.419ns (41.046%)  route 0.602ns (58.954%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.602     1.021    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X50Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y27         FDRE (Setup_fdre_C_D)       -0.222     9.778    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  8.757    

Slack (MET) :             8.761ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.021ns  (logic 0.419ns (41.047%)  route 0.602ns (58.953%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.602     1.021    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X52Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y26         FDRE (Setup_fdre_C_D)       -0.218     9.782    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  8.761    

Slack (MET) :             8.767ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.186ns  (logic 0.456ns (38.447%)  route 0.730ns (61.553%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.730     1.186    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X52Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y26         FDRE (Setup_fdre_C_D)       -0.047     9.953    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  8.767    

Slack (MET) :             8.781ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.172ns  (logic 0.456ns (38.914%)  route 0.716ns (61.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.716     1.172    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X54Y28         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y28         FDRE (Setup_fdre_C_D)       -0.047     9.953    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                  8.781    

Slack (MET) :             8.785ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.947ns  (logic 0.419ns (44.262%)  route 0.528ns (55.738%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.528     0.947    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X48Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y25         FDRE (Setup_fdre_C_D)       -0.268     9.732    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                  8.785    

Slack (MET) :             8.985ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.922ns  (logic 0.456ns (49.476%)  route 0.466ns (50.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.466     0.922    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X48Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y25         FDRE (Setup_fdre_C_D)       -0.093     9.907    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                  8.985    

Slack (MET) :             9.009ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.946ns  (logic 0.456ns (48.178%)  route 0.490ns (51.822%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.490     0.946    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X52Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y26         FDRE (Setup_fdre_C_D)       -0.045     9.955    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  9.009    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.730ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.456ns (24.823%)  route 1.381ns (75.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.873ns = ( 7.127 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.632    -2.337    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X59Y36         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.456    -1.881 r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=16, routed)          1.381    -0.500    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/rxd_clk_rx
    SLICE_X60Y31         FDRE                                         r  nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.508     7.127    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/clk_out2
    SLICE_X60Y31         FDRE                                         r  nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.328     7.455    
                         clock uncertainty           -0.194     7.260    
    SLICE_X60Y31         FDRE (Setup_fdre_C_D)       -0.030     7.230    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          7.230    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  7.730    

Slack (MET) :             8.674ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.060ns  (logic 0.419ns (39.524%)  route 0.641ns (60.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.641     1.060    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X51Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y25         FDRE (Setup_fdre_C_D)       -0.266     9.734    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                  8.674    

Slack (MET) :             8.682ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.048ns  (logic 0.478ns (45.614%)  route 0.570ns (54.386%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.570     1.048    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X53Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y27         FDRE (Setup_fdre_C_D)       -0.270     9.730    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  8.682    

Slack (MET) :             8.817ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.136ns  (logic 0.518ns (45.591%)  route 0.618ns (54.409%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.618     1.136    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X56Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y27         FDRE (Setup_fdre_C_D)       -0.047     9.953    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.136    
  -------------------------------------------------------------------
                         slack                                  8.817    

Slack (MET) :             8.831ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.948ns  (logic 0.478ns (50.440%)  route 0.470ns (49.560%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.470     0.948    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X56Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y26         FDRE (Setup_fdre_C_D)       -0.221     9.779    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.779    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                  8.831    

Slack (MET) :             8.875ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.032ns  (logic 0.456ns (44.192%)  route 0.576ns (55.808%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.576     1.032    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X53Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y25         FDRE (Setup_fdre_C_D)       -0.093     9.907    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.032    
  -------------------------------------------------------------------
                         slack                                  8.875    

Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.854ns  (logic 0.419ns (49.041%)  route 0.435ns (50.959%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.435     0.854    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X53Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y25         FDRE (Setup_fdre_C_D)       -0.268     9.732    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  8.878    

Slack (MET) :             8.911ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.994ns  (logic 0.518ns (52.087%)  route 0.476ns (47.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.476     0.994    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X53Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y27         FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  8.911    

Slack (MET) :             8.947ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.010ns  (logic 0.518ns (51.262%)  route 0.492ns (48.738%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.492     1.010    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X56Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y27         FDRE (Setup_fdre_C_D)       -0.043     9.957    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  8.947    

Slack (MET) :             8.977ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.976ns  (logic 0.518ns (53.087%)  route 0.458ns (46.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.458     0.976    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X54Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y27         FDRE (Setup_fdre_C_D)       -0.047     9.953    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                  8.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.141ns (17.153%)  route 0.681ns (82.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.590    -0.818    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X59Y36         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=16, routed)          0.681     0.004    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/rxd_clk_rx
    SLICE_X60Y31         FDRE                                         r  nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.855    -1.248    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/clk_out2
    SLICE_X60Y31         FDRE                                         r  nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.743    -0.505    
                         clock uncertainty            0.194    -0.311    
    SLICE_X60Y31         FDRE (Hold_fdre_C_D)         0.053    -0.258    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.262    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        6.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.518ns (19.270%)  route 2.170ns (80.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 7.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          2.170     0.282    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y26         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.436     7.055    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y26         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.492     7.547    
                         clock uncertainty           -0.074     7.473    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.405     7.068    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          7.068    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  6.786    

Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.518ns (19.270%)  route 2.170ns (80.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 7.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          2.170     0.282    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y26         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.436     7.055    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y26         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.492     7.547    
                         clock uncertainty           -0.074     7.473    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.405     7.068    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          7.068    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  6.786    

Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.518ns (19.270%)  route 2.170ns (80.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 7.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          2.170     0.282    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y26         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.436     7.055    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y26         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.492     7.547    
                         clock uncertainty           -0.074     7.473    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.405     7.068    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          7.068    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  6.786    

Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.518ns (19.270%)  route 2.170ns (80.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 7.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          2.170     0.282    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y26         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.436     7.055    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y26         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.492     7.547    
                         clock uncertainty           -0.074     7.473    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.405     7.068    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                          7.068    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  6.786    

Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.518ns (19.270%)  route 2.170ns (80.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 7.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          2.170     0.282    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y26         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.436     7.055    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y26         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.492     7.547    
                         clock uncertainty           -0.074     7.473    
    SLICE_X49Y26         FDCE (Recov_fdce_C_CLR)     -0.405     7.068    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                          7.068    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  6.786    

Slack (MET) :             7.046ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.518ns (21.336%)  route 1.910ns (78.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 7.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.910     0.022    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y23         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.436     7.055    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y23         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.492     7.547    
                         clock uncertainty           -0.074     7.473    
    SLICE_X49Y23         FDCE (Recov_fdce_C_CLR)     -0.405     7.068    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.068    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  7.046    

Slack (MET) :             7.046ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.518ns (21.336%)  route 1.910ns (78.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 7.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.910     0.022    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y23         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.436     7.055    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y23         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.492     7.547    
                         clock uncertainty           -0.074     7.473    
    SLICE_X49Y23         FDCE (Recov_fdce_C_CLR)     -0.405     7.068    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          7.068    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  7.046    

Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.518ns (22.873%)  route 1.747ns (77.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 7.056 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.747    -0.141    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y23         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.437     7.056    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y23         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.492     7.548    
                         clock uncertainty           -0.074     7.474    
    SLICE_X52Y23         FDCE (Recov_fdce_C_CLR)     -0.361     7.113    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.113    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  7.254    

Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.518ns (22.873%)  route 1.747ns (77.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 7.056 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.747    -0.141    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y23         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.437     7.056    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y23         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.492     7.548    
                         clock uncertainty           -0.074     7.474    
    SLICE_X52Y23         FDCE (Recov_fdce_C_CLR)     -0.361     7.113    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          7.113    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  7.254    

Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.518ns (22.873%)  route 1.747ns (77.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 7.056 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.747    -0.141    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y23         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.437     7.056    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y23         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.492     7.548    
                         clock uncertainty           -0.074     7.474    
    SLICE_X52Y23         FDCE (Recov_fdce_C_CLR)     -0.361     7.113    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                          7.113    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  7.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.551%)  route 0.278ns (68.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.589    -0.819    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDPE (Prop_fdpe_C_Q)         0.128    -0.691 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.278    -0.413    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X56Y33         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y33         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.461    -0.812    
    SLICE_X56Y33         FDCE (Remov_fdce_C_CLR)     -0.121    -0.933    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.933    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.551%)  route 0.278ns (68.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.589    -0.819    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDPE (Prop_fdpe_C_Q)         0.128    -0.691 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.278    -0.413    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X56Y33         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y33         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.461    -0.812    
    SLICE_X56Y33         FDCE (Remov_fdce_C_CLR)     -0.121    -0.933    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          0.933    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.551%)  route 0.278ns (68.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.589    -0.819    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDPE (Prop_fdpe_C_Q)         0.128    -0.691 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.278    -0.413    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X56Y33         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y33         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.461    -0.812    
    SLICE_X56Y33         FDCE (Remov_fdce_C_CLR)     -0.121    -0.933    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          0.933    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.551%)  route 0.278ns (68.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.589    -0.819    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDPE (Prop_fdpe_C_Q)         0.128    -0.691 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.278    -0.413    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X56Y33         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.461    -0.812    
    SLICE_X56Y33         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.937    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.937    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.551%)  route 0.278ns (68.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.589    -0.819    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDPE (Prop_fdpe_C_Q)         0.128    -0.691 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.278    -0.413    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X56Y33         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.461    -0.812    
    SLICE_X56Y33         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.937    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                          0.937    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.551%)  route 0.278ns (68.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.589    -0.819    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDPE (Prop_fdpe_C_Q)         0.128    -0.691 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.278    -0.413    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X57Y33         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y33         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.461    -0.812    
    SLICE_X57Y33         FDCE (Remov_fdce_C_CLR)     -0.146    -0.958    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.958    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.551%)  route 0.278ns (68.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.589    -0.819    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDPE (Prop_fdpe_C_Q)         0.128    -0.691 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.278    -0.413    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X57Y33         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.461    -0.812    
    SLICE_X57Y33         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.961    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.961    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.551%)  route 0.278ns (68.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.589    -0.819    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDPE (Prop_fdpe_C_Q)         0.128    -0.691 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.278    -0.413    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X57Y33         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.461    -0.812    
    SLICE_X57Y33         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.961    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.961    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.551%)  route 0.278ns (68.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.589    -0.819    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDPE (Prop_fdpe_C_Q)         0.128    -0.691 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.278    -0.413    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X57Y33         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.461    -0.812    
    SLICE_X57Y33         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.961    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.961    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.128ns (25.722%)  route 0.370ns (74.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.563    -0.845    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDPE (Prop_fdpe_C_Q)         0.128    -0.717 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.370    -0.347    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X59Y31         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.855    -1.248    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X59Y31         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.461    -0.787    
    SLICE_X59Y31         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.936    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.936    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.589    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.253ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.456ns (21.111%)  route 1.704ns (78.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 7.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.624    -2.345    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDPE (Prop_fdpe_C_Q)         0.456    -1.889 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.704    -0.185    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X57Y24         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.436     7.055    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X57Y24         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.492     7.547    
                         clock uncertainty           -0.074     7.473    
    SLICE_X57Y24         FDCE (Recov_fdce_C_CLR)     -0.405     7.068    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.068    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  7.253    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.456ns (21.111%)  route 1.704ns (78.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 7.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.624    -2.345    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDPE (Prop_fdpe_C_Q)         0.456    -1.889 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.704    -0.185    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X56Y24         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.436     7.055    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X56Y24         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.492     7.547    
                         clock uncertainty           -0.074     7.473    
    SLICE_X56Y24         FDCE (Recov_fdce_C_CLR)     -0.361     7.112    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.456ns (21.111%)  route 1.704ns (78.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 7.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.624    -2.345    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDPE (Prop_fdpe_C_Q)         0.456    -1.889 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.704    -0.185    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X56Y24         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.436     7.055    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X56Y24         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.492     7.547    
                         clock uncertainty           -0.074     7.473    
    SLICE_X56Y24         FDCE (Recov_fdce_C_CLR)     -0.361     7.112    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.456ns (21.111%)  route 1.704ns (78.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 7.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.624    -2.345    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDPE (Prop_fdpe_C_Q)         0.456    -1.889 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.704    -0.185    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X57Y24         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.436     7.055    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X57Y24         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.492     7.547    
                         clock uncertainty           -0.074     7.473    
    SLICE_X57Y24         FDPE (Recov_fdpe_C_PRE)     -0.359     7.114    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.456ns (21.111%)  route 1.704ns (78.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 7.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.624    -2.345    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDPE (Prop_fdpe_C_Q)         0.456    -1.889 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.704    -0.185    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X56Y24         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.436     7.055    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X56Y24         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.492     7.547    
                         clock uncertainty           -0.074     7.473    
    SLICE_X56Y24         FDCE (Recov_fdce_C_CLR)     -0.319     7.154    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  7.339    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.456ns (21.111%)  route 1.704ns (78.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 7.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.624    -2.345    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDPE (Prop_fdpe_C_Q)         0.456    -1.889 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.704    -0.185    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X56Y24         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.436     7.055    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X56Y24         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.492     7.547    
                         clock uncertainty           -0.074     7.473    
    SLICE_X56Y24         FDCE (Recov_fdce_C_CLR)     -0.319     7.154    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  7.339    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.456ns (22.358%)  route 1.584ns (77.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 7.054 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.624    -2.345    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDPE (Prop_fdpe_C_Q)         0.456    -1.889 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.584    -0.305    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X55Y24         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.435     7.054    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y24         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.492     7.546    
                         clock uncertainty           -0.074     7.472    
    SLICE_X55Y24         FDCE (Recov_fdce_C_CLR)     -0.405     7.067    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.067    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.456ns (22.358%)  route 1.584ns (77.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 7.054 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.624    -2.345    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDPE (Prop_fdpe_C_Q)         0.456    -1.889 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.584    -0.305    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X55Y24         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.435     7.054    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y24         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.492     7.546    
                         clock uncertainty           -0.074     7.472    
    SLICE_X55Y24         FDCE (Recov_fdce_C_CLR)     -0.405     7.067    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.067    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.480ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.456ns (22.599%)  route 1.562ns (77.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 7.054 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.624    -2.345    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDPE (Prop_fdpe_C_Q)         0.456    -1.889 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.562    -0.327    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X54Y25         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.435     7.054    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y25         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.492     7.546    
                         clock uncertainty           -0.074     7.472    
    SLICE_X54Y25         FDCE (Recov_fdce_C_CLR)     -0.319     7.153    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  7.480    

Slack (MET) :             7.480ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.456ns (22.599%)  route 1.562ns (77.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 7.054 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.624    -2.345    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDPE (Prop_fdpe_C_Q)         0.456    -1.889 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.562    -0.327    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X54Y25         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.435     7.054    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y25         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.492     7.546    
                         clock uncertainty           -0.074     7.472    
    SLICE_X54Y25         FDCE (Recov_fdce_C_CLR)     -0.319     7.153    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  7.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.640%)  route 0.165ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.585    -0.823    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X61Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDPE (Prop_fdpe_C_Q)         0.128    -0.695 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.165    -0.529    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X59Y29         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.853    -1.250    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y29         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.441    -0.809    
    SLICE_X59Y29         FDCE (Remov_fdce_C_CLR)     -0.146    -0.955    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.955    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.640%)  route 0.165ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.585    -0.823    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X61Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDPE (Prop_fdpe_C_Q)         0.128    -0.695 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.165    -0.529    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X59Y29         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.853    -1.250    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y29         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.441    -0.809    
    SLICE_X59Y29         FDCE (Remov_fdce_C_CLR)     -0.146    -0.955    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.955    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.640%)  route 0.165ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.585    -0.823    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X61Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDPE (Prop_fdpe_C_Q)         0.128    -0.695 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.165    -0.529    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X59Y29         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.853    -1.250    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.441    -0.809    
    SLICE_X59Y29         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.958    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.958    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.080%)  route 0.211ns (59.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.585    -0.823    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDPE (Prop_fdpe_C_Q)         0.141    -0.682 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.211    -0.471    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X59Y27         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.851    -1.252    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X59Y27         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.441    -0.811    
    SLICE_X59Y27         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.906    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.906    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.080%)  route 0.211ns (59.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.585    -0.823    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDPE (Prop_fdpe_C_Q)         0.141    -0.682 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.211    -0.471    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X59Y27         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.851    -1.252    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X59Y27         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.441    -0.811    
    SLICE_X59Y27         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.906    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.906    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.590%)  route 0.215ns (60.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.585    -0.823    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDPE (Prop_fdpe_C_Q)         0.141    -0.682 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.215    -0.467    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X58Y27         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.851    -1.252    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X58Y27         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.441    -0.811    
    SLICE_X58Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.903    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          0.903    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.590%)  route 0.215ns (60.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.585    -0.823    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDPE (Prop_fdpe_C_Q)         0.141    -0.682 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.215    -0.467    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X58Y27         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.851    -1.252    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X58Y27         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.441    -0.811    
    SLICE_X58Y27         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.906    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          0.906    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.590%)  route 0.215ns (60.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.585    -0.823    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDPE (Prop_fdpe_C_Q)         0.141    -0.682 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.215    -0.467    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X58Y27         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.851    -1.252    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X58Y27         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.441    -0.811    
    SLICE_X58Y27         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.906    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.906    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.590%)  route 0.215ns (60.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.585    -0.823    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDPE (Prop_fdpe_C_Q)         0.141    -0.682 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.215    -0.467    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X58Y27         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.851    -1.252    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X58Y27         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.441    -0.811    
    SLICE_X58Y27         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.906    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.906    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.002%)  route 0.381ns (72.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.585    -0.823    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDPE (Prop_fdpe_C_Q)         0.141    -0.682 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.381    -0.301    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X57Y27         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.824    -1.279    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X57Y27         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.461    -0.818    
    SLICE_X57Y27         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.913    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.913    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.612    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_core
  To Clock:  clk_out1_clk_core

Max Delay             1 Endpoint
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.175ns (29.764%)  route 0.413ns (70.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -1.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.853    -1.250    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y29         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDPE (Prop_fdpe_C_Q)         0.175    -1.075 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.413    -0.662    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X56Y30         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.560    -0.848    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X56Y30         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.762ns  (logic 0.367ns (48.184%)  route 0.395ns (51.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.419ns
    Source Clock Delay      (SCD):    -2.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.435    -2.946    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X51Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.367    -2.579 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.395    -2.184    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X48Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.550    -2.419    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.777ns  (logic 0.367ns (47.203%)  route 0.410ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.416ns
    Source Clock Delay      (SCD):    -2.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.437    -2.944    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X53Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.367    -2.577 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.410    -2.167    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X52Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.553    -2.416    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.794ns  (logic 0.337ns (42.463%)  route 0.457ns (57.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.419ns
    Source Clock Delay      (SCD):    -2.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.435    -2.946    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X51Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.337    -2.609 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.457    -2.152    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X48Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.550    -2.419    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.847ns  (logic 0.337ns (39.798%)  route 0.510ns (60.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.416ns
    Source Clock Delay      (SCD):    -2.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.437    -2.944    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X53Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.337    -2.607 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.510    -2.097    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X52Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.553    -2.416    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.846ns  (logic 0.337ns (39.844%)  route 0.509ns (60.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.415ns
    Source Clock Delay      (SCD):    -2.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.438    -2.943    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X51Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.337    -2.606 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.509    -2.097    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X50Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.554    -2.415    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X50Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.958ns  (logic 0.337ns (35.160%)  route 0.621ns (64.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.418ns
    Source Clock Delay      (SCD):    -2.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.435    -2.946    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X51Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.337    -2.609 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.621    -1.988    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X50Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.551    -2.418    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X50Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.972ns  (logic 0.367ns (37.759%)  route 0.605ns (62.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.419ns
    Source Clock Delay      (SCD):    -2.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.435    -2.946    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X51Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.367    -2.579 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.605    -1.974    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X48Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.550    -2.419    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.968ns  (logic 0.367ns (37.921%)  route 0.601ns (62.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.412ns
    Source Clock Delay      (SCD):    -2.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.440    -2.941    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X55Y28         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.367    -2.574 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.601    -1.973    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X54Y28         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.557    -2.412    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y28         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.979ns  (logic 0.367ns (37.485%)  route 0.612ns (62.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.416ns
    Source Clock Delay      (SCD):    -2.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.437    -2.944    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X53Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.367    -2.577 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.612    -1.965    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X52Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.553    -2.416    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X52Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.002ns  (logic 0.367ns (36.611%)  route 0.635ns (63.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.416ns
    Source Clock Delay      (SCD):    -2.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.438    -2.943    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X51Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.367    -2.576 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.635    -1.941    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X51Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.553    -2.416    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Max Delay             1 Endpoint
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.204ns (25.986%)  route 0.581ns (74.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -1.273ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y33         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDPE (Prop_fdpe_C_Q)         0.204    -1.069 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.581    -0.488    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X58Y29         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.585    -0.823    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X58Y29         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.706ns  (logic 0.337ns (47.708%)  route 0.369ns (52.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.418ns
    Source Clock Delay      (SCD):    -2.947ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.434    -2.947    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X49Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.337    -2.610 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.369    -2.241    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X53Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.551    -2.418    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.763ns  (logic 0.367ns (48.116%)  route 0.396ns (51.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.418ns
    Source Clock Delay      (SCD):    -2.947ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.434    -2.947    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X49Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.367    -2.580 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.396    -2.184    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X53Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.551    -2.418    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.784ns  (logic 0.385ns (49.129%)  route 0.399ns (50.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.416ns
    Source Clock Delay      (SCD):    -2.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.437    -2.944    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X52Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.385    -2.559 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.399    -2.160    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X56Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.553    -2.416    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.807ns  (logic 0.418ns (51.813%)  route 0.389ns (48.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.415ns
    Source Clock Delay      (SCD):    -2.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.437    -2.944    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X52Y26         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.418    -2.526 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.389    -2.137    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X54Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.554    -2.415    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.824ns  (logic 0.418ns (50.697%)  route 0.406ns (49.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.415ns
    Source Clock Delay      (SCD):    -2.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.438    -2.943    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X50Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.418    -2.525 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.406    -2.119    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X53Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.554    -2.415    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.830ns  (logic 0.418ns (50.332%)  route 0.412ns (49.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.415ns
    Source Clock Delay      (SCD):    -2.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.441    -2.940    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X56Y28         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.418    -2.522 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.412    -2.110    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X56Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.554    -2.415    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.854ns  (logic 0.367ns (42.981%)  route 0.487ns (57.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.418ns
    Source Clock Delay      (SCD):    -2.947ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.434    -2.947    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X49Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.367    -2.580 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.487    -2.093    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X53Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.551    -2.418    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.385ns (44.564%)  route 0.479ns (55.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.415ns
    Source Clock Delay      (SCD):    -2.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.438    -2.943    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X50Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.385    -2.558 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.479    -2.079    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X53Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.554    -2.415    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.887ns  (logic 0.337ns (37.988%)  route 0.550ns (62.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.418ns
    Source Clock Delay      (SCD):    -2.947ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.434    -2.947    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X49Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.337    -2.610 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.550    -2.060    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X51Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.551    -2.418    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y25         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.943ns  (logic 0.418ns (44.318%)  route 0.525ns (55.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.415ns
    Source Clock Delay      (SCD):    -2.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.438    -2.943    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X52Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.418    -2.525 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.525    -2.000    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X56Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.554    -2.415    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y27         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         24824 Endpoints
Min Delay         24824 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3_user1/studyer/user_score1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            model3_user1/studyer/user_score1/A[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        68.407ns  (logic 32.262ns (47.162%)  route 36.145ns (52.838%))
  Logic Levels:           108  (CARRY4=84 DSP48E1=1 LUT2=1 LUT3=22)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1                      0.000     0.000 r  model3_user1/studyer/user_score1/CLK
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.184     4.184 r  model3_user1/studyer/user_score1/P[23]
                         net (fo=1, routed)           1.570     5.754    model3_user1/studyer/user_score1_n_82
    SLICE_X56Y95         LUT2 (Prop_lut2_I1_O)        0.124     5.878 r  model3_user1/studyer/user_score1_i_452/O
                         net (fo=1, routed)           0.000     5.878    model3_user1/studyer/user_score1_i_452_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.391 r  model3_user1/studyer/user_score1_i_420/CO[3]
                         net (fo=1, routed)           0.000     6.391    model3_user1/studyer/user_score1_i_420_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.508 r  model3_user1/studyer/user_score1_i_415/CO[3]
                         net (fo=1, routed)           0.000     6.508    model3_user1/studyer/user_score1_i_415_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.625 r  model3_user1/studyer/user_score1_i_411/CO[3]
                         net (fo=1, routed)           0.000     6.625    model3_user1/studyer/user_score1_i_411_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.782 r  model3_user1/studyer/user_score1_i_410/CO[1]
                         net (fo=16, routed)          1.170     7.952    model3_user1/studyer/user_score1_i_410_n_2
    SLICE_X57Y93         LUT3 (Prop_lut3_I0_O)        0.332     8.284 r  model3_user1/studyer/user_score1_i_423/O
                         net (fo=1, routed)           0.000     8.284    model3_user1/studyer/user_score1_i_423_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.834 r  model3_user1/studyer/user_score1_i_397/CO[3]
                         net (fo=1, routed)           0.000     8.834    model3_user1/studyer/user_score1_i_397_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  model3_user1/studyer/user_score1_i_393/CO[3]
                         net (fo=1, routed)           0.000     8.948    model3_user1/studyer/user_score1_i_393_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.176 r  model3_user1/studyer/user_score1_i_392/CO[2]
                         net (fo=16, routed)          0.993    10.169    model3_user1/studyer/user_score1_i_392_n_1
    SLICE_X56Y91         LUT3 (Prop_lut3_I0_O)        0.313    10.482 r  model3_user1/studyer/user_score1_i_409/O
                         net (fo=1, routed)           0.000    10.482    model3_user1/studyer/user_score1_i_409_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.015 r  model3_user1/studyer/user_score1_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.015    model3_user1/studyer/user_score1_i_384_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.132 r  model3_user1/studyer/user_score1_i_379/CO[3]
                         net (fo=1, routed)           0.000    11.132    model3_user1/studyer/user_score1_i_379_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.249 r  model3_user1/studyer/user_score1_i_375/CO[3]
                         net (fo=1, routed)           0.000    11.249    model3_user1/studyer/user_score1_i_375_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.478 r  model3_user1/studyer/user_score1_i_374/CO[2]
                         net (fo=16, routed)          1.074    12.553    model3_user1/studyer/user_score1_i_374_n_1
    SLICE_X52Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    13.334 r  model3_user1/studyer/user_score1_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.334    model3_user1/studyer/user_score1_i_366_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.451 r  model3_user1/studyer/user_score1_i_361/CO[3]
                         net (fo=1, routed)           0.000    13.451    model3_user1/studyer/user_score1_i_361_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.568 r  model3_user1/studyer/user_score1_i_357/CO[3]
                         net (fo=1, routed)           0.000    13.568    model3_user1/studyer/user_score1_i_357_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.797 r  model3_user1/studyer/user_score1_i_356/CO[2]
                         net (fo=16, routed)          1.227    15.024    model3_user1/studyer/user_score1_i_356_n_1
    SLICE_X52Y98         LUT3 (Prop_lut3_I0_O)        0.310    15.334 r  model3_user1/studyer/user_score1_i_362/O
                         net (fo=1, routed)           0.000    15.334    model3_user1/studyer/user_score1_i_362_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.710 r  model3_user1/studyer/user_score1_i_339/CO[3]
                         net (fo=1, routed)           0.000    15.710    model3_user1/studyer/user_score1_i_339_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.939 r  model3_user1/studyer/user_score1_i_338/CO[2]
                         net (fo=16, routed)          1.188    17.127    model3_user1/studyer/user_score1_i_338_n_1
    SLICE_X50Y97         LUT3 (Prop_lut3_I0_O)        0.310    17.437 r  model3_user1/studyer/user_score1_i_353/O
                         net (fo=1, routed)           0.000    17.437    model3_user1/studyer/user_score1_i_353_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.813 r  model3_user1/studyer/user_score1_i_330/CO[3]
                         net (fo=1, routed)           0.000    17.813    model3_user1/studyer/user_score1_i_330_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.930 r  model3_user1/studyer/user_score1_i_325/CO[3]
                         net (fo=1, routed)           0.000    17.930    model3_user1/studyer/user_score1_i_325_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.047 r  model3_user1/studyer/user_score1_i_321/CO[3]
                         net (fo=1, routed)           0.001    18.048    model3_user1/studyer/user_score1_i_321_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.277 r  model3_user1/studyer/user_score1_i_320/CO[2]
                         net (fo=16, routed)          1.639    19.916    model3_user1/studyer/user_score1_i_320_n_1
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.310    20.226 r  model3_user1/studyer/user_score1_i_336/O
                         net (fo=1, routed)           0.000    20.226    model3_user1/studyer/user_score1_i_336_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.624 r  model3_user1/studyer/user_score1_i_312/CO[3]
                         net (fo=1, routed)           0.000    20.624    model3_user1/studyer/user_score1_i_312_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.738 r  model3_user1/studyer/user_score1_i_307/CO[3]
                         net (fo=1, routed)           0.000    20.738    model3_user1/studyer/user_score1_i_307_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.852 r  model3_user1/studyer/user_score1_i_303/CO[3]
                         net (fo=1, routed)           0.000    20.852    model3_user1/studyer/user_score1_i_303_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.080 r  model3_user1/studyer/user_score1_i_302/CO[2]
                         net (fo=16, routed)          2.043    23.123    model3_user1/studyer/user_score1_i_302_n_1
    SLICE_X53Y98         LUT3 (Prop_lut3_I0_O)        0.313    23.436 r  model3_user1/studyer/user_score1_i_306/O
                         net (fo=1, routed)           0.000    23.436    model3_user1/studyer/user_score1_i_306_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    23.972 r  model3_user1/studyer/user_score1_i_284/CO[2]
                         net (fo=16, routed)          1.549    25.520    model3_user1/studyer/user_score1_i_284_n_1
    SLICE_X48Y94         LUT3 (Prop_lut3_I0_O)        0.313    25.833 r  model3_user1/studyer/user_score1_i_301/O
                         net (fo=1, routed)           0.000    25.833    model3_user1/studyer/user_score1_i_301_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.383 r  model3_user1/studyer/user_score1_i_242/CO[3]
                         net (fo=1, routed)           0.000    26.383    model3_user1/studyer/user_score1_i_242_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  model3_user1/studyer/user_score1_i_237/CO[3]
                         net (fo=1, routed)           0.000    26.497    model3_user1/studyer/user_score1_i_237_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  model3_user1/studyer/user_score1_i_233/CO[3]
                         net (fo=1, routed)           0.000    26.611    model3_user1/studyer/user_score1_i_233_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.839 r  model3_user1/studyer/user_score1_i_232/CO[2]
                         net (fo=16, routed)          1.140    27.979    model3_user1/studyer/user_score1_i_232_n_1
    SLICE_X49Y89         LUT3 (Prop_lut3_I0_O)        0.313    28.292 r  model3_user1/studyer/user_score1_i_249/O
                         net (fo=1, routed)           0.000    28.292    model3_user1/studyer/user_score1_i_249_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.842 r  model3_user1/studyer/user_score1_i_162/CO[3]
                         net (fo=1, routed)           0.000    28.842    model3_user1/studyer/user_score1_i_162_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.956 r  model3_user1/studyer/user_score1_i_157/CO[3]
                         net (fo=1, routed)           0.000    28.956    model3_user1/studyer/user_score1_i_157_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.070 r  model3_user1/studyer/user_score1_i_153/CO[3]
                         net (fo=1, routed)           0.000    29.070    model3_user1/studyer/user_score1_i_153_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.298 r  model3_user1/studyer/user_score1_i_152/CO[2]
                         net (fo=16, routed)          1.214    30.512    model3_user1/studyer/user_score1_i_152_n_1
    SLICE_X48Y88         LUT3 (Prop_lut3_I0_O)        0.313    30.825 r  model3_user1/studyer/user_score1_i_229/O
                         net (fo=1, routed)           0.000    30.825    model3_user1/studyer/user_score1_i_229_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.226 r  model3_user1/studyer/user_score1_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.226    model3_user1/studyer/user_score1_i_146_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.340 r  model3_user1/studyer/user_score1_i_79/CO[3]
                         net (fo=1, routed)           0.000    31.340    model3_user1/studyer/user_score1_i_79_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.454 r  model3_user1/studyer/user_score1_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.454    model3_user1/studyer/user_score1_i_75_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.682 r  model3_user1/studyer/user_score1_i_74/CO[2]
                         net (fo=16, routed)          1.034    32.717    model3_user1/studyer/user_score1_i_74_n_1
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.313    33.030 r  model3_user1/studyer/user_score1_i_150/O
                         net (fo=1, routed)           0.000    33.030    model3_user1/studyer/user_score1_i_150_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.543 r  model3_user1/studyer/user_score1_i_69/CO[3]
                         net (fo=1, routed)           0.000    33.543    model3_user1/studyer/user_score1_i_69_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.660 r  model3_user1/studyer/user_score1_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.660    model3_user1/studyer/user_score1_i_21_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.889 r  model3_user1/studyer/user_score1_i_20/CO[2]
                         net (fo=16, routed)          1.660    35.548    model3_user1/studyer/user_score1_i_20_n_1
    SLICE_X53Y89         LUT3 (Prop_lut3_I0_O)        0.310    35.858 r  model3_user1/studyer/user_score1_i_222/O
                         net (fo=1, routed)           0.000    35.858    model3_user1/studyer/user_score1_i_222_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.259 r  model3_user1/studyer/user_score1_i_140/CO[3]
                         net (fo=1, routed)           0.000    36.259    model3_user1/studyer/user_score1_i_140_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.373 r  model3_user1/studyer/user_score1_i_68/CO[3]
                         net (fo=1, routed)           0.000    36.373    model3_user1/studyer/user_score1_i_68_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.487 r  model3_user1/studyer/user_score1_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.487    model3_user1/studyer/user_score1_i_19_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.715 r  model3_user1/studyer/user_score1_i_7/CO[2]
                         net (fo=17, routed)          1.554    38.269    model3_user1/studyer/A[11]
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.313    38.582 r  model3_user1/studyer/user_score1_i_250/O
                         net (fo=1, routed)           0.000    38.582    model3_user1/studyer/user_score1_i_250_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.958 r  model3_user1/studyer/user_score1_i_167/CO[3]
                         net (fo=1, routed)           0.000    38.958    model3_user1/studyer/user_score1_i_167_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.075 r  model3_user1/studyer/user_score1_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.075    model3_user1/studyer/user_score1_i_85_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.192 r  model3_user1/studyer/user_score1_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.192    model3_user1/studyer/user_score1_i_25_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.421 r  model3_user1/studyer/user_score1_i_8/CO[2]
                         net (fo=17, routed)          1.489    40.910    model3_user1/studyer/A[10]
    SLICE_X50Y86         LUT3 (Prop_lut3_I0_O)        0.310    41.220 r  model3_user1/studyer/user_score1_i_175/O
                         net (fo=1, routed)           0.000    41.220    model3_user1/studyer/user_score1_i_175_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.753 r  model3_user1/studyer/user_score1_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.753    model3_user1/studyer/user_score1_i_90_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.870 r  model3_user1/studyer/user_score1_i_29/CO[3]
                         net (fo=1, routed)           0.000    41.870    model3_user1/studyer/user_score1_i_29_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.099 r  model3_user1/studyer/user_score1_i_9/CO[2]
                         net (fo=17, routed)          1.244    43.343    model3_user1/studyer/A[9]
    SLICE_X51Y91         LUT3 (Prop_lut3_I0_O)        0.310    43.653 r  model3_user1/studyer/user_score1_i_96/O
                         net (fo=1, routed)           0.000    43.653    model3_user1/studyer/user_score1_i_96_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.054 r  model3_user1/studyer/user_score1_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.054    model3_user1/studyer/user_score1_i_33_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.282 r  model3_user1/studyer/user_score1_i_10/CO[2]
                         net (fo=17, routed)          2.063    46.345    model3_user1/studyer/A[8]
    SLICE_X51Y83         LUT3 (Prop_lut3_I0_O)        0.313    46.658 r  model3_user1/studyer/user_score1_i_261/O
                         net (fo=1, routed)           0.000    46.658    model3_user1/studyer/user_score1_i_261_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.208 r  model3_user1/studyer/user_score1_i_182/CO[3]
                         net (fo=1, routed)           0.000    47.208    model3_user1/studyer/user_score1_i_182_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.322 r  model3_user1/studyer/user_score1_i_100/CO[3]
                         net (fo=1, routed)           0.000    47.322    model3_user1/studyer/user_score1_i_100_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.436 r  model3_user1/studyer/user_score1_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.436    model3_user1/studyer/user_score1_i_37_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.686 r  model3_user1/studyer/user_score1_i_11/CO[2]
                         net (fo=18, routed)          1.224    48.910    model3_user1/studyer/A[7]
    SLICE_X48Y84         LUT3 (Prop_lut3_I0_O)        0.313    49.223 r  model3_user1/studyer/user_score1_i_262/O
                         net (fo=1, routed)           0.000    49.223    model3_user1/studyer/user_score1_i_262_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.624 r  model3_user1/studyer/user_score1_i_187/CO[3]
                         net (fo=1, routed)           0.000    49.624    model3_user1/studyer/user_score1_i_187_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.738 r  model3_user1/studyer/user_score1_i_105/CO[3]
                         net (fo=1, routed)           0.000    49.738    model3_user1/studyer/user_score1_i_105_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.852 r  model3_user1/studyer/user_score1_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.852    model3_user1/studyer/user_score1_i_41_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.102 r  model3_user1/studyer/user_score1_i_12/CO[2]
                         net (fo=18, routed)          2.264    52.366    model3_user1/studyer/A[6]
    SLICE_X50Y81         LUT3 (Prop_lut3_I0_O)        0.313    52.679 r  model3_user1/studyer/user_score1_i_265/O
                         net (fo=1, routed)           0.000    52.679    model3_user1/studyer/user_score1_i_265_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.055 r  model3_user1/studyer/user_score1_i_192/CO[3]
                         net (fo=1, routed)           0.000    53.055    model3_user1/studyer/user_score1_i_192_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.172 r  model3_user1/studyer/user_score1_i_110/CO[3]
                         net (fo=1, routed)           0.000    53.172    model3_user1/studyer/user_score1_i_110_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.289 r  model3_user1/studyer/user_score1_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.289    model3_user1/studyer/user_score1_i_45_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    53.541 r  model3_user1/studyer/user_score1_i_13/CO[2]
                         net (fo=18, routed)          1.162    54.703    model3_user1/studyer/A[5]
    SLICE_X53Y86         LUT3 (Prop_lut3_I0_O)        0.310    55.013 r  model3_user1/studyer/user_score1_i_201/O
                         net (fo=1, routed)           0.000    55.013    model3_user1/studyer/user_score1_i_201_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.545 r  model3_user1/studyer/user_score1_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.545    model3_user1/studyer/user_score1_i_115_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.659 r  model3_user1/studyer/user_score1_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.659    model3_user1/studyer/user_score1_i_49_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.909 r  model3_user1/studyer/user_score1_i_14/CO[2]
                         net (fo=18, routed)          1.634    57.543    model3_user1/studyer/A[4]
    SLICE_X52Y82         LUT3 (Prop_lut3_I0_O)        0.313    57.856 r  model3_user1/studyer/user_score1_i_273/O
                         net (fo=1, routed)           0.000    57.856    model3_user1/studyer/user_score1_i_273_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.389 r  model3_user1/studyer/user_score1_i_202/CO[3]
                         net (fo=1, routed)           0.000    58.389    model3_user1/studyer/user_score1_i_202_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.506 r  model3_user1/studyer/user_score1_i_120/CO[3]
                         net (fo=1, routed)           0.000    58.506    model3_user1/studyer/user_score1_i_120_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.623 r  model3_user1/studyer/user_score1_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.623    model3_user1/studyer/user_score1_i_53_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    58.875 r  model3_user1/studyer/user_score1_i_15/CO[2]
                         net (fo=18, routed)          1.705    60.580    model3_user1/studyer/A[3]
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.310    60.890 r  model3_user1/studyer/user_score1_i_274/O
                         net (fo=1, routed)           0.000    60.890    model3_user1/studyer/user_score1_i_274_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.291 r  model3_user1/studyer/user_score1_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.291    model3_user1/studyer/user_score1_i_207_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.405 r  model3_user1/studyer/user_score1_i_125/CO[3]
                         net (fo=1, routed)           0.000    61.405    model3_user1/studyer/user_score1_i_125_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.519 r  model3_user1/studyer/user_score1_i_57/CO[3]
                         net (fo=1, routed)           0.000    61.519    model3_user1/studyer/user_score1_i_57_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    61.769 r  model3_user1/studyer/user_score1_i_16/CO[2]
                         net (fo=18, routed)          1.825    63.594    model3_user1/studyer/A[2]
    SLICE_X53Y77         LUT3 (Prop_lut3_I0_O)        0.313    63.907 r  model3_user1/studyer/user_score1_i_277/O
                         net (fo=1, routed)           0.000    63.907    model3_user1/studyer/user_score1_i_277_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.308 r  model3_user1/studyer/user_score1_i_212/CO[3]
                         net (fo=1, routed)           0.000    64.308    model3_user1/studyer/user_score1_i_212_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.422 r  model3_user1/studyer/user_score1_i_130/CO[3]
                         net (fo=1, routed)           0.000    64.422    model3_user1/studyer/user_score1_i_130_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.536 r  model3_user1/studyer/user_score1_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.536    model3_user1/studyer/user_score1_i_61_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    64.786 r  model3_user1/studyer/user_score1_i_17/CO[2]
                         net (fo=18, routed)          1.717    66.503    model3_user1/studyer/A[1]
    SLICE_X52Y79         LUT3 (Prop_lut3_I0_O)        0.313    66.816 r  model3_user1/studyer/user_score1_i_220/O
                         net (fo=1, routed)           0.000    66.816    model3_user1/studyer/user_score1_i_220_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.349 r  model3_user1/studyer/user_score1_i_135/CO[3]
                         net (fo=1, routed)           0.000    67.349    model3_user1/studyer/user_score1_i_135_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.466 r  model3_user1/studyer/user_score1_i_65/CO[3]
                         net (fo=1, routed)           0.000    67.466    model3_user1/studyer/user_score1_i_65_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.645 r  model3_user1/studyer/user_score1_i_18/CO[1]
                         net (fo=2, routed)           0.762    68.407    model3_user1/studyer/A[0]
    DSP48_X1Y34          DSP48E1                                      r  model3_user1/studyer/user_score1/A[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/user_score1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            model3_user1/studyer/user_score_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        67.645ns  (logic 32.262ns (47.693%)  route 35.383ns (52.307%))
  Logic Levels:           108  (CARRY4=84 DSP48E1=1 LUT2=1 LUT3=22)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1                      0.000     0.000 r  model3_user1/studyer/user_score1/CLK
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.184     4.184 r  model3_user1/studyer/user_score1/P[23]
                         net (fo=1, routed)           1.570     5.754    model3_user1/studyer/user_score1_n_82
    SLICE_X56Y95         LUT2 (Prop_lut2_I1_O)        0.124     5.878 r  model3_user1/studyer/user_score1_i_452/O
                         net (fo=1, routed)           0.000     5.878    model3_user1/studyer/user_score1_i_452_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.391 r  model3_user1/studyer/user_score1_i_420/CO[3]
                         net (fo=1, routed)           0.000     6.391    model3_user1/studyer/user_score1_i_420_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.508 r  model3_user1/studyer/user_score1_i_415/CO[3]
                         net (fo=1, routed)           0.000     6.508    model3_user1/studyer/user_score1_i_415_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.625 r  model3_user1/studyer/user_score1_i_411/CO[3]
                         net (fo=1, routed)           0.000     6.625    model3_user1/studyer/user_score1_i_411_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.782 r  model3_user1/studyer/user_score1_i_410/CO[1]
                         net (fo=16, routed)          1.170     7.952    model3_user1/studyer/user_score1_i_410_n_2
    SLICE_X57Y93         LUT3 (Prop_lut3_I0_O)        0.332     8.284 r  model3_user1/studyer/user_score1_i_423/O
                         net (fo=1, routed)           0.000     8.284    model3_user1/studyer/user_score1_i_423_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.834 r  model3_user1/studyer/user_score1_i_397/CO[3]
                         net (fo=1, routed)           0.000     8.834    model3_user1/studyer/user_score1_i_397_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  model3_user1/studyer/user_score1_i_393/CO[3]
                         net (fo=1, routed)           0.000     8.948    model3_user1/studyer/user_score1_i_393_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.176 r  model3_user1/studyer/user_score1_i_392/CO[2]
                         net (fo=16, routed)          0.993    10.169    model3_user1/studyer/user_score1_i_392_n_1
    SLICE_X56Y91         LUT3 (Prop_lut3_I0_O)        0.313    10.482 r  model3_user1/studyer/user_score1_i_409/O
                         net (fo=1, routed)           0.000    10.482    model3_user1/studyer/user_score1_i_409_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.015 r  model3_user1/studyer/user_score1_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.015    model3_user1/studyer/user_score1_i_384_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.132 r  model3_user1/studyer/user_score1_i_379/CO[3]
                         net (fo=1, routed)           0.000    11.132    model3_user1/studyer/user_score1_i_379_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.249 r  model3_user1/studyer/user_score1_i_375/CO[3]
                         net (fo=1, routed)           0.000    11.249    model3_user1/studyer/user_score1_i_375_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.478 r  model3_user1/studyer/user_score1_i_374/CO[2]
                         net (fo=16, routed)          1.074    12.553    model3_user1/studyer/user_score1_i_374_n_1
    SLICE_X52Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    13.334 r  model3_user1/studyer/user_score1_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.334    model3_user1/studyer/user_score1_i_366_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.451 r  model3_user1/studyer/user_score1_i_361/CO[3]
                         net (fo=1, routed)           0.000    13.451    model3_user1/studyer/user_score1_i_361_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.568 r  model3_user1/studyer/user_score1_i_357/CO[3]
                         net (fo=1, routed)           0.000    13.568    model3_user1/studyer/user_score1_i_357_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.797 r  model3_user1/studyer/user_score1_i_356/CO[2]
                         net (fo=16, routed)          1.227    15.024    model3_user1/studyer/user_score1_i_356_n_1
    SLICE_X52Y98         LUT3 (Prop_lut3_I0_O)        0.310    15.334 r  model3_user1/studyer/user_score1_i_362/O
                         net (fo=1, routed)           0.000    15.334    model3_user1/studyer/user_score1_i_362_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.710 r  model3_user1/studyer/user_score1_i_339/CO[3]
                         net (fo=1, routed)           0.000    15.710    model3_user1/studyer/user_score1_i_339_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.939 r  model3_user1/studyer/user_score1_i_338/CO[2]
                         net (fo=16, routed)          1.188    17.127    model3_user1/studyer/user_score1_i_338_n_1
    SLICE_X50Y97         LUT3 (Prop_lut3_I0_O)        0.310    17.437 r  model3_user1/studyer/user_score1_i_353/O
                         net (fo=1, routed)           0.000    17.437    model3_user1/studyer/user_score1_i_353_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.813 r  model3_user1/studyer/user_score1_i_330/CO[3]
                         net (fo=1, routed)           0.000    17.813    model3_user1/studyer/user_score1_i_330_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.930 r  model3_user1/studyer/user_score1_i_325/CO[3]
                         net (fo=1, routed)           0.000    17.930    model3_user1/studyer/user_score1_i_325_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.047 r  model3_user1/studyer/user_score1_i_321/CO[3]
                         net (fo=1, routed)           0.001    18.048    model3_user1/studyer/user_score1_i_321_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.277 r  model3_user1/studyer/user_score1_i_320/CO[2]
                         net (fo=16, routed)          1.639    19.916    model3_user1/studyer/user_score1_i_320_n_1
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.310    20.226 r  model3_user1/studyer/user_score1_i_336/O
                         net (fo=1, routed)           0.000    20.226    model3_user1/studyer/user_score1_i_336_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.624 r  model3_user1/studyer/user_score1_i_312/CO[3]
                         net (fo=1, routed)           0.000    20.624    model3_user1/studyer/user_score1_i_312_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.738 r  model3_user1/studyer/user_score1_i_307/CO[3]
                         net (fo=1, routed)           0.000    20.738    model3_user1/studyer/user_score1_i_307_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.852 r  model3_user1/studyer/user_score1_i_303/CO[3]
                         net (fo=1, routed)           0.000    20.852    model3_user1/studyer/user_score1_i_303_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.080 r  model3_user1/studyer/user_score1_i_302/CO[2]
                         net (fo=16, routed)          2.043    23.123    model3_user1/studyer/user_score1_i_302_n_1
    SLICE_X53Y98         LUT3 (Prop_lut3_I0_O)        0.313    23.436 r  model3_user1/studyer/user_score1_i_306/O
                         net (fo=1, routed)           0.000    23.436    model3_user1/studyer/user_score1_i_306_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    23.972 r  model3_user1/studyer/user_score1_i_284/CO[2]
                         net (fo=16, routed)          1.549    25.520    model3_user1/studyer/user_score1_i_284_n_1
    SLICE_X48Y94         LUT3 (Prop_lut3_I0_O)        0.313    25.833 r  model3_user1/studyer/user_score1_i_301/O
                         net (fo=1, routed)           0.000    25.833    model3_user1/studyer/user_score1_i_301_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.383 r  model3_user1/studyer/user_score1_i_242/CO[3]
                         net (fo=1, routed)           0.000    26.383    model3_user1/studyer/user_score1_i_242_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  model3_user1/studyer/user_score1_i_237/CO[3]
                         net (fo=1, routed)           0.000    26.497    model3_user1/studyer/user_score1_i_237_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  model3_user1/studyer/user_score1_i_233/CO[3]
                         net (fo=1, routed)           0.000    26.611    model3_user1/studyer/user_score1_i_233_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.839 r  model3_user1/studyer/user_score1_i_232/CO[2]
                         net (fo=16, routed)          1.140    27.979    model3_user1/studyer/user_score1_i_232_n_1
    SLICE_X49Y89         LUT3 (Prop_lut3_I0_O)        0.313    28.292 r  model3_user1/studyer/user_score1_i_249/O
                         net (fo=1, routed)           0.000    28.292    model3_user1/studyer/user_score1_i_249_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.842 r  model3_user1/studyer/user_score1_i_162/CO[3]
                         net (fo=1, routed)           0.000    28.842    model3_user1/studyer/user_score1_i_162_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.956 r  model3_user1/studyer/user_score1_i_157/CO[3]
                         net (fo=1, routed)           0.000    28.956    model3_user1/studyer/user_score1_i_157_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.070 r  model3_user1/studyer/user_score1_i_153/CO[3]
                         net (fo=1, routed)           0.000    29.070    model3_user1/studyer/user_score1_i_153_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.298 r  model3_user1/studyer/user_score1_i_152/CO[2]
                         net (fo=16, routed)          1.214    30.512    model3_user1/studyer/user_score1_i_152_n_1
    SLICE_X48Y88         LUT3 (Prop_lut3_I0_O)        0.313    30.825 r  model3_user1/studyer/user_score1_i_229/O
                         net (fo=1, routed)           0.000    30.825    model3_user1/studyer/user_score1_i_229_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.226 r  model3_user1/studyer/user_score1_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.226    model3_user1/studyer/user_score1_i_146_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.340 r  model3_user1/studyer/user_score1_i_79/CO[3]
                         net (fo=1, routed)           0.000    31.340    model3_user1/studyer/user_score1_i_79_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.454 r  model3_user1/studyer/user_score1_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.454    model3_user1/studyer/user_score1_i_75_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.682 r  model3_user1/studyer/user_score1_i_74/CO[2]
                         net (fo=16, routed)          1.034    32.717    model3_user1/studyer/user_score1_i_74_n_1
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.313    33.030 r  model3_user1/studyer/user_score1_i_150/O
                         net (fo=1, routed)           0.000    33.030    model3_user1/studyer/user_score1_i_150_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.543 r  model3_user1/studyer/user_score1_i_69/CO[3]
                         net (fo=1, routed)           0.000    33.543    model3_user1/studyer/user_score1_i_69_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.660 r  model3_user1/studyer/user_score1_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.660    model3_user1/studyer/user_score1_i_21_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.889 r  model3_user1/studyer/user_score1_i_20/CO[2]
                         net (fo=16, routed)          1.660    35.548    model3_user1/studyer/user_score1_i_20_n_1
    SLICE_X53Y89         LUT3 (Prop_lut3_I0_O)        0.310    35.858 r  model3_user1/studyer/user_score1_i_222/O
                         net (fo=1, routed)           0.000    35.858    model3_user1/studyer/user_score1_i_222_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.259 r  model3_user1/studyer/user_score1_i_140/CO[3]
                         net (fo=1, routed)           0.000    36.259    model3_user1/studyer/user_score1_i_140_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.373 r  model3_user1/studyer/user_score1_i_68/CO[3]
                         net (fo=1, routed)           0.000    36.373    model3_user1/studyer/user_score1_i_68_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.487 r  model3_user1/studyer/user_score1_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.487    model3_user1/studyer/user_score1_i_19_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.715 r  model3_user1/studyer/user_score1_i_7/CO[2]
                         net (fo=17, routed)          1.554    38.269    model3_user1/studyer/A[11]
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.313    38.582 r  model3_user1/studyer/user_score1_i_250/O
                         net (fo=1, routed)           0.000    38.582    model3_user1/studyer/user_score1_i_250_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.958 r  model3_user1/studyer/user_score1_i_167/CO[3]
                         net (fo=1, routed)           0.000    38.958    model3_user1/studyer/user_score1_i_167_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.075 r  model3_user1/studyer/user_score1_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.075    model3_user1/studyer/user_score1_i_85_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.192 r  model3_user1/studyer/user_score1_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.192    model3_user1/studyer/user_score1_i_25_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.421 r  model3_user1/studyer/user_score1_i_8/CO[2]
                         net (fo=17, routed)          1.489    40.910    model3_user1/studyer/A[10]
    SLICE_X50Y86         LUT3 (Prop_lut3_I0_O)        0.310    41.220 r  model3_user1/studyer/user_score1_i_175/O
                         net (fo=1, routed)           0.000    41.220    model3_user1/studyer/user_score1_i_175_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.753 r  model3_user1/studyer/user_score1_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.753    model3_user1/studyer/user_score1_i_90_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.870 r  model3_user1/studyer/user_score1_i_29/CO[3]
                         net (fo=1, routed)           0.000    41.870    model3_user1/studyer/user_score1_i_29_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.099 r  model3_user1/studyer/user_score1_i_9/CO[2]
                         net (fo=17, routed)          1.244    43.343    model3_user1/studyer/A[9]
    SLICE_X51Y91         LUT3 (Prop_lut3_I0_O)        0.310    43.653 r  model3_user1/studyer/user_score1_i_96/O
                         net (fo=1, routed)           0.000    43.653    model3_user1/studyer/user_score1_i_96_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.054 r  model3_user1/studyer/user_score1_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.054    model3_user1/studyer/user_score1_i_33_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.282 r  model3_user1/studyer/user_score1_i_10/CO[2]
                         net (fo=17, routed)          2.063    46.345    model3_user1/studyer/A[8]
    SLICE_X51Y83         LUT3 (Prop_lut3_I0_O)        0.313    46.658 r  model3_user1/studyer/user_score1_i_261/O
                         net (fo=1, routed)           0.000    46.658    model3_user1/studyer/user_score1_i_261_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.208 r  model3_user1/studyer/user_score1_i_182/CO[3]
                         net (fo=1, routed)           0.000    47.208    model3_user1/studyer/user_score1_i_182_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.322 r  model3_user1/studyer/user_score1_i_100/CO[3]
                         net (fo=1, routed)           0.000    47.322    model3_user1/studyer/user_score1_i_100_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.436 r  model3_user1/studyer/user_score1_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.436    model3_user1/studyer/user_score1_i_37_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.686 r  model3_user1/studyer/user_score1_i_11/CO[2]
                         net (fo=18, routed)          1.224    48.910    model3_user1/studyer/A[7]
    SLICE_X48Y84         LUT3 (Prop_lut3_I0_O)        0.313    49.223 r  model3_user1/studyer/user_score1_i_262/O
                         net (fo=1, routed)           0.000    49.223    model3_user1/studyer/user_score1_i_262_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.624 r  model3_user1/studyer/user_score1_i_187/CO[3]
                         net (fo=1, routed)           0.000    49.624    model3_user1/studyer/user_score1_i_187_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.738 r  model3_user1/studyer/user_score1_i_105/CO[3]
                         net (fo=1, routed)           0.000    49.738    model3_user1/studyer/user_score1_i_105_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.852 r  model3_user1/studyer/user_score1_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.852    model3_user1/studyer/user_score1_i_41_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.102 r  model3_user1/studyer/user_score1_i_12/CO[2]
                         net (fo=18, routed)          2.264    52.366    model3_user1/studyer/A[6]
    SLICE_X50Y81         LUT3 (Prop_lut3_I0_O)        0.313    52.679 r  model3_user1/studyer/user_score1_i_265/O
                         net (fo=1, routed)           0.000    52.679    model3_user1/studyer/user_score1_i_265_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.055 r  model3_user1/studyer/user_score1_i_192/CO[3]
                         net (fo=1, routed)           0.000    53.055    model3_user1/studyer/user_score1_i_192_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.172 r  model3_user1/studyer/user_score1_i_110/CO[3]
                         net (fo=1, routed)           0.000    53.172    model3_user1/studyer/user_score1_i_110_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.289 r  model3_user1/studyer/user_score1_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.289    model3_user1/studyer/user_score1_i_45_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    53.541 r  model3_user1/studyer/user_score1_i_13/CO[2]
                         net (fo=18, routed)          1.162    54.703    model3_user1/studyer/A[5]
    SLICE_X53Y86         LUT3 (Prop_lut3_I0_O)        0.310    55.013 r  model3_user1/studyer/user_score1_i_201/O
                         net (fo=1, routed)           0.000    55.013    model3_user1/studyer/user_score1_i_201_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.545 r  model3_user1/studyer/user_score1_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.545    model3_user1/studyer/user_score1_i_115_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.659 r  model3_user1/studyer/user_score1_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.659    model3_user1/studyer/user_score1_i_49_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.909 r  model3_user1/studyer/user_score1_i_14/CO[2]
                         net (fo=18, routed)          1.634    57.543    model3_user1/studyer/A[4]
    SLICE_X52Y82         LUT3 (Prop_lut3_I0_O)        0.313    57.856 r  model3_user1/studyer/user_score1_i_273/O
                         net (fo=1, routed)           0.000    57.856    model3_user1/studyer/user_score1_i_273_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.389 r  model3_user1/studyer/user_score1_i_202/CO[3]
                         net (fo=1, routed)           0.000    58.389    model3_user1/studyer/user_score1_i_202_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.506 r  model3_user1/studyer/user_score1_i_120/CO[3]
                         net (fo=1, routed)           0.000    58.506    model3_user1/studyer/user_score1_i_120_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.623 r  model3_user1/studyer/user_score1_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.623    model3_user1/studyer/user_score1_i_53_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    58.875 r  model3_user1/studyer/user_score1_i_15/CO[2]
                         net (fo=18, routed)          1.705    60.580    model3_user1/studyer/A[3]
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.310    60.890 r  model3_user1/studyer/user_score1_i_274/O
                         net (fo=1, routed)           0.000    60.890    model3_user1/studyer/user_score1_i_274_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.291 r  model3_user1/studyer/user_score1_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.291    model3_user1/studyer/user_score1_i_207_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.405 r  model3_user1/studyer/user_score1_i_125/CO[3]
                         net (fo=1, routed)           0.000    61.405    model3_user1/studyer/user_score1_i_125_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.519 r  model3_user1/studyer/user_score1_i_57/CO[3]
                         net (fo=1, routed)           0.000    61.519    model3_user1/studyer/user_score1_i_57_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    61.769 r  model3_user1/studyer/user_score1_i_16/CO[2]
                         net (fo=18, routed)          1.825    63.594    model3_user1/studyer/A[2]
    SLICE_X53Y77         LUT3 (Prop_lut3_I0_O)        0.313    63.907 r  model3_user1/studyer/user_score1_i_277/O
                         net (fo=1, routed)           0.000    63.907    model3_user1/studyer/user_score1_i_277_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.308 r  model3_user1/studyer/user_score1_i_212/CO[3]
                         net (fo=1, routed)           0.000    64.308    model3_user1/studyer/user_score1_i_212_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.422 r  model3_user1/studyer/user_score1_i_130/CO[3]
                         net (fo=1, routed)           0.000    64.422    model3_user1/studyer/user_score1_i_130_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.536 r  model3_user1/studyer/user_score1_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.536    model3_user1/studyer/user_score1_i_61_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    64.786 r  model3_user1/studyer/user_score1_i_17/CO[2]
                         net (fo=18, routed)          1.717    66.503    model3_user1/studyer/A[1]
    SLICE_X52Y79         LUT3 (Prop_lut3_I0_O)        0.313    66.816 r  model3_user1/studyer/user_score1_i_220/O
                         net (fo=1, routed)           0.000    66.816    model3_user1/studyer/user_score1_i_220_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.349 r  model3_user1/studyer/user_score1_i_135/CO[3]
                         net (fo=1, routed)           0.000    67.349    model3_user1/studyer/user_score1_i_135_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.466 r  model3_user1/studyer/user_score1_i_65/CO[3]
                         net (fo=1, routed)           0.000    67.466    model3_user1/studyer/user_score1_i_65_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.645 r  model3_user1/studyer/user_score1_i_18/CO[1]
                         net (fo=2, routed)           0.000    67.645    model3_user1/studyer/A[0]
    SLICE_X52Y81         FDRE                                         r  model3_user1/studyer/user_score_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/user_score1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            model3_user1/studyer/user_score1/A[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        65.737ns  (logic 31.120ns (47.340%)  route 34.617ns (52.659%))
  Logic Levels:           104  (CARRY4=81 DSP48E1=1 LUT2=1 LUT3=21)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1                      0.000     0.000 r  model3_user1/studyer/user_score1/CLK
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.184     4.184 r  model3_user1/studyer/user_score1/P[23]
                         net (fo=1, routed)           1.570     5.754    model3_user1/studyer/user_score1_n_82
    SLICE_X56Y95         LUT2 (Prop_lut2_I1_O)        0.124     5.878 r  model3_user1/studyer/user_score1_i_452/O
                         net (fo=1, routed)           0.000     5.878    model3_user1/studyer/user_score1_i_452_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.391 r  model3_user1/studyer/user_score1_i_420/CO[3]
                         net (fo=1, routed)           0.000     6.391    model3_user1/studyer/user_score1_i_420_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.508 r  model3_user1/studyer/user_score1_i_415/CO[3]
                         net (fo=1, routed)           0.000     6.508    model3_user1/studyer/user_score1_i_415_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.625 r  model3_user1/studyer/user_score1_i_411/CO[3]
                         net (fo=1, routed)           0.000     6.625    model3_user1/studyer/user_score1_i_411_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.782 r  model3_user1/studyer/user_score1_i_410/CO[1]
                         net (fo=16, routed)          1.170     7.952    model3_user1/studyer/user_score1_i_410_n_2
    SLICE_X57Y93         LUT3 (Prop_lut3_I0_O)        0.332     8.284 r  model3_user1/studyer/user_score1_i_423/O
                         net (fo=1, routed)           0.000     8.284    model3_user1/studyer/user_score1_i_423_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.834 r  model3_user1/studyer/user_score1_i_397/CO[3]
                         net (fo=1, routed)           0.000     8.834    model3_user1/studyer/user_score1_i_397_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  model3_user1/studyer/user_score1_i_393/CO[3]
                         net (fo=1, routed)           0.000     8.948    model3_user1/studyer/user_score1_i_393_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.176 r  model3_user1/studyer/user_score1_i_392/CO[2]
                         net (fo=16, routed)          0.993    10.169    model3_user1/studyer/user_score1_i_392_n_1
    SLICE_X56Y91         LUT3 (Prop_lut3_I0_O)        0.313    10.482 r  model3_user1/studyer/user_score1_i_409/O
                         net (fo=1, routed)           0.000    10.482    model3_user1/studyer/user_score1_i_409_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.015 r  model3_user1/studyer/user_score1_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.015    model3_user1/studyer/user_score1_i_384_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.132 r  model3_user1/studyer/user_score1_i_379/CO[3]
                         net (fo=1, routed)           0.000    11.132    model3_user1/studyer/user_score1_i_379_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.249 r  model3_user1/studyer/user_score1_i_375/CO[3]
                         net (fo=1, routed)           0.000    11.249    model3_user1/studyer/user_score1_i_375_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.478 r  model3_user1/studyer/user_score1_i_374/CO[2]
                         net (fo=16, routed)          1.074    12.553    model3_user1/studyer/user_score1_i_374_n_1
    SLICE_X52Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    13.334 r  model3_user1/studyer/user_score1_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.334    model3_user1/studyer/user_score1_i_366_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.451 r  model3_user1/studyer/user_score1_i_361/CO[3]
                         net (fo=1, routed)           0.000    13.451    model3_user1/studyer/user_score1_i_361_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.568 r  model3_user1/studyer/user_score1_i_357/CO[3]
                         net (fo=1, routed)           0.000    13.568    model3_user1/studyer/user_score1_i_357_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.797 r  model3_user1/studyer/user_score1_i_356/CO[2]
                         net (fo=16, routed)          1.227    15.024    model3_user1/studyer/user_score1_i_356_n_1
    SLICE_X52Y98         LUT3 (Prop_lut3_I0_O)        0.310    15.334 r  model3_user1/studyer/user_score1_i_362/O
                         net (fo=1, routed)           0.000    15.334    model3_user1/studyer/user_score1_i_362_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.710 r  model3_user1/studyer/user_score1_i_339/CO[3]
                         net (fo=1, routed)           0.000    15.710    model3_user1/studyer/user_score1_i_339_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.939 r  model3_user1/studyer/user_score1_i_338/CO[2]
                         net (fo=16, routed)          1.188    17.127    model3_user1/studyer/user_score1_i_338_n_1
    SLICE_X50Y97         LUT3 (Prop_lut3_I0_O)        0.310    17.437 r  model3_user1/studyer/user_score1_i_353/O
                         net (fo=1, routed)           0.000    17.437    model3_user1/studyer/user_score1_i_353_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.813 r  model3_user1/studyer/user_score1_i_330/CO[3]
                         net (fo=1, routed)           0.000    17.813    model3_user1/studyer/user_score1_i_330_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.930 r  model3_user1/studyer/user_score1_i_325/CO[3]
                         net (fo=1, routed)           0.000    17.930    model3_user1/studyer/user_score1_i_325_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.047 r  model3_user1/studyer/user_score1_i_321/CO[3]
                         net (fo=1, routed)           0.001    18.048    model3_user1/studyer/user_score1_i_321_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.277 r  model3_user1/studyer/user_score1_i_320/CO[2]
                         net (fo=16, routed)          1.639    19.916    model3_user1/studyer/user_score1_i_320_n_1
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.310    20.226 r  model3_user1/studyer/user_score1_i_336/O
                         net (fo=1, routed)           0.000    20.226    model3_user1/studyer/user_score1_i_336_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.624 r  model3_user1/studyer/user_score1_i_312/CO[3]
                         net (fo=1, routed)           0.000    20.624    model3_user1/studyer/user_score1_i_312_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.738 r  model3_user1/studyer/user_score1_i_307/CO[3]
                         net (fo=1, routed)           0.000    20.738    model3_user1/studyer/user_score1_i_307_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.852 r  model3_user1/studyer/user_score1_i_303/CO[3]
                         net (fo=1, routed)           0.000    20.852    model3_user1/studyer/user_score1_i_303_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.080 r  model3_user1/studyer/user_score1_i_302/CO[2]
                         net (fo=16, routed)          2.043    23.123    model3_user1/studyer/user_score1_i_302_n_1
    SLICE_X53Y98         LUT3 (Prop_lut3_I0_O)        0.313    23.436 r  model3_user1/studyer/user_score1_i_306/O
                         net (fo=1, routed)           0.000    23.436    model3_user1/studyer/user_score1_i_306_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    23.972 r  model3_user1/studyer/user_score1_i_284/CO[2]
                         net (fo=16, routed)          1.549    25.520    model3_user1/studyer/user_score1_i_284_n_1
    SLICE_X48Y94         LUT3 (Prop_lut3_I0_O)        0.313    25.833 r  model3_user1/studyer/user_score1_i_301/O
                         net (fo=1, routed)           0.000    25.833    model3_user1/studyer/user_score1_i_301_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.383 r  model3_user1/studyer/user_score1_i_242/CO[3]
                         net (fo=1, routed)           0.000    26.383    model3_user1/studyer/user_score1_i_242_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  model3_user1/studyer/user_score1_i_237/CO[3]
                         net (fo=1, routed)           0.000    26.497    model3_user1/studyer/user_score1_i_237_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  model3_user1/studyer/user_score1_i_233/CO[3]
                         net (fo=1, routed)           0.000    26.611    model3_user1/studyer/user_score1_i_233_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.839 r  model3_user1/studyer/user_score1_i_232/CO[2]
                         net (fo=16, routed)          1.140    27.979    model3_user1/studyer/user_score1_i_232_n_1
    SLICE_X49Y89         LUT3 (Prop_lut3_I0_O)        0.313    28.292 r  model3_user1/studyer/user_score1_i_249/O
                         net (fo=1, routed)           0.000    28.292    model3_user1/studyer/user_score1_i_249_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.842 r  model3_user1/studyer/user_score1_i_162/CO[3]
                         net (fo=1, routed)           0.000    28.842    model3_user1/studyer/user_score1_i_162_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.956 r  model3_user1/studyer/user_score1_i_157/CO[3]
                         net (fo=1, routed)           0.000    28.956    model3_user1/studyer/user_score1_i_157_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.070 r  model3_user1/studyer/user_score1_i_153/CO[3]
                         net (fo=1, routed)           0.000    29.070    model3_user1/studyer/user_score1_i_153_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.298 r  model3_user1/studyer/user_score1_i_152/CO[2]
                         net (fo=16, routed)          1.214    30.512    model3_user1/studyer/user_score1_i_152_n_1
    SLICE_X48Y88         LUT3 (Prop_lut3_I0_O)        0.313    30.825 r  model3_user1/studyer/user_score1_i_229/O
                         net (fo=1, routed)           0.000    30.825    model3_user1/studyer/user_score1_i_229_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.226 r  model3_user1/studyer/user_score1_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.226    model3_user1/studyer/user_score1_i_146_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.340 r  model3_user1/studyer/user_score1_i_79/CO[3]
                         net (fo=1, routed)           0.000    31.340    model3_user1/studyer/user_score1_i_79_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.454 r  model3_user1/studyer/user_score1_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.454    model3_user1/studyer/user_score1_i_75_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.682 r  model3_user1/studyer/user_score1_i_74/CO[2]
                         net (fo=16, routed)          1.034    32.717    model3_user1/studyer/user_score1_i_74_n_1
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.313    33.030 r  model3_user1/studyer/user_score1_i_150/O
                         net (fo=1, routed)           0.000    33.030    model3_user1/studyer/user_score1_i_150_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.543 r  model3_user1/studyer/user_score1_i_69/CO[3]
                         net (fo=1, routed)           0.000    33.543    model3_user1/studyer/user_score1_i_69_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.660 r  model3_user1/studyer/user_score1_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.660    model3_user1/studyer/user_score1_i_21_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.889 r  model3_user1/studyer/user_score1_i_20/CO[2]
                         net (fo=16, routed)          1.660    35.548    model3_user1/studyer/user_score1_i_20_n_1
    SLICE_X53Y89         LUT3 (Prop_lut3_I0_O)        0.310    35.858 r  model3_user1/studyer/user_score1_i_222/O
                         net (fo=1, routed)           0.000    35.858    model3_user1/studyer/user_score1_i_222_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.259 r  model3_user1/studyer/user_score1_i_140/CO[3]
                         net (fo=1, routed)           0.000    36.259    model3_user1/studyer/user_score1_i_140_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.373 r  model3_user1/studyer/user_score1_i_68/CO[3]
                         net (fo=1, routed)           0.000    36.373    model3_user1/studyer/user_score1_i_68_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.487 r  model3_user1/studyer/user_score1_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.487    model3_user1/studyer/user_score1_i_19_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.715 r  model3_user1/studyer/user_score1_i_7/CO[2]
                         net (fo=17, routed)          1.554    38.269    model3_user1/studyer/A[11]
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.313    38.582 r  model3_user1/studyer/user_score1_i_250/O
                         net (fo=1, routed)           0.000    38.582    model3_user1/studyer/user_score1_i_250_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.958 r  model3_user1/studyer/user_score1_i_167/CO[3]
                         net (fo=1, routed)           0.000    38.958    model3_user1/studyer/user_score1_i_167_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.075 r  model3_user1/studyer/user_score1_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.075    model3_user1/studyer/user_score1_i_85_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.192 r  model3_user1/studyer/user_score1_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.192    model3_user1/studyer/user_score1_i_25_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.421 r  model3_user1/studyer/user_score1_i_8/CO[2]
                         net (fo=17, routed)          1.489    40.910    model3_user1/studyer/A[10]
    SLICE_X50Y86         LUT3 (Prop_lut3_I0_O)        0.310    41.220 r  model3_user1/studyer/user_score1_i_175/O
                         net (fo=1, routed)           0.000    41.220    model3_user1/studyer/user_score1_i_175_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.753 r  model3_user1/studyer/user_score1_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.753    model3_user1/studyer/user_score1_i_90_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.870 r  model3_user1/studyer/user_score1_i_29/CO[3]
                         net (fo=1, routed)           0.000    41.870    model3_user1/studyer/user_score1_i_29_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.099 r  model3_user1/studyer/user_score1_i_9/CO[2]
                         net (fo=17, routed)          1.244    43.343    model3_user1/studyer/A[9]
    SLICE_X51Y91         LUT3 (Prop_lut3_I0_O)        0.310    43.653 r  model3_user1/studyer/user_score1_i_96/O
                         net (fo=1, routed)           0.000    43.653    model3_user1/studyer/user_score1_i_96_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.054 r  model3_user1/studyer/user_score1_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.054    model3_user1/studyer/user_score1_i_33_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.282 r  model3_user1/studyer/user_score1_i_10/CO[2]
                         net (fo=17, routed)          2.063    46.345    model3_user1/studyer/A[8]
    SLICE_X51Y83         LUT3 (Prop_lut3_I0_O)        0.313    46.658 r  model3_user1/studyer/user_score1_i_261/O
                         net (fo=1, routed)           0.000    46.658    model3_user1/studyer/user_score1_i_261_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.208 r  model3_user1/studyer/user_score1_i_182/CO[3]
                         net (fo=1, routed)           0.000    47.208    model3_user1/studyer/user_score1_i_182_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.322 r  model3_user1/studyer/user_score1_i_100/CO[3]
                         net (fo=1, routed)           0.000    47.322    model3_user1/studyer/user_score1_i_100_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.436 r  model3_user1/studyer/user_score1_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.436    model3_user1/studyer/user_score1_i_37_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.686 r  model3_user1/studyer/user_score1_i_11/CO[2]
                         net (fo=18, routed)          1.224    48.910    model3_user1/studyer/A[7]
    SLICE_X48Y84         LUT3 (Prop_lut3_I0_O)        0.313    49.223 r  model3_user1/studyer/user_score1_i_262/O
                         net (fo=1, routed)           0.000    49.223    model3_user1/studyer/user_score1_i_262_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.624 r  model3_user1/studyer/user_score1_i_187/CO[3]
                         net (fo=1, routed)           0.000    49.624    model3_user1/studyer/user_score1_i_187_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.738 r  model3_user1/studyer/user_score1_i_105/CO[3]
                         net (fo=1, routed)           0.000    49.738    model3_user1/studyer/user_score1_i_105_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.852 r  model3_user1/studyer/user_score1_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.852    model3_user1/studyer/user_score1_i_41_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.102 r  model3_user1/studyer/user_score1_i_12/CO[2]
                         net (fo=18, routed)          2.264    52.366    model3_user1/studyer/A[6]
    SLICE_X50Y81         LUT3 (Prop_lut3_I0_O)        0.313    52.679 r  model3_user1/studyer/user_score1_i_265/O
                         net (fo=1, routed)           0.000    52.679    model3_user1/studyer/user_score1_i_265_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.055 r  model3_user1/studyer/user_score1_i_192/CO[3]
                         net (fo=1, routed)           0.000    53.055    model3_user1/studyer/user_score1_i_192_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.172 r  model3_user1/studyer/user_score1_i_110/CO[3]
                         net (fo=1, routed)           0.000    53.172    model3_user1/studyer/user_score1_i_110_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.289 r  model3_user1/studyer/user_score1_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.289    model3_user1/studyer/user_score1_i_45_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    53.541 r  model3_user1/studyer/user_score1_i_13/CO[2]
                         net (fo=18, routed)          1.162    54.703    model3_user1/studyer/A[5]
    SLICE_X53Y86         LUT3 (Prop_lut3_I0_O)        0.310    55.013 r  model3_user1/studyer/user_score1_i_201/O
                         net (fo=1, routed)           0.000    55.013    model3_user1/studyer/user_score1_i_201_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.545 r  model3_user1/studyer/user_score1_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.545    model3_user1/studyer/user_score1_i_115_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.659 r  model3_user1/studyer/user_score1_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.659    model3_user1/studyer/user_score1_i_49_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.909 r  model3_user1/studyer/user_score1_i_14/CO[2]
                         net (fo=18, routed)          1.634    57.543    model3_user1/studyer/A[4]
    SLICE_X52Y82         LUT3 (Prop_lut3_I0_O)        0.313    57.856 r  model3_user1/studyer/user_score1_i_273/O
                         net (fo=1, routed)           0.000    57.856    model3_user1/studyer/user_score1_i_273_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.389 r  model3_user1/studyer/user_score1_i_202/CO[3]
                         net (fo=1, routed)           0.000    58.389    model3_user1/studyer/user_score1_i_202_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.506 r  model3_user1/studyer/user_score1_i_120/CO[3]
                         net (fo=1, routed)           0.000    58.506    model3_user1/studyer/user_score1_i_120_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.623 r  model3_user1/studyer/user_score1_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.623    model3_user1/studyer/user_score1_i_53_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    58.875 r  model3_user1/studyer/user_score1_i_15/CO[2]
                         net (fo=18, routed)          1.705    60.580    model3_user1/studyer/A[3]
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.310    60.890 r  model3_user1/studyer/user_score1_i_274/O
                         net (fo=1, routed)           0.000    60.890    model3_user1/studyer/user_score1_i_274_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.291 r  model3_user1/studyer/user_score1_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.291    model3_user1/studyer/user_score1_i_207_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.405 r  model3_user1/studyer/user_score1_i_125/CO[3]
                         net (fo=1, routed)           0.000    61.405    model3_user1/studyer/user_score1_i_125_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.519 r  model3_user1/studyer/user_score1_i_57/CO[3]
                         net (fo=1, routed)           0.000    61.519    model3_user1/studyer/user_score1_i_57_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    61.769 r  model3_user1/studyer/user_score1_i_16/CO[2]
                         net (fo=18, routed)          1.825    63.594    model3_user1/studyer/A[2]
    SLICE_X53Y77         LUT3 (Prop_lut3_I0_O)        0.313    63.907 r  model3_user1/studyer/user_score1_i_277/O
                         net (fo=1, routed)           0.000    63.907    model3_user1/studyer/user_score1_i_277_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.308 r  model3_user1/studyer/user_score1_i_212/CO[3]
                         net (fo=1, routed)           0.000    64.308    model3_user1/studyer/user_score1_i_212_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.422 r  model3_user1/studyer/user_score1_i_130/CO[3]
                         net (fo=1, routed)           0.000    64.422    model3_user1/studyer/user_score1_i_130_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.536 r  model3_user1/studyer/user_score1_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.536    model3_user1/studyer/user_score1_i_61_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    64.786 r  model3_user1/studyer/user_score1_i_17/CO[2]
                         net (fo=18, routed)          0.951    65.737    model3_user1/studyer/A[1]
    DSP48_X1Y34          DSP48E1                                      r  model3_user1/studyer/user_score1/A[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/user_times_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/user_score1/A[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        65.239ns  (logic 29.677ns (45.489%)  route 35.562ns (54.510%))
  Logic Levels:           106  (CARRY4=81 FDRE=1 LUT1=1 LUT3=23)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE                         0.000     0.000 r  model3_user2/studyer/user_times_reg[1]/C
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.693     0.693 r  model3_user2/studyer/user_times_reg[1]/Q
                         net (fo=4, routed)           1.142     1.835    model3_user2/studyer/user_times_reg[1]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.211 f  model3_user2/studyer/user_score1_i_228__0/O[0]
                         net (fo=25, routed)          2.970     5.181    model3_user2/studyer/user_score1__1[1]
    SLICE_X52Y110        LUT1 (Prop_lut1_I0_O)        0.295     5.476 r  model3_user2/studyer/user_score1_i_451__0/O
                         net (fo=1, routed)           0.000     5.476    model3_user2/studyer/user_score1_i_451__0_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.009 r  model3_user2/studyer/user_score1_i_420__0/CO[3]
                         net (fo=1, routed)           0.000     6.009    model3_user2/studyer/user_score1_i_420__0_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.126 r  model3_user2/studyer/user_score1_i_415__0/CO[3]
                         net (fo=1, routed)           0.000     6.126    model3_user2/studyer/user_score1_i_415__0_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.243 r  model3_user2/studyer/user_score1_i_411__0/CO[3]
                         net (fo=1, routed)           0.000     6.243    model3_user2/studyer/user_score1_i_411__0_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.400 r  model3_user2/studyer/user_score1_i_410__0/CO[1]
                         net (fo=16, routed)          1.045     7.445    model3_user2/studyer/user_score1_i_410__0_n_2
    SLICE_X53Y111        LUT3 (Prop_lut3_I0_O)        0.332     7.777 r  model3_user2/studyer/user_score1_i_427__0/O
                         net (fo=1, routed)           0.000     7.777    model3_user2/studyer/user_score1_i_427__0_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.327 r  model3_user2/studyer/user_score1_i_402__0/CO[3]
                         net (fo=1, routed)           0.000     8.327    model3_user2/studyer/user_score1_i_402__0_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  model3_user2/studyer/user_score1_i_397__0/CO[3]
                         net (fo=1, routed)           0.000     8.441    model3_user2/studyer/user_score1_i_397__0_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.555 r  model3_user2/studyer/user_score1_i_393__0/CO[3]
                         net (fo=1, routed)           0.000     8.555    model3_user2/studyer/user_score1_i_393__0_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.783 r  model3_user2/studyer/user_score1_i_392__0/CO[2]
                         net (fo=16, routed)          1.653    10.436    model3_user2/studyer/user_score1_i_392__0_n_1
    SLICE_X48Y109        LUT3 (Prop_lut3_I0_O)        0.313    10.749 r  model3_user2/studyer/user_score1_i_409__0/O
                         net (fo=1, routed)           0.000    10.749    model3_user2/studyer/user_score1_i_409__0_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.299 r  model3_user2/studyer/user_score1_i_384__0/CO[3]
                         net (fo=1, routed)           0.000    11.299    model3_user2/studyer/user_score1_i_384__0_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.413 r  model3_user2/studyer/user_score1_i_379__0/CO[3]
                         net (fo=1, routed)           0.000    11.413    model3_user2/studyer/user_score1_i_379__0_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.527 r  model3_user2/studyer/user_score1_i_375__0/CO[3]
                         net (fo=1, routed)           0.000    11.527    model3_user2/studyer/user_score1_i_375__0_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.755 r  model3_user2/studyer/user_score1_i_374__0/CO[2]
                         net (fo=16, routed)          1.334    13.089    model3_user2/studyer/user_score1_i_374__0_n_1
    SLICE_X49Y107        LUT3 (Prop_lut3_I0_O)        0.313    13.402 r  model3_user2/studyer/user_score1_i_389__0/O
                         net (fo=1, routed)           0.000    13.402    model3_user2/studyer/user_score1_i_389__0_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.803 r  model3_user2/studyer/user_score1_i_366__0/CO[3]
                         net (fo=1, routed)           0.000    13.803    model3_user2/studyer/user_score1_i_366__0_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  model3_user2/studyer/user_score1_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    13.917    model3_user2/studyer/user_score1_i_361__0_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  model3_user2/studyer/user_score1_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    14.031    model3_user2/studyer/user_score1_i_357__0_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.259 r  model3_user2/studyer/user_score1_i_356__0/CO[2]
                         net (fo=16, routed)          1.222    15.482    model3_user2/studyer/user_score1_i_356__0_n_1
    SLICE_X50Y111        LUT3 (Prop_lut3_I0_O)        0.313    15.795 r  model3_user2/studyer/user_score1_i_364__0/O
                         net (fo=1, routed)           0.000    15.795    model3_user2/studyer/user_score1_i_364__0_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.328 r  model3_user2/studyer/user_score1_i_339__0/CO[3]
                         net (fo=1, routed)           0.000    16.328    model3_user2/studyer/user_score1_i_339__0_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.557 r  model3_user2/studyer/user_score1_i_338__0/CO[2]
                         net (fo=16, routed)          1.206    17.762    model3_user2/studyer/user_score1_i_338__0_n_1
    SLICE_X49Y113        LUT3 (Prop_lut3_I0_O)        0.310    18.072 r  model3_user2/studyer/user_score1_i_346__0/O
                         net (fo=1, routed)           0.000    18.072    model3_user2/studyer/user_score1_i_346__0_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.622 r  model3_user2/studyer/user_score1_i_321__0/CO[3]
                         net (fo=1, routed)           0.000    18.622    model3_user2/studyer/user_score1_i_321__0_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.850 r  model3_user2/studyer/user_score1_i_320__0/CO[2]
                         net (fo=16, routed)          1.174    20.025    model3_user2/studyer/user_score1_i_320__0_n_1
    SLICE_X51Y111        LUT3 (Prop_lut3_I0_O)        0.313    20.338 r  model3_user2/studyer/user_score1_i_337__0/O
                         net (fo=1, routed)           0.000    20.338    model3_user2/studyer/user_score1_i_337__0_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.888 r  model3_user2/studyer/user_score1_i_312__0/CO[3]
                         net (fo=1, routed)           0.000    20.888    model3_user2/studyer/user_score1_i_312__0_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.002 r  model3_user2/studyer/user_score1_i_307__0/CO[3]
                         net (fo=1, routed)           0.000    21.002    model3_user2/studyer/user_score1_i_307__0_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.116 r  model3_user2/studyer/user_score1_i_303__0/CO[3]
                         net (fo=1, routed)           0.000    21.116    model3_user2/studyer/user_score1_i_303__0_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.344 r  model3_user2/studyer/user_score1_i_302__0/CO[2]
                         net (fo=16, routed)          1.903    23.247    model3_user2/studyer/user_score1_i_302__0_n_1
    SLICE_X51Y107        LUT3 (Prop_lut3_I0_O)        0.313    23.560 r  model3_user2/studyer/user_score1_i_319__0/O
                         net (fo=1, routed)           0.000    23.560    model3_user2/studyer/user_score1_i_319__0_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.110 r  model3_user2/studyer/user_score1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    24.110    model3_user2/studyer/user_score1_i_294__0_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.224 r  model3_user2/studyer/user_score1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    24.224    model3_user2/studyer/user_score1_i_289__0_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.338 r  model3_user2/studyer/user_score1_i_285__0/CO[3]
                         net (fo=1, routed)           0.000    24.338    model3_user2/studyer/user_score1_i_285__0_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.566 r  model3_user2/studyer/user_score1_i_284__0/CO[2]
                         net (fo=16, routed)          1.302    25.868    model3_user2/studyer/user_score1_i_284__0_n_1
    SLICE_X53Y107        LUT3 (Prop_lut3_I0_O)        0.313    26.181 r  model3_user2/studyer/user_score1_i_301__0/O
                         net (fo=1, routed)           0.000    26.181    model3_user2/studyer/user_score1_i_301__0_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.731 r  model3_user2/studyer/user_score1_i_242__0/CO[3]
                         net (fo=1, routed)           0.000    26.731    model3_user2/studyer/user_score1_i_242__0_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.845 r  model3_user2/studyer/user_score1_i_237__0/CO[3]
                         net (fo=1, routed)           0.000    26.845    model3_user2/studyer/user_score1_i_237__0_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.959 r  model3_user2/studyer/user_score1_i_233__0/CO[3]
                         net (fo=1, routed)           0.000    26.959    model3_user2/studyer/user_score1_i_233__0_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.181 r  model3_user2/studyer/user_score1_i_232__0/O[0]
                         net (fo=2, routed)           1.321    28.502    model3_user2/studyer/user_score1_i_232__0_n_7
    SLICE_X54Y113        LUT3 (Prop_lut3_I2_O)        0.299    28.801 r  model3_user2/studyer/user_score1_i_235__0/O
                         net (fo=1, routed)           0.000    28.801    model3_user2/studyer/user_score1_i_235__0_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    29.375 r  model3_user2/studyer/user_score1_i_152__0/CO[2]
                         net (fo=16, routed)          1.196    30.571    model3_user2/studyer/user_score1_i_152__0_n_1
    SLICE_X56Y108        LUT3 (Prop_lut3_I0_O)        0.310    30.881 r  model3_user2/studyer/user_score1_i_231__0/O
                         net (fo=1, routed)           0.000    30.881    model3_user2/studyer/user_score1_i_231__0_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.414 r  model3_user2/studyer/user_score1_i_146__0/CO[3]
                         net (fo=1, routed)           0.000    31.414    model3_user2/studyer/user_score1_i_146__0_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.531 r  model3_user2/studyer/user_score1_i_79__0/CO[3]
                         net (fo=1, routed)           0.000    31.531    model3_user2/studyer/user_score1_i_79__0_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.648 r  model3_user2/studyer/user_score1_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    31.648    model3_user2/studyer/user_score1_i_75__0_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.877 r  model3_user2/studyer/user_score1_i_74__0/CO[2]
                         net (fo=16, routed)          1.380    33.257    model3_user2/studyer/user_score1_i_74__0_n_1
    SLICE_X57Y107        LUT3 (Prop_lut3_I0_O)        0.310    33.567 r  model3_user2/studyer/user_score1_i_227__0/O
                         net (fo=1, routed)           0.000    33.567    model3_user2/studyer/user_score1_i_227__0_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.117 r  model3_user2/studyer/user_score1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    34.117    model3_user2/studyer/user_score1_i_141__0_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.231 r  model3_user2/studyer/user_score1_i_69__0/CO[3]
                         net (fo=1, routed)           0.000    34.231    model3_user2/studyer/user_score1_i_69__0_n_0
    SLICE_X57Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.345 r  model3_user2/studyer/user_score1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    34.345    model3_user2/studyer/user_score1_i_21__0_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.573 r  model3_user2/studyer/user_score1_i_20__0/CO[2]
                         net (fo=16, routed)          1.323    35.897    model3_user2/studyer/user_score1_i_20__0_n_1
    SLICE_X57Y114        LUT3 (Prop_lut3_I0_O)        0.313    36.210 r  model3_user2/studyer/user_score1_i_23__0/O
                         net (fo=1, routed)           0.000    36.210    model3_user2/studyer/user_score1_i_23__0_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    36.780 r  model3_user2/studyer/user_score1_i_7__0/CO[2]
                         net (fo=17, routed)          1.482    38.262    model3_user2/studyer/A[11]
    SLICE_X55Y111        LUT3 (Prop_lut3_I0_O)        0.313    38.575 r  model3_user2/studyer/user_score1_i_252__0/O
                         net (fo=1, routed)           0.000    38.575    model3_user2/studyer/user_score1_i_252__0_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.125 r  model3_user2/studyer/user_score1_i_167__0/CO[3]
                         net (fo=1, routed)           0.000    39.125    model3_user2/studyer/user_score1_i_167__0_n_0
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.239 r  model3_user2/studyer/user_score1_i_85__0/CO[3]
                         net (fo=1, routed)           0.000    39.239    model3_user2/studyer/user_score1_i_85__0_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.353 r  model3_user2/studyer/user_score1_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    39.353    model3_user2/studyer/user_score1_i_25__0_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.581 r  model3_user2/studyer/user_score1_i_8__0/CO[2]
                         net (fo=17, routed)          1.413    40.994    model3_user2/studyer/A[10]
    SLICE_X54Y116        LUT3 (Prop_lut3_I0_O)        0.313    41.307 r  model3_user2/studyer/user_score1_i_93__0/O
                         net (fo=1, routed)           0.000    41.307    model3_user2/studyer/user_score1_i_93__0_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.840 r  model3_user2/studyer/user_score1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    41.840    model3_user2/studyer/user_score1_i_29__0_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.069 r  model3_user2/studyer/user_score1_i_9__0/CO[2]
                         net (fo=17, routed)          1.442    43.511    model3_user2/studyer/A[9]
    SLICE_X54Y106        LUT3 (Prop_lut3_I0_O)        0.310    43.821 r  model3_user2/studyer/user_score1_i_256__0/O
                         net (fo=1, routed)           0.000    43.821    model3_user2/studyer/user_score1_i_256__0_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.197 r  model3_user2/studyer/user_score1_i_177__0/CO[3]
                         net (fo=1, routed)           0.000    44.197    model3_user2/studyer/user_score1_i_177__0_n_0
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.314 r  model3_user2/studyer/user_score1_i_95__0/CO[3]
                         net (fo=1, routed)           0.000    44.314    model3_user2/studyer/user_score1_i_95__0_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.431 r  model3_user2/studyer/user_score1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    44.431    model3_user2/studyer/user_score1_i_33__0_n_0
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.660 r  model3_user2/studyer/user_score1_i_10__0/CO[2]
                         net (fo=17, routed)          1.074    45.733    model3_user2/studyer/A[8]
    SLICE_X55Y107        LUT3 (Prop_lut3_I0_O)        0.310    46.043 r  model3_user2/studyer/user_score1_i_259__0/O
                         net (fo=1, routed)           0.000    46.043    model3_user2/studyer/user_score1_i_259__0_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.444 r  model3_user2/studyer/user_score1_i_182__0/CO[3]
                         net (fo=1, routed)           0.000    46.444    model3_user2/studyer/user_score1_i_182__0_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.558 r  model3_user2/studyer/user_score1_i_100__0/CO[3]
                         net (fo=1, routed)           0.000    46.558    model3_user2/studyer/user_score1_i_100__0_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.672 r  model3_user2/studyer/user_score1_i_37__0/CO[3]
                         net (fo=1, routed)           0.000    46.672    model3_user2/studyer/user_score1_i_37__0_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    46.922 r  model3_user2/studyer/user_score1_i_11__0/CO[2]
                         net (fo=18, routed)          1.396    48.318    model3_user2/studyer/A[7]
    SLICE_X53Y103        LUT3 (Prop_lut3_I0_O)        0.313    48.631 r  model3_user2/studyer/user_score1_i_264__0/O
                         net (fo=1, routed)           0.000    48.631    model3_user2/studyer/user_score1_i_264__0_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.181 r  model3_user2/studyer/user_score1_i_187__0/CO[3]
                         net (fo=1, routed)           0.000    49.181    model3_user2/studyer/user_score1_i_187__0_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.295 r  model3_user2/studyer/user_score1_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    49.295    model3_user2/studyer/user_score1_i_105__0_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.409 r  model3_user2/studyer/user_score1_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    49.409    model3_user2/studyer/user_score1_i_41__0_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    49.659 r  model3_user2/studyer/user_score1_i_12__0/CO[2]
                         net (fo=18, routed)          1.515    51.175    model3_user2/studyer/A[6]
    SLICE_X56Y104        LUT3 (Prop_lut3_I0_O)        0.313    51.488 r  model3_user2/studyer/user_score1_i_265__0/O
                         net (fo=1, routed)           0.000    51.488    model3_user2/studyer/user_score1_i_265__0_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.864 r  model3_user2/studyer/user_score1_i_192__0/CO[3]
                         net (fo=1, routed)           0.000    51.864    model3_user2/studyer/user_score1_i_192__0_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.981 r  model3_user2/studyer/user_score1_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    51.981    model3_user2/studyer/user_score1_i_110__0_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.098 r  model3_user2/studyer/user_score1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    52.098    model3_user2/studyer/user_score1_i_45__0_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    52.350 r  model3_user2/studyer/user_score1_i_13__0/CO[2]
                         net (fo=18, routed)          1.504    53.854    model3_user2/studyer/A[5]
    SLICE_X55Y103        LUT3 (Prop_lut3_I0_O)        0.310    54.164 r  model3_user2/studyer/user_score1_i_268__0/O
                         net (fo=1, routed)           0.000    54.164    model3_user2/studyer/user_score1_i_268__0_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    54.565 r  model3_user2/studyer/user_score1_i_197__0/CO[3]
                         net (fo=1, routed)           0.000    54.565    model3_user2/studyer/user_score1_i_197__0_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.679 r  model3_user2/studyer/user_score1_i_115__0/CO[3]
                         net (fo=1, routed)           0.000    54.679    model3_user2/studyer/user_score1_i_115__0_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.793 r  model3_user2/studyer/user_score1_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    54.793    model3_user2/studyer/user_score1_i_49__0_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.043 r  model3_user2/studyer/user_score1_i_14__0/CO[2]
                         net (fo=18, routed)          1.426    56.469    model3_user2/studyer/A[4]
    SLICE_X55Y99         LUT3 (Prop_lut3_I0_O)        0.313    56.782 r  model3_user2/studyer/user_score1_i_273__0/O
                         net (fo=1, routed)           0.000    56.782    model3_user2/studyer/user_score1_i_273__0_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.332 r  model3_user2/studyer/user_score1_i_202__0/CO[3]
                         net (fo=1, routed)           0.001    57.333    model3_user2/studyer/user_score1_i_202__0_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.447 r  model3_user2/studyer/user_score1_i_120__0/CO[3]
                         net (fo=1, routed)           0.000    57.447    model3_user2/studyer/user_score1_i_120__0_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.561 r  model3_user2/studyer/user_score1_i_53__0/CO[3]
                         net (fo=1, routed)           0.000    57.561    model3_user2/studyer/user_score1_i_53__0_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    57.811 r  model3_user2/studyer/user_score1_i_15__0/CO[2]
                         net (fo=18, routed)          1.152    58.963    model3_user2/studyer/A[3]
    SLICE_X54Y99         LUT3 (Prop_lut3_I0_O)        0.313    59.276 r  model3_user2/studyer/user_score1_i_210__0/O
                         net (fo=1, routed)           0.000    59.276    model3_user2/studyer/user_score1_i_210__0_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.809 r  model3_user2/studyer/user_score1_i_125__0/CO[3]
                         net (fo=1, routed)           0.001    59.810    model3_user2/studyer/user_score1_i_125__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.927 r  model3_user2/studyer/user_score1_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    59.927    model3_user2/studyer/user_score1_i_57__0_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    60.179 r  model3_user2/studyer/user_score1_i_16__0/CO[2]
                         net (fo=18, routed)          1.166    61.345    model3_user2/studyer/A[2]
    SLICE_X54Y103        LUT3 (Prop_lut3_I0_O)        0.310    61.655 r  model3_user2/studyer/user_score1_i_215__0/O
                         net (fo=1, routed)           0.000    61.655    model3_user2/studyer/user_score1_i_215__0_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.188 r  model3_user2/studyer/user_score1_i_130__0/CO[3]
                         net (fo=1, routed)           0.000    62.188    model3_user2/studyer/user_score1_i_130__0_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.305 r  model3_user2/studyer/user_score1_i_61__0/CO[3]
                         net (fo=1, routed)           0.000    62.305    model3_user2/studyer/user_score1_i_61__0_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    62.557 r  model3_user2/studyer/user_score1_i_17__0/CO[2]
                         net (fo=18, routed)          1.398    63.955    model3_user2/studyer/A[1]
    SLICE_X52Y105        LUT3 (Prop_lut3_I0_O)        0.310    64.265 r  model3_user2/studyer/user_score1_i_136__0/O
                         net (fo=1, routed)           0.000    64.265    model3_user2/studyer/user_score1_i_136__0_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    64.641 r  model3_user2/studyer/user_score1_i_65__0/CO[3]
                         net (fo=1, routed)           0.000    64.641    model3_user2/studyer/user_score1_i_65__0_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.820 r  model3_user2/studyer/user_score1_i_18__0/CO[1]
                         net (fo=2, routed)           0.419    65.239    model3_user2/studyer/A[0]
    DSP48_X1Y42          DSP48E1                                      r  model3_user2/studyer/user_score1/A[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/user_times_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/user_score_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.820ns  (logic 29.677ns (45.784%)  route 35.143ns (54.216%))
  Logic Levels:           106  (CARRY4=81 FDRE=1 LUT1=1 LUT3=23)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE                         0.000     0.000 r  model3_user2/studyer/user_times_reg[1]/C
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.693     0.693 r  model3_user2/studyer/user_times_reg[1]/Q
                         net (fo=4, routed)           1.142     1.835    model3_user2/studyer/user_times_reg[1]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.211 f  model3_user2/studyer/user_score1_i_228__0/O[0]
                         net (fo=25, routed)          2.970     5.181    model3_user2/studyer/user_score1__1[1]
    SLICE_X52Y110        LUT1 (Prop_lut1_I0_O)        0.295     5.476 r  model3_user2/studyer/user_score1_i_451__0/O
                         net (fo=1, routed)           0.000     5.476    model3_user2/studyer/user_score1_i_451__0_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.009 r  model3_user2/studyer/user_score1_i_420__0/CO[3]
                         net (fo=1, routed)           0.000     6.009    model3_user2/studyer/user_score1_i_420__0_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.126 r  model3_user2/studyer/user_score1_i_415__0/CO[3]
                         net (fo=1, routed)           0.000     6.126    model3_user2/studyer/user_score1_i_415__0_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.243 r  model3_user2/studyer/user_score1_i_411__0/CO[3]
                         net (fo=1, routed)           0.000     6.243    model3_user2/studyer/user_score1_i_411__0_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.400 r  model3_user2/studyer/user_score1_i_410__0/CO[1]
                         net (fo=16, routed)          1.045     7.445    model3_user2/studyer/user_score1_i_410__0_n_2
    SLICE_X53Y111        LUT3 (Prop_lut3_I0_O)        0.332     7.777 r  model3_user2/studyer/user_score1_i_427__0/O
                         net (fo=1, routed)           0.000     7.777    model3_user2/studyer/user_score1_i_427__0_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.327 r  model3_user2/studyer/user_score1_i_402__0/CO[3]
                         net (fo=1, routed)           0.000     8.327    model3_user2/studyer/user_score1_i_402__0_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  model3_user2/studyer/user_score1_i_397__0/CO[3]
                         net (fo=1, routed)           0.000     8.441    model3_user2/studyer/user_score1_i_397__0_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.555 r  model3_user2/studyer/user_score1_i_393__0/CO[3]
                         net (fo=1, routed)           0.000     8.555    model3_user2/studyer/user_score1_i_393__0_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.783 r  model3_user2/studyer/user_score1_i_392__0/CO[2]
                         net (fo=16, routed)          1.653    10.436    model3_user2/studyer/user_score1_i_392__0_n_1
    SLICE_X48Y109        LUT3 (Prop_lut3_I0_O)        0.313    10.749 r  model3_user2/studyer/user_score1_i_409__0/O
                         net (fo=1, routed)           0.000    10.749    model3_user2/studyer/user_score1_i_409__0_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.299 r  model3_user2/studyer/user_score1_i_384__0/CO[3]
                         net (fo=1, routed)           0.000    11.299    model3_user2/studyer/user_score1_i_384__0_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.413 r  model3_user2/studyer/user_score1_i_379__0/CO[3]
                         net (fo=1, routed)           0.000    11.413    model3_user2/studyer/user_score1_i_379__0_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.527 r  model3_user2/studyer/user_score1_i_375__0/CO[3]
                         net (fo=1, routed)           0.000    11.527    model3_user2/studyer/user_score1_i_375__0_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.755 r  model3_user2/studyer/user_score1_i_374__0/CO[2]
                         net (fo=16, routed)          1.334    13.089    model3_user2/studyer/user_score1_i_374__0_n_1
    SLICE_X49Y107        LUT3 (Prop_lut3_I0_O)        0.313    13.402 r  model3_user2/studyer/user_score1_i_389__0/O
                         net (fo=1, routed)           0.000    13.402    model3_user2/studyer/user_score1_i_389__0_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.803 r  model3_user2/studyer/user_score1_i_366__0/CO[3]
                         net (fo=1, routed)           0.000    13.803    model3_user2/studyer/user_score1_i_366__0_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  model3_user2/studyer/user_score1_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    13.917    model3_user2/studyer/user_score1_i_361__0_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  model3_user2/studyer/user_score1_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    14.031    model3_user2/studyer/user_score1_i_357__0_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.259 r  model3_user2/studyer/user_score1_i_356__0/CO[2]
                         net (fo=16, routed)          1.222    15.482    model3_user2/studyer/user_score1_i_356__0_n_1
    SLICE_X50Y111        LUT3 (Prop_lut3_I0_O)        0.313    15.795 r  model3_user2/studyer/user_score1_i_364__0/O
                         net (fo=1, routed)           0.000    15.795    model3_user2/studyer/user_score1_i_364__0_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.328 r  model3_user2/studyer/user_score1_i_339__0/CO[3]
                         net (fo=1, routed)           0.000    16.328    model3_user2/studyer/user_score1_i_339__0_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.557 r  model3_user2/studyer/user_score1_i_338__0/CO[2]
                         net (fo=16, routed)          1.206    17.762    model3_user2/studyer/user_score1_i_338__0_n_1
    SLICE_X49Y113        LUT3 (Prop_lut3_I0_O)        0.310    18.072 r  model3_user2/studyer/user_score1_i_346__0/O
                         net (fo=1, routed)           0.000    18.072    model3_user2/studyer/user_score1_i_346__0_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.622 r  model3_user2/studyer/user_score1_i_321__0/CO[3]
                         net (fo=1, routed)           0.000    18.622    model3_user2/studyer/user_score1_i_321__0_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.850 r  model3_user2/studyer/user_score1_i_320__0/CO[2]
                         net (fo=16, routed)          1.174    20.025    model3_user2/studyer/user_score1_i_320__0_n_1
    SLICE_X51Y111        LUT3 (Prop_lut3_I0_O)        0.313    20.338 r  model3_user2/studyer/user_score1_i_337__0/O
                         net (fo=1, routed)           0.000    20.338    model3_user2/studyer/user_score1_i_337__0_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.888 r  model3_user2/studyer/user_score1_i_312__0/CO[3]
                         net (fo=1, routed)           0.000    20.888    model3_user2/studyer/user_score1_i_312__0_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.002 r  model3_user2/studyer/user_score1_i_307__0/CO[3]
                         net (fo=1, routed)           0.000    21.002    model3_user2/studyer/user_score1_i_307__0_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.116 r  model3_user2/studyer/user_score1_i_303__0/CO[3]
                         net (fo=1, routed)           0.000    21.116    model3_user2/studyer/user_score1_i_303__0_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.344 r  model3_user2/studyer/user_score1_i_302__0/CO[2]
                         net (fo=16, routed)          1.903    23.247    model3_user2/studyer/user_score1_i_302__0_n_1
    SLICE_X51Y107        LUT3 (Prop_lut3_I0_O)        0.313    23.560 r  model3_user2/studyer/user_score1_i_319__0/O
                         net (fo=1, routed)           0.000    23.560    model3_user2/studyer/user_score1_i_319__0_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.110 r  model3_user2/studyer/user_score1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    24.110    model3_user2/studyer/user_score1_i_294__0_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.224 r  model3_user2/studyer/user_score1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    24.224    model3_user2/studyer/user_score1_i_289__0_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.338 r  model3_user2/studyer/user_score1_i_285__0/CO[3]
                         net (fo=1, routed)           0.000    24.338    model3_user2/studyer/user_score1_i_285__0_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.566 r  model3_user2/studyer/user_score1_i_284__0/CO[2]
                         net (fo=16, routed)          1.302    25.868    model3_user2/studyer/user_score1_i_284__0_n_1
    SLICE_X53Y107        LUT3 (Prop_lut3_I0_O)        0.313    26.181 r  model3_user2/studyer/user_score1_i_301__0/O
                         net (fo=1, routed)           0.000    26.181    model3_user2/studyer/user_score1_i_301__0_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.731 r  model3_user2/studyer/user_score1_i_242__0/CO[3]
                         net (fo=1, routed)           0.000    26.731    model3_user2/studyer/user_score1_i_242__0_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.845 r  model3_user2/studyer/user_score1_i_237__0/CO[3]
                         net (fo=1, routed)           0.000    26.845    model3_user2/studyer/user_score1_i_237__0_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.959 r  model3_user2/studyer/user_score1_i_233__0/CO[3]
                         net (fo=1, routed)           0.000    26.959    model3_user2/studyer/user_score1_i_233__0_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.181 r  model3_user2/studyer/user_score1_i_232__0/O[0]
                         net (fo=2, routed)           1.321    28.502    model3_user2/studyer/user_score1_i_232__0_n_7
    SLICE_X54Y113        LUT3 (Prop_lut3_I2_O)        0.299    28.801 r  model3_user2/studyer/user_score1_i_235__0/O
                         net (fo=1, routed)           0.000    28.801    model3_user2/studyer/user_score1_i_235__0_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    29.375 r  model3_user2/studyer/user_score1_i_152__0/CO[2]
                         net (fo=16, routed)          1.196    30.571    model3_user2/studyer/user_score1_i_152__0_n_1
    SLICE_X56Y108        LUT3 (Prop_lut3_I0_O)        0.310    30.881 r  model3_user2/studyer/user_score1_i_231__0/O
                         net (fo=1, routed)           0.000    30.881    model3_user2/studyer/user_score1_i_231__0_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.414 r  model3_user2/studyer/user_score1_i_146__0/CO[3]
                         net (fo=1, routed)           0.000    31.414    model3_user2/studyer/user_score1_i_146__0_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.531 r  model3_user2/studyer/user_score1_i_79__0/CO[3]
                         net (fo=1, routed)           0.000    31.531    model3_user2/studyer/user_score1_i_79__0_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.648 r  model3_user2/studyer/user_score1_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    31.648    model3_user2/studyer/user_score1_i_75__0_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.877 r  model3_user2/studyer/user_score1_i_74__0/CO[2]
                         net (fo=16, routed)          1.380    33.257    model3_user2/studyer/user_score1_i_74__0_n_1
    SLICE_X57Y107        LUT3 (Prop_lut3_I0_O)        0.310    33.567 r  model3_user2/studyer/user_score1_i_227__0/O
                         net (fo=1, routed)           0.000    33.567    model3_user2/studyer/user_score1_i_227__0_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.117 r  model3_user2/studyer/user_score1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    34.117    model3_user2/studyer/user_score1_i_141__0_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.231 r  model3_user2/studyer/user_score1_i_69__0/CO[3]
                         net (fo=1, routed)           0.000    34.231    model3_user2/studyer/user_score1_i_69__0_n_0
    SLICE_X57Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.345 r  model3_user2/studyer/user_score1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    34.345    model3_user2/studyer/user_score1_i_21__0_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.573 r  model3_user2/studyer/user_score1_i_20__0/CO[2]
                         net (fo=16, routed)          1.323    35.897    model3_user2/studyer/user_score1_i_20__0_n_1
    SLICE_X57Y114        LUT3 (Prop_lut3_I0_O)        0.313    36.210 r  model3_user2/studyer/user_score1_i_23__0/O
                         net (fo=1, routed)           0.000    36.210    model3_user2/studyer/user_score1_i_23__0_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    36.780 r  model3_user2/studyer/user_score1_i_7__0/CO[2]
                         net (fo=17, routed)          1.482    38.262    model3_user2/studyer/A[11]
    SLICE_X55Y111        LUT3 (Prop_lut3_I0_O)        0.313    38.575 r  model3_user2/studyer/user_score1_i_252__0/O
                         net (fo=1, routed)           0.000    38.575    model3_user2/studyer/user_score1_i_252__0_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.125 r  model3_user2/studyer/user_score1_i_167__0/CO[3]
                         net (fo=1, routed)           0.000    39.125    model3_user2/studyer/user_score1_i_167__0_n_0
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.239 r  model3_user2/studyer/user_score1_i_85__0/CO[3]
                         net (fo=1, routed)           0.000    39.239    model3_user2/studyer/user_score1_i_85__0_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.353 r  model3_user2/studyer/user_score1_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    39.353    model3_user2/studyer/user_score1_i_25__0_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.581 r  model3_user2/studyer/user_score1_i_8__0/CO[2]
                         net (fo=17, routed)          1.413    40.994    model3_user2/studyer/A[10]
    SLICE_X54Y116        LUT3 (Prop_lut3_I0_O)        0.313    41.307 r  model3_user2/studyer/user_score1_i_93__0/O
                         net (fo=1, routed)           0.000    41.307    model3_user2/studyer/user_score1_i_93__0_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.840 r  model3_user2/studyer/user_score1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    41.840    model3_user2/studyer/user_score1_i_29__0_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.069 r  model3_user2/studyer/user_score1_i_9__0/CO[2]
                         net (fo=17, routed)          1.442    43.511    model3_user2/studyer/A[9]
    SLICE_X54Y106        LUT3 (Prop_lut3_I0_O)        0.310    43.821 r  model3_user2/studyer/user_score1_i_256__0/O
                         net (fo=1, routed)           0.000    43.821    model3_user2/studyer/user_score1_i_256__0_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.197 r  model3_user2/studyer/user_score1_i_177__0/CO[3]
                         net (fo=1, routed)           0.000    44.197    model3_user2/studyer/user_score1_i_177__0_n_0
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.314 r  model3_user2/studyer/user_score1_i_95__0/CO[3]
                         net (fo=1, routed)           0.000    44.314    model3_user2/studyer/user_score1_i_95__0_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.431 r  model3_user2/studyer/user_score1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    44.431    model3_user2/studyer/user_score1_i_33__0_n_0
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.660 r  model3_user2/studyer/user_score1_i_10__0/CO[2]
                         net (fo=17, routed)          1.074    45.733    model3_user2/studyer/A[8]
    SLICE_X55Y107        LUT3 (Prop_lut3_I0_O)        0.310    46.043 r  model3_user2/studyer/user_score1_i_259__0/O
                         net (fo=1, routed)           0.000    46.043    model3_user2/studyer/user_score1_i_259__0_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.444 r  model3_user2/studyer/user_score1_i_182__0/CO[3]
                         net (fo=1, routed)           0.000    46.444    model3_user2/studyer/user_score1_i_182__0_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.558 r  model3_user2/studyer/user_score1_i_100__0/CO[3]
                         net (fo=1, routed)           0.000    46.558    model3_user2/studyer/user_score1_i_100__0_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.672 r  model3_user2/studyer/user_score1_i_37__0/CO[3]
                         net (fo=1, routed)           0.000    46.672    model3_user2/studyer/user_score1_i_37__0_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    46.922 r  model3_user2/studyer/user_score1_i_11__0/CO[2]
                         net (fo=18, routed)          1.396    48.318    model3_user2/studyer/A[7]
    SLICE_X53Y103        LUT3 (Prop_lut3_I0_O)        0.313    48.631 r  model3_user2/studyer/user_score1_i_264__0/O
                         net (fo=1, routed)           0.000    48.631    model3_user2/studyer/user_score1_i_264__0_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.181 r  model3_user2/studyer/user_score1_i_187__0/CO[3]
                         net (fo=1, routed)           0.000    49.181    model3_user2/studyer/user_score1_i_187__0_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.295 r  model3_user2/studyer/user_score1_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    49.295    model3_user2/studyer/user_score1_i_105__0_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.409 r  model3_user2/studyer/user_score1_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    49.409    model3_user2/studyer/user_score1_i_41__0_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    49.659 r  model3_user2/studyer/user_score1_i_12__0/CO[2]
                         net (fo=18, routed)          1.515    51.175    model3_user2/studyer/A[6]
    SLICE_X56Y104        LUT3 (Prop_lut3_I0_O)        0.313    51.488 r  model3_user2/studyer/user_score1_i_265__0/O
                         net (fo=1, routed)           0.000    51.488    model3_user2/studyer/user_score1_i_265__0_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.864 r  model3_user2/studyer/user_score1_i_192__0/CO[3]
                         net (fo=1, routed)           0.000    51.864    model3_user2/studyer/user_score1_i_192__0_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.981 r  model3_user2/studyer/user_score1_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    51.981    model3_user2/studyer/user_score1_i_110__0_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.098 r  model3_user2/studyer/user_score1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    52.098    model3_user2/studyer/user_score1_i_45__0_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    52.350 r  model3_user2/studyer/user_score1_i_13__0/CO[2]
                         net (fo=18, routed)          1.504    53.854    model3_user2/studyer/A[5]
    SLICE_X55Y103        LUT3 (Prop_lut3_I0_O)        0.310    54.164 r  model3_user2/studyer/user_score1_i_268__0/O
                         net (fo=1, routed)           0.000    54.164    model3_user2/studyer/user_score1_i_268__0_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    54.565 r  model3_user2/studyer/user_score1_i_197__0/CO[3]
                         net (fo=1, routed)           0.000    54.565    model3_user2/studyer/user_score1_i_197__0_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.679 r  model3_user2/studyer/user_score1_i_115__0/CO[3]
                         net (fo=1, routed)           0.000    54.679    model3_user2/studyer/user_score1_i_115__0_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.793 r  model3_user2/studyer/user_score1_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    54.793    model3_user2/studyer/user_score1_i_49__0_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.043 r  model3_user2/studyer/user_score1_i_14__0/CO[2]
                         net (fo=18, routed)          1.426    56.469    model3_user2/studyer/A[4]
    SLICE_X55Y99         LUT3 (Prop_lut3_I0_O)        0.313    56.782 r  model3_user2/studyer/user_score1_i_273__0/O
                         net (fo=1, routed)           0.000    56.782    model3_user2/studyer/user_score1_i_273__0_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.332 r  model3_user2/studyer/user_score1_i_202__0/CO[3]
                         net (fo=1, routed)           0.001    57.333    model3_user2/studyer/user_score1_i_202__0_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.447 r  model3_user2/studyer/user_score1_i_120__0/CO[3]
                         net (fo=1, routed)           0.000    57.447    model3_user2/studyer/user_score1_i_120__0_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.561 r  model3_user2/studyer/user_score1_i_53__0/CO[3]
                         net (fo=1, routed)           0.000    57.561    model3_user2/studyer/user_score1_i_53__0_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    57.811 r  model3_user2/studyer/user_score1_i_15__0/CO[2]
                         net (fo=18, routed)          1.152    58.963    model3_user2/studyer/A[3]
    SLICE_X54Y99         LUT3 (Prop_lut3_I0_O)        0.313    59.276 r  model3_user2/studyer/user_score1_i_210__0/O
                         net (fo=1, routed)           0.000    59.276    model3_user2/studyer/user_score1_i_210__0_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.809 r  model3_user2/studyer/user_score1_i_125__0/CO[3]
                         net (fo=1, routed)           0.001    59.810    model3_user2/studyer/user_score1_i_125__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.927 r  model3_user2/studyer/user_score1_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    59.927    model3_user2/studyer/user_score1_i_57__0_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    60.179 r  model3_user2/studyer/user_score1_i_16__0/CO[2]
                         net (fo=18, routed)          1.166    61.345    model3_user2/studyer/A[2]
    SLICE_X54Y103        LUT3 (Prop_lut3_I0_O)        0.310    61.655 r  model3_user2/studyer/user_score1_i_215__0/O
                         net (fo=1, routed)           0.000    61.655    model3_user2/studyer/user_score1_i_215__0_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.188 r  model3_user2/studyer/user_score1_i_130__0/CO[3]
                         net (fo=1, routed)           0.000    62.188    model3_user2/studyer/user_score1_i_130__0_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.305 r  model3_user2/studyer/user_score1_i_61__0/CO[3]
                         net (fo=1, routed)           0.000    62.305    model3_user2/studyer/user_score1_i_61__0_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    62.557 r  model3_user2/studyer/user_score1_i_17__0/CO[2]
                         net (fo=18, routed)          1.398    63.955    model3_user2/studyer/A[1]
    SLICE_X52Y105        LUT3 (Prop_lut3_I0_O)        0.310    64.265 r  model3_user2/studyer/user_score1_i_136__0/O
                         net (fo=1, routed)           0.000    64.265    model3_user2/studyer/user_score1_i_136__0_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    64.641 r  model3_user2/studyer/user_score1_i_65__0/CO[3]
                         net (fo=1, routed)           0.000    64.641    model3_user2/studyer/user_score1_i_65__0_n_0
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.820 r  model3_user2/studyer/user_score1_i_18__0/CO[1]
                         net (fo=2, routed)           0.000    64.820    model3_user2/studyer/A[0]
    SLICE_X52Y106        FDRE                                         r  model3_user2/studyer/user_score_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/user_score1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            model3_user1/studyer/user_score_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.786ns  (logic 31.120ns (48.035%)  route 33.666ns (51.965%))
  Logic Levels:           104  (CARRY4=81 DSP48E1=1 LUT2=1 LUT3=21)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1                      0.000     0.000 r  model3_user1/studyer/user_score1/CLK
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.184     4.184 r  model3_user1/studyer/user_score1/P[23]
                         net (fo=1, routed)           1.570     5.754    model3_user1/studyer/user_score1_n_82
    SLICE_X56Y95         LUT2 (Prop_lut2_I1_O)        0.124     5.878 r  model3_user1/studyer/user_score1_i_452/O
                         net (fo=1, routed)           0.000     5.878    model3_user1/studyer/user_score1_i_452_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.391 r  model3_user1/studyer/user_score1_i_420/CO[3]
                         net (fo=1, routed)           0.000     6.391    model3_user1/studyer/user_score1_i_420_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.508 r  model3_user1/studyer/user_score1_i_415/CO[3]
                         net (fo=1, routed)           0.000     6.508    model3_user1/studyer/user_score1_i_415_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.625 r  model3_user1/studyer/user_score1_i_411/CO[3]
                         net (fo=1, routed)           0.000     6.625    model3_user1/studyer/user_score1_i_411_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.782 r  model3_user1/studyer/user_score1_i_410/CO[1]
                         net (fo=16, routed)          1.170     7.952    model3_user1/studyer/user_score1_i_410_n_2
    SLICE_X57Y93         LUT3 (Prop_lut3_I0_O)        0.332     8.284 r  model3_user1/studyer/user_score1_i_423/O
                         net (fo=1, routed)           0.000     8.284    model3_user1/studyer/user_score1_i_423_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.834 r  model3_user1/studyer/user_score1_i_397/CO[3]
                         net (fo=1, routed)           0.000     8.834    model3_user1/studyer/user_score1_i_397_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  model3_user1/studyer/user_score1_i_393/CO[3]
                         net (fo=1, routed)           0.000     8.948    model3_user1/studyer/user_score1_i_393_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.176 r  model3_user1/studyer/user_score1_i_392/CO[2]
                         net (fo=16, routed)          0.993    10.169    model3_user1/studyer/user_score1_i_392_n_1
    SLICE_X56Y91         LUT3 (Prop_lut3_I0_O)        0.313    10.482 r  model3_user1/studyer/user_score1_i_409/O
                         net (fo=1, routed)           0.000    10.482    model3_user1/studyer/user_score1_i_409_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.015 r  model3_user1/studyer/user_score1_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.015    model3_user1/studyer/user_score1_i_384_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.132 r  model3_user1/studyer/user_score1_i_379/CO[3]
                         net (fo=1, routed)           0.000    11.132    model3_user1/studyer/user_score1_i_379_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.249 r  model3_user1/studyer/user_score1_i_375/CO[3]
                         net (fo=1, routed)           0.000    11.249    model3_user1/studyer/user_score1_i_375_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.478 r  model3_user1/studyer/user_score1_i_374/CO[2]
                         net (fo=16, routed)          1.074    12.553    model3_user1/studyer/user_score1_i_374_n_1
    SLICE_X52Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    13.334 r  model3_user1/studyer/user_score1_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.334    model3_user1/studyer/user_score1_i_366_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.451 r  model3_user1/studyer/user_score1_i_361/CO[3]
                         net (fo=1, routed)           0.000    13.451    model3_user1/studyer/user_score1_i_361_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.568 r  model3_user1/studyer/user_score1_i_357/CO[3]
                         net (fo=1, routed)           0.000    13.568    model3_user1/studyer/user_score1_i_357_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.797 r  model3_user1/studyer/user_score1_i_356/CO[2]
                         net (fo=16, routed)          1.227    15.024    model3_user1/studyer/user_score1_i_356_n_1
    SLICE_X52Y98         LUT3 (Prop_lut3_I0_O)        0.310    15.334 r  model3_user1/studyer/user_score1_i_362/O
                         net (fo=1, routed)           0.000    15.334    model3_user1/studyer/user_score1_i_362_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.710 r  model3_user1/studyer/user_score1_i_339/CO[3]
                         net (fo=1, routed)           0.000    15.710    model3_user1/studyer/user_score1_i_339_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.939 r  model3_user1/studyer/user_score1_i_338/CO[2]
                         net (fo=16, routed)          1.188    17.127    model3_user1/studyer/user_score1_i_338_n_1
    SLICE_X50Y97         LUT3 (Prop_lut3_I0_O)        0.310    17.437 r  model3_user1/studyer/user_score1_i_353/O
                         net (fo=1, routed)           0.000    17.437    model3_user1/studyer/user_score1_i_353_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.813 r  model3_user1/studyer/user_score1_i_330/CO[3]
                         net (fo=1, routed)           0.000    17.813    model3_user1/studyer/user_score1_i_330_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.930 r  model3_user1/studyer/user_score1_i_325/CO[3]
                         net (fo=1, routed)           0.000    17.930    model3_user1/studyer/user_score1_i_325_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.047 r  model3_user1/studyer/user_score1_i_321/CO[3]
                         net (fo=1, routed)           0.001    18.048    model3_user1/studyer/user_score1_i_321_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.277 r  model3_user1/studyer/user_score1_i_320/CO[2]
                         net (fo=16, routed)          1.639    19.916    model3_user1/studyer/user_score1_i_320_n_1
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.310    20.226 r  model3_user1/studyer/user_score1_i_336/O
                         net (fo=1, routed)           0.000    20.226    model3_user1/studyer/user_score1_i_336_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.624 r  model3_user1/studyer/user_score1_i_312/CO[3]
                         net (fo=1, routed)           0.000    20.624    model3_user1/studyer/user_score1_i_312_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.738 r  model3_user1/studyer/user_score1_i_307/CO[3]
                         net (fo=1, routed)           0.000    20.738    model3_user1/studyer/user_score1_i_307_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.852 r  model3_user1/studyer/user_score1_i_303/CO[3]
                         net (fo=1, routed)           0.000    20.852    model3_user1/studyer/user_score1_i_303_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.080 r  model3_user1/studyer/user_score1_i_302/CO[2]
                         net (fo=16, routed)          2.043    23.123    model3_user1/studyer/user_score1_i_302_n_1
    SLICE_X53Y98         LUT3 (Prop_lut3_I0_O)        0.313    23.436 r  model3_user1/studyer/user_score1_i_306/O
                         net (fo=1, routed)           0.000    23.436    model3_user1/studyer/user_score1_i_306_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    23.972 r  model3_user1/studyer/user_score1_i_284/CO[2]
                         net (fo=16, routed)          1.549    25.520    model3_user1/studyer/user_score1_i_284_n_1
    SLICE_X48Y94         LUT3 (Prop_lut3_I0_O)        0.313    25.833 r  model3_user1/studyer/user_score1_i_301/O
                         net (fo=1, routed)           0.000    25.833    model3_user1/studyer/user_score1_i_301_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.383 r  model3_user1/studyer/user_score1_i_242/CO[3]
                         net (fo=1, routed)           0.000    26.383    model3_user1/studyer/user_score1_i_242_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  model3_user1/studyer/user_score1_i_237/CO[3]
                         net (fo=1, routed)           0.000    26.497    model3_user1/studyer/user_score1_i_237_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  model3_user1/studyer/user_score1_i_233/CO[3]
                         net (fo=1, routed)           0.000    26.611    model3_user1/studyer/user_score1_i_233_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.839 r  model3_user1/studyer/user_score1_i_232/CO[2]
                         net (fo=16, routed)          1.140    27.979    model3_user1/studyer/user_score1_i_232_n_1
    SLICE_X49Y89         LUT3 (Prop_lut3_I0_O)        0.313    28.292 r  model3_user1/studyer/user_score1_i_249/O
                         net (fo=1, routed)           0.000    28.292    model3_user1/studyer/user_score1_i_249_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.842 r  model3_user1/studyer/user_score1_i_162/CO[3]
                         net (fo=1, routed)           0.000    28.842    model3_user1/studyer/user_score1_i_162_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.956 r  model3_user1/studyer/user_score1_i_157/CO[3]
                         net (fo=1, routed)           0.000    28.956    model3_user1/studyer/user_score1_i_157_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.070 r  model3_user1/studyer/user_score1_i_153/CO[3]
                         net (fo=1, routed)           0.000    29.070    model3_user1/studyer/user_score1_i_153_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.298 r  model3_user1/studyer/user_score1_i_152/CO[2]
                         net (fo=16, routed)          1.214    30.512    model3_user1/studyer/user_score1_i_152_n_1
    SLICE_X48Y88         LUT3 (Prop_lut3_I0_O)        0.313    30.825 r  model3_user1/studyer/user_score1_i_229/O
                         net (fo=1, routed)           0.000    30.825    model3_user1/studyer/user_score1_i_229_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.226 r  model3_user1/studyer/user_score1_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.226    model3_user1/studyer/user_score1_i_146_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.340 r  model3_user1/studyer/user_score1_i_79/CO[3]
                         net (fo=1, routed)           0.000    31.340    model3_user1/studyer/user_score1_i_79_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.454 r  model3_user1/studyer/user_score1_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.454    model3_user1/studyer/user_score1_i_75_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.682 r  model3_user1/studyer/user_score1_i_74/CO[2]
                         net (fo=16, routed)          1.034    32.717    model3_user1/studyer/user_score1_i_74_n_1
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.313    33.030 r  model3_user1/studyer/user_score1_i_150/O
                         net (fo=1, routed)           0.000    33.030    model3_user1/studyer/user_score1_i_150_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.543 r  model3_user1/studyer/user_score1_i_69/CO[3]
                         net (fo=1, routed)           0.000    33.543    model3_user1/studyer/user_score1_i_69_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.660 r  model3_user1/studyer/user_score1_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.660    model3_user1/studyer/user_score1_i_21_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.889 r  model3_user1/studyer/user_score1_i_20/CO[2]
                         net (fo=16, routed)          1.660    35.548    model3_user1/studyer/user_score1_i_20_n_1
    SLICE_X53Y89         LUT3 (Prop_lut3_I0_O)        0.310    35.858 r  model3_user1/studyer/user_score1_i_222/O
                         net (fo=1, routed)           0.000    35.858    model3_user1/studyer/user_score1_i_222_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.259 r  model3_user1/studyer/user_score1_i_140/CO[3]
                         net (fo=1, routed)           0.000    36.259    model3_user1/studyer/user_score1_i_140_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.373 r  model3_user1/studyer/user_score1_i_68/CO[3]
                         net (fo=1, routed)           0.000    36.373    model3_user1/studyer/user_score1_i_68_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.487 r  model3_user1/studyer/user_score1_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.487    model3_user1/studyer/user_score1_i_19_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.715 r  model3_user1/studyer/user_score1_i_7/CO[2]
                         net (fo=17, routed)          1.554    38.269    model3_user1/studyer/A[11]
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.313    38.582 r  model3_user1/studyer/user_score1_i_250/O
                         net (fo=1, routed)           0.000    38.582    model3_user1/studyer/user_score1_i_250_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.958 r  model3_user1/studyer/user_score1_i_167/CO[3]
                         net (fo=1, routed)           0.000    38.958    model3_user1/studyer/user_score1_i_167_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.075 r  model3_user1/studyer/user_score1_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.075    model3_user1/studyer/user_score1_i_85_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.192 r  model3_user1/studyer/user_score1_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.192    model3_user1/studyer/user_score1_i_25_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.421 r  model3_user1/studyer/user_score1_i_8/CO[2]
                         net (fo=17, routed)          1.489    40.910    model3_user1/studyer/A[10]
    SLICE_X50Y86         LUT3 (Prop_lut3_I0_O)        0.310    41.220 r  model3_user1/studyer/user_score1_i_175/O
                         net (fo=1, routed)           0.000    41.220    model3_user1/studyer/user_score1_i_175_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.753 r  model3_user1/studyer/user_score1_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.753    model3_user1/studyer/user_score1_i_90_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.870 r  model3_user1/studyer/user_score1_i_29/CO[3]
                         net (fo=1, routed)           0.000    41.870    model3_user1/studyer/user_score1_i_29_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.099 r  model3_user1/studyer/user_score1_i_9/CO[2]
                         net (fo=17, routed)          1.244    43.343    model3_user1/studyer/A[9]
    SLICE_X51Y91         LUT3 (Prop_lut3_I0_O)        0.310    43.653 r  model3_user1/studyer/user_score1_i_96/O
                         net (fo=1, routed)           0.000    43.653    model3_user1/studyer/user_score1_i_96_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.054 r  model3_user1/studyer/user_score1_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.054    model3_user1/studyer/user_score1_i_33_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.282 r  model3_user1/studyer/user_score1_i_10/CO[2]
                         net (fo=17, routed)          2.063    46.345    model3_user1/studyer/A[8]
    SLICE_X51Y83         LUT3 (Prop_lut3_I0_O)        0.313    46.658 r  model3_user1/studyer/user_score1_i_261/O
                         net (fo=1, routed)           0.000    46.658    model3_user1/studyer/user_score1_i_261_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.208 r  model3_user1/studyer/user_score1_i_182/CO[3]
                         net (fo=1, routed)           0.000    47.208    model3_user1/studyer/user_score1_i_182_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.322 r  model3_user1/studyer/user_score1_i_100/CO[3]
                         net (fo=1, routed)           0.000    47.322    model3_user1/studyer/user_score1_i_100_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.436 r  model3_user1/studyer/user_score1_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.436    model3_user1/studyer/user_score1_i_37_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.686 r  model3_user1/studyer/user_score1_i_11/CO[2]
                         net (fo=18, routed)          1.224    48.910    model3_user1/studyer/A[7]
    SLICE_X48Y84         LUT3 (Prop_lut3_I0_O)        0.313    49.223 r  model3_user1/studyer/user_score1_i_262/O
                         net (fo=1, routed)           0.000    49.223    model3_user1/studyer/user_score1_i_262_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.624 r  model3_user1/studyer/user_score1_i_187/CO[3]
                         net (fo=1, routed)           0.000    49.624    model3_user1/studyer/user_score1_i_187_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.738 r  model3_user1/studyer/user_score1_i_105/CO[3]
                         net (fo=1, routed)           0.000    49.738    model3_user1/studyer/user_score1_i_105_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.852 r  model3_user1/studyer/user_score1_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.852    model3_user1/studyer/user_score1_i_41_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.102 r  model3_user1/studyer/user_score1_i_12/CO[2]
                         net (fo=18, routed)          2.264    52.366    model3_user1/studyer/A[6]
    SLICE_X50Y81         LUT3 (Prop_lut3_I0_O)        0.313    52.679 r  model3_user1/studyer/user_score1_i_265/O
                         net (fo=1, routed)           0.000    52.679    model3_user1/studyer/user_score1_i_265_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.055 r  model3_user1/studyer/user_score1_i_192/CO[3]
                         net (fo=1, routed)           0.000    53.055    model3_user1/studyer/user_score1_i_192_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.172 r  model3_user1/studyer/user_score1_i_110/CO[3]
                         net (fo=1, routed)           0.000    53.172    model3_user1/studyer/user_score1_i_110_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.289 r  model3_user1/studyer/user_score1_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.289    model3_user1/studyer/user_score1_i_45_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    53.541 r  model3_user1/studyer/user_score1_i_13/CO[2]
                         net (fo=18, routed)          1.162    54.703    model3_user1/studyer/A[5]
    SLICE_X53Y86         LUT3 (Prop_lut3_I0_O)        0.310    55.013 r  model3_user1/studyer/user_score1_i_201/O
                         net (fo=1, routed)           0.000    55.013    model3_user1/studyer/user_score1_i_201_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.545 r  model3_user1/studyer/user_score1_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.545    model3_user1/studyer/user_score1_i_115_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.659 r  model3_user1/studyer/user_score1_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.659    model3_user1/studyer/user_score1_i_49_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.909 r  model3_user1/studyer/user_score1_i_14/CO[2]
                         net (fo=18, routed)          1.634    57.543    model3_user1/studyer/A[4]
    SLICE_X52Y82         LUT3 (Prop_lut3_I0_O)        0.313    57.856 r  model3_user1/studyer/user_score1_i_273/O
                         net (fo=1, routed)           0.000    57.856    model3_user1/studyer/user_score1_i_273_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.389 r  model3_user1/studyer/user_score1_i_202/CO[3]
                         net (fo=1, routed)           0.000    58.389    model3_user1/studyer/user_score1_i_202_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.506 r  model3_user1/studyer/user_score1_i_120/CO[3]
                         net (fo=1, routed)           0.000    58.506    model3_user1/studyer/user_score1_i_120_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.623 r  model3_user1/studyer/user_score1_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.623    model3_user1/studyer/user_score1_i_53_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    58.875 r  model3_user1/studyer/user_score1_i_15/CO[2]
                         net (fo=18, routed)          1.705    60.580    model3_user1/studyer/A[3]
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.310    60.890 r  model3_user1/studyer/user_score1_i_274/O
                         net (fo=1, routed)           0.000    60.890    model3_user1/studyer/user_score1_i_274_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.291 r  model3_user1/studyer/user_score1_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.291    model3_user1/studyer/user_score1_i_207_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.405 r  model3_user1/studyer/user_score1_i_125/CO[3]
                         net (fo=1, routed)           0.000    61.405    model3_user1/studyer/user_score1_i_125_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.519 r  model3_user1/studyer/user_score1_i_57/CO[3]
                         net (fo=1, routed)           0.000    61.519    model3_user1/studyer/user_score1_i_57_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    61.769 r  model3_user1/studyer/user_score1_i_16/CO[2]
                         net (fo=18, routed)          1.825    63.594    model3_user1/studyer/A[2]
    SLICE_X53Y77         LUT3 (Prop_lut3_I0_O)        0.313    63.907 r  model3_user1/studyer/user_score1_i_277/O
                         net (fo=1, routed)           0.000    63.907    model3_user1/studyer/user_score1_i_277_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.308 r  model3_user1/studyer/user_score1_i_212/CO[3]
                         net (fo=1, routed)           0.000    64.308    model3_user1/studyer/user_score1_i_212_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.422 r  model3_user1/studyer/user_score1_i_130/CO[3]
                         net (fo=1, routed)           0.000    64.422    model3_user1/studyer/user_score1_i_130_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.536 r  model3_user1/studyer/user_score1_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.536    model3_user1/studyer/user_score1_i_61_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    64.786 r  model3_user1/studyer/user_score1_i_17/CO[2]
                         net (fo=18, routed)          0.000    64.786    model3_user1/studyer/A[1]
    SLICE_X53Y80         FDRE                                         r  model3_user1/studyer/user_score_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/user_times_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/user_score1/A[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.974ns  (logic 28.812ns (45.753%)  route 34.162ns (54.247%))
  Logic Levels:           103  (CARRY4=79 FDRE=1 LUT1=1 LUT3=22)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE                         0.000     0.000 r  model3_user2/studyer/user_times_reg[1]/C
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.693     0.693 r  model3_user2/studyer/user_times_reg[1]/Q
                         net (fo=4, routed)           1.142     1.835    model3_user2/studyer/user_times_reg[1]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.211 f  model3_user2/studyer/user_score1_i_228__0/O[0]
                         net (fo=25, routed)          2.970     5.181    model3_user2/studyer/user_score1__1[1]
    SLICE_X52Y110        LUT1 (Prop_lut1_I0_O)        0.295     5.476 r  model3_user2/studyer/user_score1_i_451__0/O
                         net (fo=1, routed)           0.000     5.476    model3_user2/studyer/user_score1_i_451__0_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.009 r  model3_user2/studyer/user_score1_i_420__0/CO[3]
                         net (fo=1, routed)           0.000     6.009    model3_user2/studyer/user_score1_i_420__0_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.126 r  model3_user2/studyer/user_score1_i_415__0/CO[3]
                         net (fo=1, routed)           0.000     6.126    model3_user2/studyer/user_score1_i_415__0_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.243 r  model3_user2/studyer/user_score1_i_411__0/CO[3]
                         net (fo=1, routed)           0.000     6.243    model3_user2/studyer/user_score1_i_411__0_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.400 r  model3_user2/studyer/user_score1_i_410__0/CO[1]
                         net (fo=16, routed)          1.045     7.445    model3_user2/studyer/user_score1_i_410__0_n_2
    SLICE_X53Y111        LUT3 (Prop_lut3_I0_O)        0.332     7.777 r  model3_user2/studyer/user_score1_i_427__0/O
                         net (fo=1, routed)           0.000     7.777    model3_user2/studyer/user_score1_i_427__0_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.327 r  model3_user2/studyer/user_score1_i_402__0/CO[3]
                         net (fo=1, routed)           0.000     8.327    model3_user2/studyer/user_score1_i_402__0_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  model3_user2/studyer/user_score1_i_397__0/CO[3]
                         net (fo=1, routed)           0.000     8.441    model3_user2/studyer/user_score1_i_397__0_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.555 r  model3_user2/studyer/user_score1_i_393__0/CO[3]
                         net (fo=1, routed)           0.000     8.555    model3_user2/studyer/user_score1_i_393__0_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.783 r  model3_user2/studyer/user_score1_i_392__0/CO[2]
                         net (fo=16, routed)          1.653    10.436    model3_user2/studyer/user_score1_i_392__0_n_1
    SLICE_X48Y109        LUT3 (Prop_lut3_I0_O)        0.313    10.749 r  model3_user2/studyer/user_score1_i_409__0/O
                         net (fo=1, routed)           0.000    10.749    model3_user2/studyer/user_score1_i_409__0_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.299 r  model3_user2/studyer/user_score1_i_384__0/CO[3]
                         net (fo=1, routed)           0.000    11.299    model3_user2/studyer/user_score1_i_384__0_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.413 r  model3_user2/studyer/user_score1_i_379__0/CO[3]
                         net (fo=1, routed)           0.000    11.413    model3_user2/studyer/user_score1_i_379__0_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.527 r  model3_user2/studyer/user_score1_i_375__0/CO[3]
                         net (fo=1, routed)           0.000    11.527    model3_user2/studyer/user_score1_i_375__0_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.755 r  model3_user2/studyer/user_score1_i_374__0/CO[2]
                         net (fo=16, routed)          1.334    13.089    model3_user2/studyer/user_score1_i_374__0_n_1
    SLICE_X49Y107        LUT3 (Prop_lut3_I0_O)        0.313    13.402 r  model3_user2/studyer/user_score1_i_389__0/O
                         net (fo=1, routed)           0.000    13.402    model3_user2/studyer/user_score1_i_389__0_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.803 r  model3_user2/studyer/user_score1_i_366__0/CO[3]
                         net (fo=1, routed)           0.000    13.803    model3_user2/studyer/user_score1_i_366__0_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  model3_user2/studyer/user_score1_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    13.917    model3_user2/studyer/user_score1_i_361__0_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  model3_user2/studyer/user_score1_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    14.031    model3_user2/studyer/user_score1_i_357__0_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.259 r  model3_user2/studyer/user_score1_i_356__0/CO[2]
                         net (fo=16, routed)          1.222    15.482    model3_user2/studyer/user_score1_i_356__0_n_1
    SLICE_X50Y111        LUT3 (Prop_lut3_I0_O)        0.313    15.795 r  model3_user2/studyer/user_score1_i_364__0/O
                         net (fo=1, routed)           0.000    15.795    model3_user2/studyer/user_score1_i_364__0_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.328 r  model3_user2/studyer/user_score1_i_339__0/CO[3]
                         net (fo=1, routed)           0.000    16.328    model3_user2/studyer/user_score1_i_339__0_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.557 r  model3_user2/studyer/user_score1_i_338__0/CO[2]
                         net (fo=16, routed)          1.206    17.762    model3_user2/studyer/user_score1_i_338__0_n_1
    SLICE_X49Y113        LUT3 (Prop_lut3_I0_O)        0.310    18.072 r  model3_user2/studyer/user_score1_i_346__0/O
                         net (fo=1, routed)           0.000    18.072    model3_user2/studyer/user_score1_i_346__0_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.622 r  model3_user2/studyer/user_score1_i_321__0/CO[3]
                         net (fo=1, routed)           0.000    18.622    model3_user2/studyer/user_score1_i_321__0_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.850 r  model3_user2/studyer/user_score1_i_320__0/CO[2]
                         net (fo=16, routed)          1.174    20.025    model3_user2/studyer/user_score1_i_320__0_n_1
    SLICE_X51Y111        LUT3 (Prop_lut3_I0_O)        0.313    20.338 r  model3_user2/studyer/user_score1_i_337__0/O
                         net (fo=1, routed)           0.000    20.338    model3_user2/studyer/user_score1_i_337__0_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.888 r  model3_user2/studyer/user_score1_i_312__0/CO[3]
                         net (fo=1, routed)           0.000    20.888    model3_user2/studyer/user_score1_i_312__0_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.002 r  model3_user2/studyer/user_score1_i_307__0/CO[3]
                         net (fo=1, routed)           0.000    21.002    model3_user2/studyer/user_score1_i_307__0_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.116 r  model3_user2/studyer/user_score1_i_303__0/CO[3]
                         net (fo=1, routed)           0.000    21.116    model3_user2/studyer/user_score1_i_303__0_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.344 r  model3_user2/studyer/user_score1_i_302__0/CO[2]
                         net (fo=16, routed)          1.903    23.247    model3_user2/studyer/user_score1_i_302__0_n_1
    SLICE_X51Y107        LUT3 (Prop_lut3_I0_O)        0.313    23.560 r  model3_user2/studyer/user_score1_i_319__0/O
                         net (fo=1, routed)           0.000    23.560    model3_user2/studyer/user_score1_i_319__0_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.110 r  model3_user2/studyer/user_score1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    24.110    model3_user2/studyer/user_score1_i_294__0_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.224 r  model3_user2/studyer/user_score1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    24.224    model3_user2/studyer/user_score1_i_289__0_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.338 r  model3_user2/studyer/user_score1_i_285__0/CO[3]
                         net (fo=1, routed)           0.000    24.338    model3_user2/studyer/user_score1_i_285__0_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.566 r  model3_user2/studyer/user_score1_i_284__0/CO[2]
                         net (fo=16, routed)          1.302    25.868    model3_user2/studyer/user_score1_i_284__0_n_1
    SLICE_X53Y107        LUT3 (Prop_lut3_I0_O)        0.313    26.181 r  model3_user2/studyer/user_score1_i_301__0/O
                         net (fo=1, routed)           0.000    26.181    model3_user2/studyer/user_score1_i_301__0_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.731 r  model3_user2/studyer/user_score1_i_242__0/CO[3]
                         net (fo=1, routed)           0.000    26.731    model3_user2/studyer/user_score1_i_242__0_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.845 r  model3_user2/studyer/user_score1_i_237__0/CO[3]
                         net (fo=1, routed)           0.000    26.845    model3_user2/studyer/user_score1_i_237__0_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.959 r  model3_user2/studyer/user_score1_i_233__0/CO[3]
                         net (fo=1, routed)           0.000    26.959    model3_user2/studyer/user_score1_i_233__0_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.181 r  model3_user2/studyer/user_score1_i_232__0/O[0]
                         net (fo=2, routed)           1.321    28.502    model3_user2/studyer/user_score1_i_232__0_n_7
    SLICE_X54Y113        LUT3 (Prop_lut3_I2_O)        0.299    28.801 r  model3_user2/studyer/user_score1_i_235__0/O
                         net (fo=1, routed)           0.000    28.801    model3_user2/studyer/user_score1_i_235__0_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    29.375 r  model3_user2/studyer/user_score1_i_152__0/CO[2]
                         net (fo=16, routed)          1.196    30.571    model3_user2/studyer/user_score1_i_152__0_n_1
    SLICE_X56Y108        LUT3 (Prop_lut3_I0_O)        0.310    30.881 r  model3_user2/studyer/user_score1_i_231__0/O
                         net (fo=1, routed)           0.000    30.881    model3_user2/studyer/user_score1_i_231__0_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.414 r  model3_user2/studyer/user_score1_i_146__0/CO[3]
                         net (fo=1, routed)           0.000    31.414    model3_user2/studyer/user_score1_i_146__0_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.531 r  model3_user2/studyer/user_score1_i_79__0/CO[3]
                         net (fo=1, routed)           0.000    31.531    model3_user2/studyer/user_score1_i_79__0_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.648 r  model3_user2/studyer/user_score1_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    31.648    model3_user2/studyer/user_score1_i_75__0_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.877 r  model3_user2/studyer/user_score1_i_74__0/CO[2]
                         net (fo=16, routed)          1.380    33.257    model3_user2/studyer/user_score1_i_74__0_n_1
    SLICE_X57Y107        LUT3 (Prop_lut3_I0_O)        0.310    33.567 r  model3_user2/studyer/user_score1_i_227__0/O
                         net (fo=1, routed)           0.000    33.567    model3_user2/studyer/user_score1_i_227__0_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.117 r  model3_user2/studyer/user_score1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    34.117    model3_user2/studyer/user_score1_i_141__0_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.231 r  model3_user2/studyer/user_score1_i_69__0/CO[3]
                         net (fo=1, routed)           0.000    34.231    model3_user2/studyer/user_score1_i_69__0_n_0
    SLICE_X57Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.345 r  model3_user2/studyer/user_score1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    34.345    model3_user2/studyer/user_score1_i_21__0_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.573 r  model3_user2/studyer/user_score1_i_20__0/CO[2]
                         net (fo=16, routed)          1.323    35.897    model3_user2/studyer/user_score1_i_20__0_n_1
    SLICE_X57Y114        LUT3 (Prop_lut3_I0_O)        0.313    36.210 r  model3_user2/studyer/user_score1_i_23__0/O
                         net (fo=1, routed)           0.000    36.210    model3_user2/studyer/user_score1_i_23__0_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    36.780 r  model3_user2/studyer/user_score1_i_7__0/CO[2]
                         net (fo=17, routed)          1.482    38.262    model3_user2/studyer/A[11]
    SLICE_X55Y111        LUT3 (Prop_lut3_I0_O)        0.313    38.575 r  model3_user2/studyer/user_score1_i_252__0/O
                         net (fo=1, routed)           0.000    38.575    model3_user2/studyer/user_score1_i_252__0_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.125 r  model3_user2/studyer/user_score1_i_167__0/CO[3]
                         net (fo=1, routed)           0.000    39.125    model3_user2/studyer/user_score1_i_167__0_n_0
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.239 r  model3_user2/studyer/user_score1_i_85__0/CO[3]
                         net (fo=1, routed)           0.000    39.239    model3_user2/studyer/user_score1_i_85__0_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.353 r  model3_user2/studyer/user_score1_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    39.353    model3_user2/studyer/user_score1_i_25__0_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.581 r  model3_user2/studyer/user_score1_i_8__0/CO[2]
                         net (fo=17, routed)          1.413    40.994    model3_user2/studyer/A[10]
    SLICE_X54Y116        LUT3 (Prop_lut3_I0_O)        0.313    41.307 r  model3_user2/studyer/user_score1_i_93__0/O
                         net (fo=1, routed)           0.000    41.307    model3_user2/studyer/user_score1_i_93__0_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.840 r  model3_user2/studyer/user_score1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    41.840    model3_user2/studyer/user_score1_i_29__0_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.069 r  model3_user2/studyer/user_score1_i_9__0/CO[2]
                         net (fo=17, routed)          1.442    43.511    model3_user2/studyer/A[9]
    SLICE_X54Y106        LUT3 (Prop_lut3_I0_O)        0.310    43.821 r  model3_user2/studyer/user_score1_i_256__0/O
                         net (fo=1, routed)           0.000    43.821    model3_user2/studyer/user_score1_i_256__0_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.197 r  model3_user2/studyer/user_score1_i_177__0/CO[3]
                         net (fo=1, routed)           0.000    44.197    model3_user2/studyer/user_score1_i_177__0_n_0
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.314 r  model3_user2/studyer/user_score1_i_95__0/CO[3]
                         net (fo=1, routed)           0.000    44.314    model3_user2/studyer/user_score1_i_95__0_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.431 r  model3_user2/studyer/user_score1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    44.431    model3_user2/studyer/user_score1_i_33__0_n_0
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.660 r  model3_user2/studyer/user_score1_i_10__0/CO[2]
                         net (fo=17, routed)          1.074    45.733    model3_user2/studyer/A[8]
    SLICE_X55Y107        LUT3 (Prop_lut3_I0_O)        0.310    46.043 r  model3_user2/studyer/user_score1_i_259__0/O
                         net (fo=1, routed)           0.000    46.043    model3_user2/studyer/user_score1_i_259__0_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.444 r  model3_user2/studyer/user_score1_i_182__0/CO[3]
                         net (fo=1, routed)           0.000    46.444    model3_user2/studyer/user_score1_i_182__0_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.558 r  model3_user2/studyer/user_score1_i_100__0/CO[3]
                         net (fo=1, routed)           0.000    46.558    model3_user2/studyer/user_score1_i_100__0_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.672 r  model3_user2/studyer/user_score1_i_37__0/CO[3]
                         net (fo=1, routed)           0.000    46.672    model3_user2/studyer/user_score1_i_37__0_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    46.922 r  model3_user2/studyer/user_score1_i_11__0/CO[2]
                         net (fo=18, routed)          1.396    48.318    model3_user2/studyer/A[7]
    SLICE_X53Y103        LUT3 (Prop_lut3_I0_O)        0.313    48.631 r  model3_user2/studyer/user_score1_i_264__0/O
                         net (fo=1, routed)           0.000    48.631    model3_user2/studyer/user_score1_i_264__0_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.181 r  model3_user2/studyer/user_score1_i_187__0/CO[3]
                         net (fo=1, routed)           0.000    49.181    model3_user2/studyer/user_score1_i_187__0_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.295 r  model3_user2/studyer/user_score1_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    49.295    model3_user2/studyer/user_score1_i_105__0_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.409 r  model3_user2/studyer/user_score1_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    49.409    model3_user2/studyer/user_score1_i_41__0_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    49.659 r  model3_user2/studyer/user_score1_i_12__0/CO[2]
                         net (fo=18, routed)          1.515    51.175    model3_user2/studyer/A[6]
    SLICE_X56Y104        LUT3 (Prop_lut3_I0_O)        0.313    51.488 r  model3_user2/studyer/user_score1_i_265__0/O
                         net (fo=1, routed)           0.000    51.488    model3_user2/studyer/user_score1_i_265__0_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.864 r  model3_user2/studyer/user_score1_i_192__0/CO[3]
                         net (fo=1, routed)           0.000    51.864    model3_user2/studyer/user_score1_i_192__0_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.981 r  model3_user2/studyer/user_score1_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    51.981    model3_user2/studyer/user_score1_i_110__0_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.098 r  model3_user2/studyer/user_score1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    52.098    model3_user2/studyer/user_score1_i_45__0_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    52.350 r  model3_user2/studyer/user_score1_i_13__0/CO[2]
                         net (fo=18, routed)          1.504    53.854    model3_user2/studyer/A[5]
    SLICE_X55Y103        LUT3 (Prop_lut3_I0_O)        0.310    54.164 r  model3_user2/studyer/user_score1_i_268__0/O
                         net (fo=1, routed)           0.000    54.164    model3_user2/studyer/user_score1_i_268__0_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    54.565 r  model3_user2/studyer/user_score1_i_197__0/CO[3]
                         net (fo=1, routed)           0.000    54.565    model3_user2/studyer/user_score1_i_197__0_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.679 r  model3_user2/studyer/user_score1_i_115__0/CO[3]
                         net (fo=1, routed)           0.000    54.679    model3_user2/studyer/user_score1_i_115__0_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.793 r  model3_user2/studyer/user_score1_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    54.793    model3_user2/studyer/user_score1_i_49__0_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.043 r  model3_user2/studyer/user_score1_i_14__0/CO[2]
                         net (fo=18, routed)          1.426    56.469    model3_user2/studyer/A[4]
    SLICE_X55Y99         LUT3 (Prop_lut3_I0_O)        0.313    56.782 r  model3_user2/studyer/user_score1_i_273__0/O
                         net (fo=1, routed)           0.000    56.782    model3_user2/studyer/user_score1_i_273__0_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.332 r  model3_user2/studyer/user_score1_i_202__0/CO[3]
                         net (fo=1, routed)           0.001    57.333    model3_user2/studyer/user_score1_i_202__0_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.447 r  model3_user2/studyer/user_score1_i_120__0/CO[3]
                         net (fo=1, routed)           0.000    57.447    model3_user2/studyer/user_score1_i_120__0_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.561 r  model3_user2/studyer/user_score1_i_53__0/CO[3]
                         net (fo=1, routed)           0.000    57.561    model3_user2/studyer/user_score1_i_53__0_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    57.811 r  model3_user2/studyer/user_score1_i_15__0/CO[2]
                         net (fo=18, routed)          1.152    58.963    model3_user2/studyer/A[3]
    SLICE_X54Y99         LUT3 (Prop_lut3_I0_O)        0.313    59.276 r  model3_user2/studyer/user_score1_i_210__0/O
                         net (fo=1, routed)           0.000    59.276    model3_user2/studyer/user_score1_i_210__0_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.809 r  model3_user2/studyer/user_score1_i_125__0/CO[3]
                         net (fo=1, routed)           0.001    59.810    model3_user2/studyer/user_score1_i_125__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.927 r  model3_user2/studyer/user_score1_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    59.927    model3_user2/studyer/user_score1_i_57__0_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    60.179 r  model3_user2/studyer/user_score1_i_16__0/CO[2]
                         net (fo=18, routed)          1.166    61.345    model3_user2/studyer/A[2]
    SLICE_X54Y103        LUT3 (Prop_lut3_I0_O)        0.310    61.655 r  model3_user2/studyer/user_score1_i_215__0/O
                         net (fo=1, routed)           0.000    61.655    model3_user2/studyer/user_score1_i_215__0_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.188 r  model3_user2/studyer/user_score1_i_130__0/CO[3]
                         net (fo=1, routed)           0.000    62.188    model3_user2/studyer/user_score1_i_130__0_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.305 r  model3_user2/studyer/user_score1_i_61__0/CO[3]
                         net (fo=1, routed)           0.000    62.305    model3_user2/studyer/user_score1_i_61__0_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    62.557 r  model3_user2/studyer/user_score1_i_17__0/CO[2]
                         net (fo=18, routed)          0.417    62.974    model3_user2/studyer/A[1]
    DSP48_X1Y42          DSP48E1                                      r  model3_user2/studyer/user_score1/A[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/user_times_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/user_score_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.557ns  (logic 28.812ns (46.057%)  route 33.745ns (53.943%))
  Logic Levels:           103  (CARRY4=79 FDRE=1 LUT1=1 LUT3=22)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE                         0.000     0.000 r  model3_user2/studyer/user_times_reg[1]/C
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.693     0.693 r  model3_user2/studyer/user_times_reg[1]/Q
                         net (fo=4, routed)           1.142     1.835    model3_user2/studyer/user_times_reg[1]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.211 f  model3_user2/studyer/user_score1_i_228__0/O[0]
                         net (fo=25, routed)          2.970     5.181    model3_user2/studyer/user_score1__1[1]
    SLICE_X52Y110        LUT1 (Prop_lut1_I0_O)        0.295     5.476 r  model3_user2/studyer/user_score1_i_451__0/O
                         net (fo=1, routed)           0.000     5.476    model3_user2/studyer/user_score1_i_451__0_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.009 r  model3_user2/studyer/user_score1_i_420__0/CO[3]
                         net (fo=1, routed)           0.000     6.009    model3_user2/studyer/user_score1_i_420__0_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.126 r  model3_user2/studyer/user_score1_i_415__0/CO[3]
                         net (fo=1, routed)           0.000     6.126    model3_user2/studyer/user_score1_i_415__0_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.243 r  model3_user2/studyer/user_score1_i_411__0/CO[3]
                         net (fo=1, routed)           0.000     6.243    model3_user2/studyer/user_score1_i_411__0_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.400 r  model3_user2/studyer/user_score1_i_410__0/CO[1]
                         net (fo=16, routed)          1.045     7.445    model3_user2/studyer/user_score1_i_410__0_n_2
    SLICE_X53Y111        LUT3 (Prop_lut3_I0_O)        0.332     7.777 r  model3_user2/studyer/user_score1_i_427__0/O
                         net (fo=1, routed)           0.000     7.777    model3_user2/studyer/user_score1_i_427__0_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.327 r  model3_user2/studyer/user_score1_i_402__0/CO[3]
                         net (fo=1, routed)           0.000     8.327    model3_user2/studyer/user_score1_i_402__0_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  model3_user2/studyer/user_score1_i_397__0/CO[3]
                         net (fo=1, routed)           0.000     8.441    model3_user2/studyer/user_score1_i_397__0_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.555 r  model3_user2/studyer/user_score1_i_393__0/CO[3]
                         net (fo=1, routed)           0.000     8.555    model3_user2/studyer/user_score1_i_393__0_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.783 r  model3_user2/studyer/user_score1_i_392__0/CO[2]
                         net (fo=16, routed)          1.653    10.436    model3_user2/studyer/user_score1_i_392__0_n_1
    SLICE_X48Y109        LUT3 (Prop_lut3_I0_O)        0.313    10.749 r  model3_user2/studyer/user_score1_i_409__0/O
                         net (fo=1, routed)           0.000    10.749    model3_user2/studyer/user_score1_i_409__0_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.299 r  model3_user2/studyer/user_score1_i_384__0/CO[3]
                         net (fo=1, routed)           0.000    11.299    model3_user2/studyer/user_score1_i_384__0_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.413 r  model3_user2/studyer/user_score1_i_379__0/CO[3]
                         net (fo=1, routed)           0.000    11.413    model3_user2/studyer/user_score1_i_379__0_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.527 r  model3_user2/studyer/user_score1_i_375__0/CO[3]
                         net (fo=1, routed)           0.000    11.527    model3_user2/studyer/user_score1_i_375__0_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.755 r  model3_user2/studyer/user_score1_i_374__0/CO[2]
                         net (fo=16, routed)          1.334    13.089    model3_user2/studyer/user_score1_i_374__0_n_1
    SLICE_X49Y107        LUT3 (Prop_lut3_I0_O)        0.313    13.402 r  model3_user2/studyer/user_score1_i_389__0/O
                         net (fo=1, routed)           0.000    13.402    model3_user2/studyer/user_score1_i_389__0_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.803 r  model3_user2/studyer/user_score1_i_366__0/CO[3]
                         net (fo=1, routed)           0.000    13.803    model3_user2/studyer/user_score1_i_366__0_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.917 r  model3_user2/studyer/user_score1_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    13.917    model3_user2/studyer/user_score1_i_361__0_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.031 r  model3_user2/studyer/user_score1_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    14.031    model3_user2/studyer/user_score1_i_357__0_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.259 r  model3_user2/studyer/user_score1_i_356__0/CO[2]
                         net (fo=16, routed)          1.222    15.482    model3_user2/studyer/user_score1_i_356__0_n_1
    SLICE_X50Y111        LUT3 (Prop_lut3_I0_O)        0.313    15.795 r  model3_user2/studyer/user_score1_i_364__0/O
                         net (fo=1, routed)           0.000    15.795    model3_user2/studyer/user_score1_i_364__0_n_0
    SLICE_X50Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.328 r  model3_user2/studyer/user_score1_i_339__0/CO[3]
                         net (fo=1, routed)           0.000    16.328    model3_user2/studyer/user_score1_i_339__0_n_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.557 r  model3_user2/studyer/user_score1_i_338__0/CO[2]
                         net (fo=16, routed)          1.206    17.762    model3_user2/studyer/user_score1_i_338__0_n_1
    SLICE_X49Y113        LUT3 (Prop_lut3_I0_O)        0.310    18.072 r  model3_user2/studyer/user_score1_i_346__0/O
                         net (fo=1, routed)           0.000    18.072    model3_user2/studyer/user_score1_i_346__0_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.622 r  model3_user2/studyer/user_score1_i_321__0/CO[3]
                         net (fo=1, routed)           0.000    18.622    model3_user2/studyer/user_score1_i_321__0_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.850 r  model3_user2/studyer/user_score1_i_320__0/CO[2]
                         net (fo=16, routed)          1.174    20.025    model3_user2/studyer/user_score1_i_320__0_n_1
    SLICE_X51Y111        LUT3 (Prop_lut3_I0_O)        0.313    20.338 r  model3_user2/studyer/user_score1_i_337__0/O
                         net (fo=1, routed)           0.000    20.338    model3_user2/studyer/user_score1_i_337__0_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.888 r  model3_user2/studyer/user_score1_i_312__0/CO[3]
                         net (fo=1, routed)           0.000    20.888    model3_user2/studyer/user_score1_i_312__0_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.002 r  model3_user2/studyer/user_score1_i_307__0/CO[3]
                         net (fo=1, routed)           0.000    21.002    model3_user2/studyer/user_score1_i_307__0_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.116 r  model3_user2/studyer/user_score1_i_303__0/CO[3]
                         net (fo=1, routed)           0.000    21.116    model3_user2/studyer/user_score1_i_303__0_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.344 r  model3_user2/studyer/user_score1_i_302__0/CO[2]
                         net (fo=16, routed)          1.903    23.247    model3_user2/studyer/user_score1_i_302__0_n_1
    SLICE_X51Y107        LUT3 (Prop_lut3_I0_O)        0.313    23.560 r  model3_user2/studyer/user_score1_i_319__0/O
                         net (fo=1, routed)           0.000    23.560    model3_user2/studyer/user_score1_i_319__0_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.110 r  model3_user2/studyer/user_score1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    24.110    model3_user2/studyer/user_score1_i_294__0_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.224 r  model3_user2/studyer/user_score1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    24.224    model3_user2/studyer/user_score1_i_289__0_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.338 r  model3_user2/studyer/user_score1_i_285__0/CO[3]
                         net (fo=1, routed)           0.000    24.338    model3_user2/studyer/user_score1_i_285__0_n_0
    SLICE_X51Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.566 r  model3_user2/studyer/user_score1_i_284__0/CO[2]
                         net (fo=16, routed)          1.302    25.868    model3_user2/studyer/user_score1_i_284__0_n_1
    SLICE_X53Y107        LUT3 (Prop_lut3_I0_O)        0.313    26.181 r  model3_user2/studyer/user_score1_i_301__0/O
                         net (fo=1, routed)           0.000    26.181    model3_user2/studyer/user_score1_i_301__0_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.731 r  model3_user2/studyer/user_score1_i_242__0/CO[3]
                         net (fo=1, routed)           0.000    26.731    model3_user2/studyer/user_score1_i_242__0_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.845 r  model3_user2/studyer/user_score1_i_237__0/CO[3]
                         net (fo=1, routed)           0.000    26.845    model3_user2/studyer/user_score1_i_237__0_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.959 r  model3_user2/studyer/user_score1_i_233__0/CO[3]
                         net (fo=1, routed)           0.000    26.959    model3_user2/studyer/user_score1_i_233__0_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.181 r  model3_user2/studyer/user_score1_i_232__0/O[0]
                         net (fo=2, routed)           1.321    28.502    model3_user2/studyer/user_score1_i_232__0_n_7
    SLICE_X54Y113        LUT3 (Prop_lut3_I2_O)        0.299    28.801 r  model3_user2/studyer/user_score1_i_235__0/O
                         net (fo=1, routed)           0.000    28.801    model3_user2/studyer/user_score1_i_235__0_n_0
    SLICE_X54Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    29.375 r  model3_user2/studyer/user_score1_i_152__0/CO[2]
                         net (fo=16, routed)          1.196    30.571    model3_user2/studyer/user_score1_i_152__0_n_1
    SLICE_X56Y108        LUT3 (Prop_lut3_I0_O)        0.310    30.881 r  model3_user2/studyer/user_score1_i_231__0/O
                         net (fo=1, routed)           0.000    30.881    model3_user2/studyer/user_score1_i_231__0_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.414 r  model3_user2/studyer/user_score1_i_146__0/CO[3]
                         net (fo=1, routed)           0.000    31.414    model3_user2/studyer/user_score1_i_146__0_n_0
    SLICE_X56Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.531 r  model3_user2/studyer/user_score1_i_79__0/CO[3]
                         net (fo=1, routed)           0.000    31.531    model3_user2/studyer/user_score1_i_79__0_n_0
    SLICE_X56Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.648 r  model3_user2/studyer/user_score1_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    31.648    model3_user2/studyer/user_score1_i_75__0_n_0
    SLICE_X56Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    31.877 r  model3_user2/studyer/user_score1_i_74__0/CO[2]
                         net (fo=16, routed)          1.380    33.257    model3_user2/studyer/user_score1_i_74__0_n_1
    SLICE_X57Y107        LUT3 (Prop_lut3_I0_O)        0.310    33.567 r  model3_user2/studyer/user_score1_i_227__0/O
                         net (fo=1, routed)           0.000    33.567    model3_user2/studyer/user_score1_i_227__0_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.117 r  model3_user2/studyer/user_score1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    34.117    model3_user2/studyer/user_score1_i_141__0_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.231 r  model3_user2/studyer/user_score1_i_69__0/CO[3]
                         net (fo=1, routed)           0.000    34.231    model3_user2/studyer/user_score1_i_69__0_n_0
    SLICE_X57Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.345 r  model3_user2/studyer/user_score1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    34.345    model3_user2/studyer/user_score1_i_21__0_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.573 r  model3_user2/studyer/user_score1_i_20__0/CO[2]
                         net (fo=16, routed)          1.323    35.897    model3_user2/studyer/user_score1_i_20__0_n_1
    SLICE_X57Y114        LUT3 (Prop_lut3_I0_O)        0.313    36.210 r  model3_user2/studyer/user_score1_i_23__0/O
                         net (fo=1, routed)           0.000    36.210    model3_user2/studyer/user_score1_i_23__0_n_0
    SLICE_X57Y114        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    36.780 r  model3_user2/studyer/user_score1_i_7__0/CO[2]
                         net (fo=17, routed)          1.482    38.262    model3_user2/studyer/A[11]
    SLICE_X55Y111        LUT3 (Prop_lut3_I0_O)        0.313    38.575 r  model3_user2/studyer/user_score1_i_252__0/O
                         net (fo=1, routed)           0.000    38.575    model3_user2/studyer/user_score1_i_252__0_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.125 r  model3_user2/studyer/user_score1_i_167__0/CO[3]
                         net (fo=1, routed)           0.000    39.125    model3_user2/studyer/user_score1_i_167__0_n_0
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.239 r  model3_user2/studyer/user_score1_i_85__0/CO[3]
                         net (fo=1, routed)           0.000    39.239    model3_user2/studyer/user_score1_i_85__0_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.353 r  model3_user2/studyer/user_score1_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    39.353    model3_user2/studyer/user_score1_i_25__0_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.581 r  model3_user2/studyer/user_score1_i_8__0/CO[2]
                         net (fo=17, routed)          1.413    40.994    model3_user2/studyer/A[10]
    SLICE_X54Y116        LUT3 (Prop_lut3_I0_O)        0.313    41.307 r  model3_user2/studyer/user_score1_i_93__0/O
                         net (fo=1, routed)           0.000    41.307    model3_user2/studyer/user_score1_i_93__0_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.840 r  model3_user2/studyer/user_score1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    41.840    model3_user2/studyer/user_score1_i_29__0_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.069 r  model3_user2/studyer/user_score1_i_9__0/CO[2]
                         net (fo=17, routed)          1.442    43.511    model3_user2/studyer/A[9]
    SLICE_X54Y106        LUT3 (Prop_lut3_I0_O)        0.310    43.821 r  model3_user2/studyer/user_score1_i_256__0/O
                         net (fo=1, routed)           0.000    43.821    model3_user2/studyer/user_score1_i_256__0_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.197 r  model3_user2/studyer/user_score1_i_177__0/CO[3]
                         net (fo=1, routed)           0.000    44.197    model3_user2/studyer/user_score1_i_177__0_n_0
    SLICE_X54Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.314 r  model3_user2/studyer/user_score1_i_95__0/CO[3]
                         net (fo=1, routed)           0.000    44.314    model3_user2/studyer/user_score1_i_95__0_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.431 r  model3_user2/studyer/user_score1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    44.431    model3_user2/studyer/user_score1_i_33__0_n_0
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.660 r  model3_user2/studyer/user_score1_i_10__0/CO[2]
                         net (fo=17, routed)          1.074    45.733    model3_user2/studyer/A[8]
    SLICE_X55Y107        LUT3 (Prop_lut3_I0_O)        0.310    46.043 r  model3_user2/studyer/user_score1_i_259__0/O
                         net (fo=1, routed)           0.000    46.043    model3_user2/studyer/user_score1_i_259__0_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    46.444 r  model3_user2/studyer/user_score1_i_182__0/CO[3]
                         net (fo=1, routed)           0.000    46.444    model3_user2/studyer/user_score1_i_182__0_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.558 r  model3_user2/studyer/user_score1_i_100__0/CO[3]
                         net (fo=1, routed)           0.000    46.558    model3_user2/studyer/user_score1_i_100__0_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.672 r  model3_user2/studyer/user_score1_i_37__0/CO[3]
                         net (fo=1, routed)           0.000    46.672    model3_user2/studyer/user_score1_i_37__0_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    46.922 r  model3_user2/studyer/user_score1_i_11__0/CO[2]
                         net (fo=18, routed)          1.396    48.318    model3_user2/studyer/A[7]
    SLICE_X53Y103        LUT3 (Prop_lut3_I0_O)        0.313    48.631 r  model3_user2/studyer/user_score1_i_264__0/O
                         net (fo=1, routed)           0.000    48.631    model3_user2/studyer/user_score1_i_264__0_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.181 r  model3_user2/studyer/user_score1_i_187__0/CO[3]
                         net (fo=1, routed)           0.000    49.181    model3_user2/studyer/user_score1_i_187__0_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.295 r  model3_user2/studyer/user_score1_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    49.295    model3_user2/studyer/user_score1_i_105__0_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.409 r  model3_user2/studyer/user_score1_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    49.409    model3_user2/studyer/user_score1_i_41__0_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    49.659 r  model3_user2/studyer/user_score1_i_12__0/CO[2]
                         net (fo=18, routed)          1.515    51.175    model3_user2/studyer/A[6]
    SLICE_X56Y104        LUT3 (Prop_lut3_I0_O)        0.313    51.488 r  model3_user2/studyer/user_score1_i_265__0/O
                         net (fo=1, routed)           0.000    51.488    model3_user2/studyer/user_score1_i_265__0_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.864 r  model3_user2/studyer/user_score1_i_192__0/CO[3]
                         net (fo=1, routed)           0.000    51.864    model3_user2/studyer/user_score1_i_192__0_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.981 r  model3_user2/studyer/user_score1_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    51.981    model3_user2/studyer/user_score1_i_110__0_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.098 r  model3_user2/studyer/user_score1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    52.098    model3_user2/studyer/user_score1_i_45__0_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    52.350 r  model3_user2/studyer/user_score1_i_13__0/CO[2]
                         net (fo=18, routed)          1.504    53.854    model3_user2/studyer/A[5]
    SLICE_X55Y103        LUT3 (Prop_lut3_I0_O)        0.310    54.164 r  model3_user2/studyer/user_score1_i_268__0/O
                         net (fo=1, routed)           0.000    54.164    model3_user2/studyer/user_score1_i_268__0_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    54.565 r  model3_user2/studyer/user_score1_i_197__0/CO[3]
                         net (fo=1, routed)           0.000    54.565    model3_user2/studyer/user_score1_i_197__0_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.679 r  model3_user2/studyer/user_score1_i_115__0/CO[3]
                         net (fo=1, routed)           0.000    54.679    model3_user2/studyer/user_score1_i_115__0_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.793 r  model3_user2/studyer/user_score1_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    54.793    model3_user2/studyer/user_score1_i_49__0_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.043 r  model3_user2/studyer/user_score1_i_14__0/CO[2]
                         net (fo=18, routed)          1.426    56.469    model3_user2/studyer/A[4]
    SLICE_X55Y99         LUT3 (Prop_lut3_I0_O)        0.313    56.782 r  model3_user2/studyer/user_score1_i_273__0/O
                         net (fo=1, routed)           0.000    56.782    model3_user2/studyer/user_score1_i_273__0_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.332 r  model3_user2/studyer/user_score1_i_202__0/CO[3]
                         net (fo=1, routed)           0.001    57.333    model3_user2/studyer/user_score1_i_202__0_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.447 r  model3_user2/studyer/user_score1_i_120__0/CO[3]
                         net (fo=1, routed)           0.000    57.447    model3_user2/studyer/user_score1_i_120__0_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.561 r  model3_user2/studyer/user_score1_i_53__0/CO[3]
                         net (fo=1, routed)           0.000    57.561    model3_user2/studyer/user_score1_i_53__0_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    57.811 r  model3_user2/studyer/user_score1_i_15__0/CO[2]
                         net (fo=18, routed)          1.152    58.963    model3_user2/studyer/A[3]
    SLICE_X54Y99         LUT3 (Prop_lut3_I0_O)        0.313    59.276 r  model3_user2/studyer/user_score1_i_210__0/O
                         net (fo=1, routed)           0.000    59.276    model3_user2/studyer/user_score1_i_210__0_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.809 r  model3_user2/studyer/user_score1_i_125__0/CO[3]
                         net (fo=1, routed)           0.001    59.810    model3_user2/studyer/user_score1_i_125__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.927 r  model3_user2/studyer/user_score1_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    59.927    model3_user2/studyer/user_score1_i_57__0_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    60.179 r  model3_user2/studyer/user_score1_i_16__0/CO[2]
                         net (fo=18, routed)          1.166    61.345    model3_user2/studyer/A[2]
    SLICE_X54Y103        LUT3 (Prop_lut3_I0_O)        0.310    61.655 r  model3_user2/studyer/user_score1_i_215__0/O
                         net (fo=1, routed)           0.000    61.655    model3_user2/studyer/user_score1_i_215__0_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.188 r  model3_user2/studyer/user_score1_i_130__0/CO[3]
                         net (fo=1, routed)           0.000    62.188    model3_user2/studyer/user_score1_i_130__0_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.305 r  model3_user2/studyer/user_score1_i_61__0/CO[3]
                         net (fo=1, routed)           0.000    62.305    model3_user2/studyer/user_score1_i_61__0_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    62.557 r  model3_user2/studyer/user_score1_i_17__0/CO[2]
                         net (fo=18, routed)          0.000    62.557    model3_user2/studyer/A[1]
    SLICE_X54Y105        FDRE                                         r  model3_user2/studyer/user_score_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/user_score1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            model3_user1/studyer/user_score1/A[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.463ns  (logic 29.928ns (47.913%)  route 32.535ns (52.087%))
  Logic Levels:           99  (CARRY4=77 DSP48E1=1 LUT2=1 LUT3=20)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1                      0.000     0.000 r  model3_user1/studyer/user_score1/CLK
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.184     4.184 r  model3_user1/studyer/user_score1/P[23]
                         net (fo=1, routed)           1.570     5.754    model3_user1/studyer/user_score1_n_82
    SLICE_X56Y95         LUT2 (Prop_lut2_I1_O)        0.124     5.878 r  model3_user1/studyer/user_score1_i_452/O
                         net (fo=1, routed)           0.000     5.878    model3_user1/studyer/user_score1_i_452_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.391 r  model3_user1/studyer/user_score1_i_420/CO[3]
                         net (fo=1, routed)           0.000     6.391    model3_user1/studyer/user_score1_i_420_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.508 r  model3_user1/studyer/user_score1_i_415/CO[3]
                         net (fo=1, routed)           0.000     6.508    model3_user1/studyer/user_score1_i_415_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.625 r  model3_user1/studyer/user_score1_i_411/CO[3]
                         net (fo=1, routed)           0.000     6.625    model3_user1/studyer/user_score1_i_411_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.782 r  model3_user1/studyer/user_score1_i_410/CO[1]
                         net (fo=16, routed)          1.170     7.952    model3_user1/studyer/user_score1_i_410_n_2
    SLICE_X57Y93         LUT3 (Prop_lut3_I0_O)        0.332     8.284 r  model3_user1/studyer/user_score1_i_423/O
                         net (fo=1, routed)           0.000     8.284    model3_user1/studyer/user_score1_i_423_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.834 r  model3_user1/studyer/user_score1_i_397/CO[3]
                         net (fo=1, routed)           0.000     8.834    model3_user1/studyer/user_score1_i_397_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  model3_user1/studyer/user_score1_i_393/CO[3]
                         net (fo=1, routed)           0.000     8.948    model3_user1/studyer/user_score1_i_393_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.176 r  model3_user1/studyer/user_score1_i_392/CO[2]
                         net (fo=16, routed)          0.993    10.169    model3_user1/studyer/user_score1_i_392_n_1
    SLICE_X56Y91         LUT3 (Prop_lut3_I0_O)        0.313    10.482 r  model3_user1/studyer/user_score1_i_409/O
                         net (fo=1, routed)           0.000    10.482    model3_user1/studyer/user_score1_i_409_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.015 r  model3_user1/studyer/user_score1_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.015    model3_user1/studyer/user_score1_i_384_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.132 r  model3_user1/studyer/user_score1_i_379/CO[3]
                         net (fo=1, routed)           0.000    11.132    model3_user1/studyer/user_score1_i_379_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.249 r  model3_user1/studyer/user_score1_i_375/CO[3]
                         net (fo=1, routed)           0.000    11.249    model3_user1/studyer/user_score1_i_375_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.478 r  model3_user1/studyer/user_score1_i_374/CO[2]
                         net (fo=16, routed)          1.074    12.553    model3_user1/studyer/user_score1_i_374_n_1
    SLICE_X52Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    13.334 r  model3_user1/studyer/user_score1_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.334    model3_user1/studyer/user_score1_i_366_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.451 r  model3_user1/studyer/user_score1_i_361/CO[3]
                         net (fo=1, routed)           0.000    13.451    model3_user1/studyer/user_score1_i_361_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.568 r  model3_user1/studyer/user_score1_i_357/CO[3]
                         net (fo=1, routed)           0.000    13.568    model3_user1/studyer/user_score1_i_357_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.797 r  model3_user1/studyer/user_score1_i_356/CO[2]
                         net (fo=16, routed)          1.227    15.024    model3_user1/studyer/user_score1_i_356_n_1
    SLICE_X52Y98         LUT3 (Prop_lut3_I0_O)        0.310    15.334 r  model3_user1/studyer/user_score1_i_362/O
                         net (fo=1, routed)           0.000    15.334    model3_user1/studyer/user_score1_i_362_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.710 r  model3_user1/studyer/user_score1_i_339/CO[3]
                         net (fo=1, routed)           0.000    15.710    model3_user1/studyer/user_score1_i_339_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.939 r  model3_user1/studyer/user_score1_i_338/CO[2]
                         net (fo=16, routed)          1.188    17.127    model3_user1/studyer/user_score1_i_338_n_1
    SLICE_X50Y97         LUT3 (Prop_lut3_I0_O)        0.310    17.437 r  model3_user1/studyer/user_score1_i_353/O
                         net (fo=1, routed)           0.000    17.437    model3_user1/studyer/user_score1_i_353_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.813 r  model3_user1/studyer/user_score1_i_330/CO[3]
                         net (fo=1, routed)           0.000    17.813    model3_user1/studyer/user_score1_i_330_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.930 r  model3_user1/studyer/user_score1_i_325/CO[3]
                         net (fo=1, routed)           0.000    17.930    model3_user1/studyer/user_score1_i_325_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.047 r  model3_user1/studyer/user_score1_i_321/CO[3]
                         net (fo=1, routed)           0.001    18.048    model3_user1/studyer/user_score1_i_321_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.277 r  model3_user1/studyer/user_score1_i_320/CO[2]
                         net (fo=16, routed)          1.639    19.916    model3_user1/studyer/user_score1_i_320_n_1
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.310    20.226 r  model3_user1/studyer/user_score1_i_336/O
                         net (fo=1, routed)           0.000    20.226    model3_user1/studyer/user_score1_i_336_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.624 r  model3_user1/studyer/user_score1_i_312/CO[3]
                         net (fo=1, routed)           0.000    20.624    model3_user1/studyer/user_score1_i_312_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.738 r  model3_user1/studyer/user_score1_i_307/CO[3]
                         net (fo=1, routed)           0.000    20.738    model3_user1/studyer/user_score1_i_307_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.852 r  model3_user1/studyer/user_score1_i_303/CO[3]
                         net (fo=1, routed)           0.000    20.852    model3_user1/studyer/user_score1_i_303_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.080 r  model3_user1/studyer/user_score1_i_302/CO[2]
                         net (fo=16, routed)          2.043    23.123    model3_user1/studyer/user_score1_i_302_n_1
    SLICE_X53Y98         LUT3 (Prop_lut3_I0_O)        0.313    23.436 r  model3_user1/studyer/user_score1_i_306/O
                         net (fo=1, routed)           0.000    23.436    model3_user1/studyer/user_score1_i_306_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    23.972 r  model3_user1/studyer/user_score1_i_284/CO[2]
                         net (fo=16, routed)          1.549    25.520    model3_user1/studyer/user_score1_i_284_n_1
    SLICE_X48Y94         LUT3 (Prop_lut3_I0_O)        0.313    25.833 r  model3_user1/studyer/user_score1_i_301/O
                         net (fo=1, routed)           0.000    25.833    model3_user1/studyer/user_score1_i_301_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.383 r  model3_user1/studyer/user_score1_i_242/CO[3]
                         net (fo=1, routed)           0.000    26.383    model3_user1/studyer/user_score1_i_242_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  model3_user1/studyer/user_score1_i_237/CO[3]
                         net (fo=1, routed)           0.000    26.497    model3_user1/studyer/user_score1_i_237_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  model3_user1/studyer/user_score1_i_233/CO[3]
                         net (fo=1, routed)           0.000    26.611    model3_user1/studyer/user_score1_i_233_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.839 r  model3_user1/studyer/user_score1_i_232/CO[2]
                         net (fo=16, routed)          1.140    27.979    model3_user1/studyer/user_score1_i_232_n_1
    SLICE_X49Y89         LUT3 (Prop_lut3_I0_O)        0.313    28.292 r  model3_user1/studyer/user_score1_i_249/O
                         net (fo=1, routed)           0.000    28.292    model3_user1/studyer/user_score1_i_249_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.842 r  model3_user1/studyer/user_score1_i_162/CO[3]
                         net (fo=1, routed)           0.000    28.842    model3_user1/studyer/user_score1_i_162_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.956 r  model3_user1/studyer/user_score1_i_157/CO[3]
                         net (fo=1, routed)           0.000    28.956    model3_user1/studyer/user_score1_i_157_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.070 r  model3_user1/studyer/user_score1_i_153/CO[3]
                         net (fo=1, routed)           0.000    29.070    model3_user1/studyer/user_score1_i_153_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.298 r  model3_user1/studyer/user_score1_i_152/CO[2]
                         net (fo=16, routed)          1.214    30.512    model3_user1/studyer/user_score1_i_152_n_1
    SLICE_X48Y88         LUT3 (Prop_lut3_I0_O)        0.313    30.825 r  model3_user1/studyer/user_score1_i_229/O
                         net (fo=1, routed)           0.000    30.825    model3_user1/studyer/user_score1_i_229_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.226 r  model3_user1/studyer/user_score1_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.226    model3_user1/studyer/user_score1_i_146_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.340 r  model3_user1/studyer/user_score1_i_79/CO[3]
                         net (fo=1, routed)           0.000    31.340    model3_user1/studyer/user_score1_i_79_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.454 r  model3_user1/studyer/user_score1_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.454    model3_user1/studyer/user_score1_i_75_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.682 r  model3_user1/studyer/user_score1_i_74/CO[2]
                         net (fo=16, routed)          1.034    32.717    model3_user1/studyer/user_score1_i_74_n_1
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.313    33.030 r  model3_user1/studyer/user_score1_i_150/O
                         net (fo=1, routed)           0.000    33.030    model3_user1/studyer/user_score1_i_150_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.543 r  model3_user1/studyer/user_score1_i_69/CO[3]
                         net (fo=1, routed)           0.000    33.543    model3_user1/studyer/user_score1_i_69_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.660 r  model3_user1/studyer/user_score1_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.660    model3_user1/studyer/user_score1_i_21_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.889 r  model3_user1/studyer/user_score1_i_20/CO[2]
                         net (fo=16, routed)          1.660    35.548    model3_user1/studyer/user_score1_i_20_n_1
    SLICE_X53Y89         LUT3 (Prop_lut3_I0_O)        0.310    35.858 r  model3_user1/studyer/user_score1_i_222/O
                         net (fo=1, routed)           0.000    35.858    model3_user1/studyer/user_score1_i_222_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.259 r  model3_user1/studyer/user_score1_i_140/CO[3]
                         net (fo=1, routed)           0.000    36.259    model3_user1/studyer/user_score1_i_140_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.373 r  model3_user1/studyer/user_score1_i_68/CO[3]
                         net (fo=1, routed)           0.000    36.373    model3_user1/studyer/user_score1_i_68_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.487 r  model3_user1/studyer/user_score1_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.487    model3_user1/studyer/user_score1_i_19_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.715 r  model3_user1/studyer/user_score1_i_7/CO[2]
                         net (fo=17, routed)          1.554    38.269    model3_user1/studyer/A[11]
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.313    38.582 r  model3_user1/studyer/user_score1_i_250/O
                         net (fo=1, routed)           0.000    38.582    model3_user1/studyer/user_score1_i_250_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.958 r  model3_user1/studyer/user_score1_i_167/CO[3]
                         net (fo=1, routed)           0.000    38.958    model3_user1/studyer/user_score1_i_167_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.075 r  model3_user1/studyer/user_score1_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.075    model3_user1/studyer/user_score1_i_85_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.192 r  model3_user1/studyer/user_score1_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.192    model3_user1/studyer/user_score1_i_25_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.421 r  model3_user1/studyer/user_score1_i_8/CO[2]
                         net (fo=17, routed)          1.489    40.910    model3_user1/studyer/A[10]
    SLICE_X50Y86         LUT3 (Prop_lut3_I0_O)        0.310    41.220 r  model3_user1/studyer/user_score1_i_175/O
                         net (fo=1, routed)           0.000    41.220    model3_user1/studyer/user_score1_i_175_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.753 r  model3_user1/studyer/user_score1_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.753    model3_user1/studyer/user_score1_i_90_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.870 r  model3_user1/studyer/user_score1_i_29/CO[3]
                         net (fo=1, routed)           0.000    41.870    model3_user1/studyer/user_score1_i_29_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.099 r  model3_user1/studyer/user_score1_i_9/CO[2]
                         net (fo=17, routed)          1.244    43.343    model3_user1/studyer/A[9]
    SLICE_X51Y91         LUT3 (Prop_lut3_I0_O)        0.310    43.653 r  model3_user1/studyer/user_score1_i_96/O
                         net (fo=1, routed)           0.000    43.653    model3_user1/studyer/user_score1_i_96_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.054 r  model3_user1/studyer/user_score1_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.054    model3_user1/studyer/user_score1_i_33_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.282 r  model3_user1/studyer/user_score1_i_10/CO[2]
                         net (fo=17, routed)          2.063    46.345    model3_user1/studyer/A[8]
    SLICE_X51Y83         LUT3 (Prop_lut3_I0_O)        0.313    46.658 r  model3_user1/studyer/user_score1_i_261/O
                         net (fo=1, routed)           0.000    46.658    model3_user1/studyer/user_score1_i_261_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.208 r  model3_user1/studyer/user_score1_i_182/CO[3]
                         net (fo=1, routed)           0.000    47.208    model3_user1/studyer/user_score1_i_182_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.322 r  model3_user1/studyer/user_score1_i_100/CO[3]
                         net (fo=1, routed)           0.000    47.322    model3_user1/studyer/user_score1_i_100_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.436 r  model3_user1/studyer/user_score1_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.436    model3_user1/studyer/user_score1_i_37_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.686 r  model3_user1/studyer/user_score1_i_11/CO[2]
                         net (fo=18, routed)          1.224    48.910    model3_user1/studyer/A[7]
    SLICE_X48Y84         LUT3 (Prop_lut3_I0_O)        0.313    49.223 r  model3_user1/studyer/user_score1_i_262/O
                         net (fo=1, routed)           0.000    49.223    model3_user1/studyer/user_score1_i_262_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.624 r  model3_user1/studyer/user_score1_i_187/CO[3]
                         net (fo=1, routed)           0.000    49.624    model3_user1/studyer/user_score1_i_187_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.738 r  model3_user1/studyer/user_score1_i_105/CO[3]
                         net (fo=1, routed)           0.000    49.738    model3_user1/studyer/user_score1_i_105_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.852 r  model3_user1/studyer/user_score1_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.852    model3_user1/studyer/user_score1_i_41_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.102 r  model3_user1/studyer/user_score1_i_12/CO[2]
                         net (fo=18, routed)          2.264    52.366    model3_user1/studyer/A[6]
    SLICE_X50Y81         LUT3 (Prop_lut3_I0_O)        0.313    52.679 r  model3_user1/studyer/user_score1_i_265/O
                         net (fo=1, routed)           0.000    52.679    model3_user1/studyer/user_score1_i_265_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.055 r  model3_user1/studyer/user_score1_i_192/CO[3]
                         net (fo=1, routed)           0.000    53.055    model3_user1/studyer/user_score1_i_192_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.172 r  model3_user1/studyer/user_score1_i_110/CO[3]
                         net (fo=1, routed)           0.000    53.172    model3_user1/studyer/user_score1_i_110_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.289 r  model3_user1/studyer/user_score1_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.289    model3_user1/studyer/user_score1_i_45_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    53.541 r  model3_user1/studyer/user_score1_i_13/CO[2]
                         net (fo=18, routed)          1.162    54.703    model3_user1/studyer/A[5]
    SLICE_X53Y86         LUT3 (Prop_lut3_I0_O)        0.310    55.013 r  model3_user1/studyer/user_score1_i_201/O
                         net (fo=1, routed)           0.000    55.013    model3_user1/studyer/user_score1_i_201_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.545 r  model3_user1/studyer/user_score1_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.545    model3_user1/studyer/user_score1_i_115_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.659 r  model3_user1/studyer/user_score1_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.659    model3_user1/studyer/user_score1_i_49_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.909 r  model3_user1/studyer/user_score1_i_14/CO[2]
                         net (fo=18, routed)          1.634    57.543    model3_user1/studyer/A[4]
    SLICE_X52Y82         LUT3 (Prop_lut3_I0_O)        0.313    57.856 r  model3_user1/studyer/user_score1_i_273/O
                         net (fo=1, routed)           0.000    57.856    model3_user1/studyer/user_score1_i_273_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.389 r  model3_user1/studyer/user_score1_i_202/CO[3]
                         net (fo=1, routed)           0.000    58.389    model3_user1/studyer/user_score1_i_202_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.506 r  model3_user1/studyer/user_score1_i_120/CO[3]
                         net (fo=1, routed)           0.000    58.506    model3_user1/studyer/user_score1_i_120_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.623 r  model3_user1/studyer/user_score1_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.623    model3_user1/studyer/user_score1_i_53_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    58.875 r  model3_user1/studyer/user_score1_i_15/CO[2]
                         net (fo=18, routed)          1.705    60.580    model3_user1/studyer/A[3]
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.310    60.890 r  model3_user1/studyer/user_score1_i_274/O
                         net (fo=1, routed)           0.000    60.890    model3_user1/studyer/user_score1_i_274_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.291 r  model3_user1/studyer/user_score1_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.291    model3_user1/studyer/user_score1_i_207_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.405 r  model3_user1/studyer/user_score1_i_125/CO[3]
                         net (fo=1, routed)           0.000    61.405    model3_user1/studyer/user_score1_i_125_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.519 r  model3_user1/studyer/user_score1_i_57/CO[3]
                         net (fo=1, routed)           0.000    61.519    model3_user1/studyer/user_score1_i_57_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    61.769 r  model3_user1/studyer/user_score1_i_16/CO[2]
                         net (fo=18, routed)          0.694    62.463    model3_user1/studyer/A[2]
    DSP48_X1Y34          DSP48E1                                      r  model3_user1/studyer/user_score1/A[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/user_score1/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            model3_user1/studyer/user_score_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        61.769ns  (logic 29.928ns (48.451%)  route 31.841ns (51.549%))
  Logic Levels:           99  (CARRY4=77 DSP48E1=1 LUT2=1 LUT3=20)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y34          DSP48E1                      0.000     0.000 r  model3_user1/studyer/user_score1/CLK
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.184     4.184 r  model3_user1/studyer/user_score1/P[23]
                         net (fo=1, routed)           1.570     5.754    model3_user1/studyer/user_score1_n_82
    SLICE_X56Y95         LUT2 (Prop_lut2_I1_O)        0.124     5.878 r  model3_user1/studyer/user_score1_i_452/O
                         net (fo=1, routed)           0.000     5.878    model3_user1/studyer/user_score1_i_452_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.391 r  model3_user1/studyer/user_score1_i_420/CO[3]
                         net (fo=1, routed)           0.000     6.391    model3_user1/studyer/user_score1_i_420_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.508 r  model3_user1/studyer/user_score1_i_415/CO[3]
                         net (fo=1, routed)           0.000     6.508    model3_user1/studyer/user_score1_i_415_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.625 r  model3_user1/studyer/user_score1_i_411/CO[3]
                         net (fo=1, routed)           0.000     6.625    model3_user1/studyer/user_score1_i_411_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.782 r  model3_user1/studyer/user_score1_i_410/CO[1]
                         net (fo=16, routed)          1.170     7.952    model3_user1/studyer/user_score1_i_410_n_2
    SLICE_X57Y93         LUT3 (Prop_lut3_I0_O)        0.332     8.284 r  model3_user1/studyer/user_score1_i_423/O
                         net (fo=1, routed)           0.000     8.284    model3_user1/studyer/user_score1_i_423_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.834 r  model3_user1/studyer/user_score1_i_397/CO[3]
                         net (fo=1, routed)           0.000     8.834    model3_user1/studyer/user_score1_i_397_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  model3_user1/studyer/user_score1_i_393/CO[3]
                         net (fo=1, routed)           0.000     8.948    model3_user1/studyer/user_score1_i_393_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.176 r  model3_user1/studyer/user_score1_i_392/CO[2]
                         net (fo=16, routed)          0.993    10.169    model3_user1/studyer/user_score1_i_392_n_1
    SLICE_X56Y91         LUT3 (Prop_lut3_I0_O)        0.313    10.482 r  model3_user1/studyer/user_score1_i_409/O
                         net (fo=1, routed)           0.000    10.482    model3_user1/studyer/user_score1_i_409_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.015 r  model3_user1/studyer/user_score1_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.015    model3_user1/studyer/user_score1_i_384_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.132 r  model3_user1/studyer/user_score1_i_379/CO[3]
                         net (fo=1, routed)           0.000    11.132    model3_user1/studyer/user_score1_i_379_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.249 r  model3_user1/studyer/user_score1_i_375/CO[3]
                         net (fo=1, routed)           0.000    11.249    model3_user1/studyer/user_score1_i_375_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.478 r  model3_user1/studyer/user_score1_i_374/CO[2]
                         net (fo=16, routed)          1.074    12.553    model3_user1/studyer/user_score1_i_374_n_1
    SLICE_X52Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    13.334 r  model3_user1/studyer/user_score1_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.334    model3_user1/studyer/user_score1_i_366_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.451 r  model3_user1/studyer/user_score1_i_361/CO[3]
                         net (fo=1, routed)           0.000    13.451    model3_user1/studyer/user_score1_i_361_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.568 r  model3_user1/studyer/user_score1_i_357/CO[3]
                         net (fo=1, routed)           0.000    13.568    model3_user1/studyer/user_score1_i_357_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.797 r  model3_user1/studyer/user_score1_i_356/CO[2]
                         net (fo=16, routed)          1.227    15.024    model3_user1/studyer/user_score1_i_356_n_1
    SLICE_X52Y98         LUT3 (Prop_lut3_I0_O)        0.310    15.334 r  model3_user1/studyer/user_score1_i_362/O
                         net (fo=1, routed)           0.000    15.334    model3_user1/studyer/user_score1_i_362_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.710 r  model3_user1/studyer/user_score1_i_339/CO[3]
                         net (fo=1, routed)           0.000    15.710    model3_user1/studyer/user_score1_i_339_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.939 r  model3_user1/studyer/user_score1_i_338/CO[2]
                         net (fo=16, routed)          1.188    17.127    model3_user1/studyer/user_score1_i_338_n_1
    SLICE_X50Y97         LUT3 (Prop_lut3_I0_O)        0.310    17.437 r  model3_user1/studyer/user_score1_i_353/O
                         net (fo=1, routed)           0.000    17.437    model3_user1/studyer/user_score1_i_353_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.813 r  model3_user1/studyer/user_score1_i_330/CO[3]
                         net (fo=1, routed)           0.000    17.813    model3_user1/studyer/user_score1_i_330_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.930 r  model3_user1/studyer/user_score1_i_325/CO[3]
                         net (fo=1, routed)           0.000    17.930    model3_user1/studyer/user_score1_i_325_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.047 r  model3_user1/studyer/user_score1_i_321/CO[3]
                         net (fo=1, routed)           0.001    18.048    model3_user1/studyer/user_score1_i_321_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.277 r  model3_user1/studyer/user_score1_i_320/CO[2]
                         net (fo=16, routed)          1.639    19.916    model3_user1/studyer/user_score1_i_320_n_1
    SLICE_X51Y95         LUT3 (Prop_lut3_I0_O)        0.310    20.226 r  model3_user1/studyer/user_score1_i_336/O
                         net (fo=1, routed)           0.000    20.226    model3_user1/studyer/user_score1_i_336_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.624 r  model3_user1/studyer/user_score1_i_312/CO[3]
                         net (fo=1, routed)           0.000    20.624    model3_user1/studyer/user_score1_i_312_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.738 r  model3_user1/studyer/user_score1_i_307/CO[3]
                         net (fo=1, routed)           0.000    20.738    model3_user1/studyer/user_score1_i_307_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.852 r  model3_user1/studyer/user_score1_i_303/CO[3]
                         net (fo=1, routed)           0.000    20.852    model3_user1/studyer/user_score1_i_303_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.080 r  model3_user1/studyer/user_score1_i_302/CO[2]
                         net (fo=16, routed)          2.043    23.123    model3_user1/studyer/user_score1_i_302_n_1
    SLICE_X53Y98         LUT3 (Prop_lut3_I0_O)        0.313    23.436 r  model3_user1/studyer/user_score1_i_306/O
                         net (fo=1, routed)           0.000    23.436    model3_user1/studyer/user_score1_i_306_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    23.972 r  model3_user1/studyer/user_score1_i_284/CO[2]
                         net (fo=16, routed)          1.549    25.520    model3_user1/studyer/user_score1_i_284_n_1
    SLICE_X48Y94         LUT3 (Prop_lut3_I0_O)        0.313    25.833 r  model3_user1/studyer/user_score1_i_301/O
                         net (fo=1, routed)           0.000    25.833    model3_user1/studyer/user_score1_i_301_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.383 r  model3_user1/studyer/user_score1_i_242/CO[3]
                         net (fo=1, routed)           0.000    26.383    model3_user1/studyer/user_score1_i_242_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.497 r  model3_user1/studyer/user_score1_i_237/CO[3]
                         net (fo=1, routed)           0.000    26.497    model3_user1/studyer/user_score1_i_237_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.611 r  model3_user1/studyer/user_score1_i_233/CO[3]
                         net (fo=1, routed)           0.000    26.611    model3_user1/studyer/user_score1_i_233_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.839 r  model3_user1/studyer/user_score1_i_232/CO[2]
                         net (fo=16, routed)          1.140    27.979    model3_user1/studyer/user_score1_i_232_n_1
    SLICE_X49Y89         LUT3 (Prop_lut3_I0_O)        0.313    28.292 r  model3_user1/studyer/user_score1_i_249/O
                         net (fo=1, routed)           0.000    28.292    model3_user1/studyer/user_score1_i_249_n_0
    SLICE_X49Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.842 r  model3_user1/studyer/user_score1_i_162/CO[3]
                         net (fo=1, routed)           0.000    28.842    model3_user1/studyer/user_score1_i_162_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.956 r  model3_user1/studyer/user_score1_i_157/CO[3]
                         net (fo=1, routed)           0.000    28.956    model3_user1/studyer/user_score1_i_157_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.070 r  model3_user1/studyer/user_score1_i_153/CO[3]
                         net (fo=1, routed)           0.000    29.070    model3_user1/studyer/user_score1_i_153_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.298 r  model3_user1/studyer/user_score1_i_152/CO[2]
                         net (fo=16, routed)          1.214    30.512    model3_user1/studyer/user_score1_i_152_n_1
    SLICE_X48Y88         LUT3 (Prop_lut3_I0_O)        0.313    30.825 r  model3_user1/studyer/user_score1_i_229/O
                         net (fo=1, routed)           0.000    30.825    model3_user1/studyer/user_score1_i_229_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.226 r  model3_user1/studyer/user_score1_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.226    model3_user1/studyer/user_score1_i_146_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.340 r  model3_user1/studyer/user_score1_i_79/CO[3]
                         net (fo=1, routed)           0.000    31.340    model3_user1/studyer/user_score1_i_79_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.454 r  model3_user1/studyer/user_score1_i_75/CO[3]
                         net (fo=1, routed)           0.000    31.454    model3_user1/studyer/user_score1_i_75_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.682 r  model3_user1/studyer/user_score1_i_74/CO[2]
                         net (fo=16, routed)          1.034    32.717    model3_user1/studyer/user_score1_i_74_n_1
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.313    33.030 r  model3_user1/studyer/user_score1_i_150/O
                         net (fo=1, routed)           0.000    33.030    model3_user1/studyer/user_score1_i_150_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.543 r  model3_user1/studyer/user_score1_i_69/CO[3]
                         net (fo=1, routed)           0.000    33.543    model3_user1/studyer/user_score1_i_69_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.660 r  model3_user1/studyer/user_score1_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.660    model3_user1/studyer/user_score1_i_21_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    33.889 r  model3_user1/studyer/user_score1_i_20/CO[2]
                         net (fo=16, routed)          1.660    35.548    model3_user1/studyer/user_score1_i_20_n_1
    SLICE_X53Y89         LUT3 (Prop_lut3_I0_O)        0.310    35.858 r  model3_user1/studyer/user_score1_i_222/O
                         net (fo=1, routed)           0.000    35.858    model3_user1/studyer/user_score1_i_222_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.259 r  model3_user1/studyer/user_score1_i_140/CO[3]
                         net (fo=1, routed)           0.000    36.259    model3_user1/studyer/user_score1_i_140_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.373 r  model3_user1/studyer/user_score1_i_68/CO[3]
                         net (fo=1, routed)           0.000    36.373    model3_user1/studyer/user_score1_i_68_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.487 r  model3_user1/studyer/user_score1_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.487    model3_user1/studyer/user_score1_i_19_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.715 r  model3_user1/studyer/user_score1_i_7/CO[2]
                         net (fo=17, routed)          1.554    38.269    model3_user1/studyer/A[11]
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.313    38.582 r  model3_user1/studyer/user_score1_i_250/O
                         net (fo=1, routed)           0.000    38.582    model3_user1/studyer/user_score1_i_250_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.958 r  model3_user1/studyer/user_score1_i_167/CO[3]
                         net (fo=1, routed)           0.000    38.958    model3_user1/studyer/user_score1_i_167_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.075 r  model3_user1/studyer/user_score1_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.075    model3_user1/studyer/user_score1_i_85_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.192 r  model3_user1/studyer/user_score1_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.192    model3_user1/studyer/user_score1_i_25_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.421 r  model3_user1/studyer/user_score1_i_8/CO[2]
                         net (fo=17, routed)          1.489    40.910    model3_user1/studyer/A[10]
    SLICE_X50Y86         LUT3 (Prop_lut3_I0_O)        0.310    41.220 r  model3_user1/studyer/user_score1_i_175/O
                         net (fo=1, routed)           0.000    41.220    model3_user1/studyer/user_score1_i_175_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.753 r  model3_user1/studyer/user_score1_i_90/CO[3]
                         net (fo=1, routed)           0.000    41.753    model3_user1/studyer/user_score1_i_90_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.870 r  model3_user1/studyer/user_score1_i_29/CO[3]
                         net (fo=1, routed)           0.000    41.870    model3_user1/studyer/user_score1_i_29_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    42.099 r  model3_user1/studyer/user_score1_i_9/CO[2]
                         net (fo=17, routed)          1.244    43.343    model3_user1/studyer/A[9]
    SLICE_X51Y91         LUT3 (Prop_lut3_I0_O)        0.310    43.653 r  model3_user1/studyer/user_score1_i_96/O
                         net (fo=1, routed)           0.000    43.653    model3_user1/studyer/user_score1_i_96_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.054 r  model3_user1/studyer/user_score1_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.054    model3_user1/studyer/user_score1_i_33_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.282 r  model3_user1/studyer/user_score1_i_10/CO[2]
                         net (fo=17, routed)          2.063    46.345    model3_user1/studyer/A[8]
    SLICE_X51Y83         LUT3 (Prop_lut3_I0_O)        0.313    46.658 r  model3_user1/studyer/user_score1_i_261/O
                         net (fo=1, routed)           0.000    46.658    model3_user1/studyer/user_score1_i_261_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.208 r  model3_user1/studyer/user_score1_i_182/CO[3]
                         net (fo=1, routed)           0.000    47.208    model3_user1/studyer/user_score1_i_182_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.322 r  model3_user1/studyer/user_score1_i_100/CO[3]
                         net (fo=1, routed)           0.000    47.322    model3_user1/studyer/user_score1_i_100_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.436 r  model3_user1/studyer/user_score1_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.436    model3_user1/studyer/user_score1_i_37_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.686 r  model3_user1/studyer/user_score1_i_11/CO[2]
                         net (fo=18, routed)          1.224    48.910    model3_user1/studyer/A[7]
    SLICE_X48Y84         LUT3 (Prop_lut3_I0_O)        0.313    49.223 r  model3_user1/studyer/user_score1_i_262/O
                         net (fo=1, routed)           0.000    49.223    model3_user1/studyer/user_score1_i_262_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.624 r  model3_user1/studyer/user_score1_i_187/CO[3]
                         net (fo=1, routed)           0.000    49.624    model3_user1/studyer/user_score1_i_187_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.738 r  model3_user1/studyer/user_score1_i_105/CO[3]
                         net (fo=1, routed)           0.000    49.738    model3_user1/studyer/user_score1_i_105_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.852 r  model3_user1/studyer/user_score1_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.852    model3_user1/studyer/user_score1_i_41_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.102 r  model3_user1/studyer/user_score1_i_12/CO[2]
                         net (fo=18, routed)          2.264    52.366    model3_user1/studyer/A[6]
    SLICE_X50Y81         LUT3 (Prop_lut3_I0_O)        0.313    52.679 r  model3_user1/studyer/user_score1_i_265/O
                         net (fo=1, routed)           0.000    52.679    model3_user1/studyer/user_score1_i_265_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.055 r  model3_user1/studyer/user_score1_i_192/CO[3]
                         net (fo=1, routed)           0.000    53.055    model3_user1/studyer/user_score1_i_192_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.172 r  model3_user1/studyer/user_score1_i_110/CO[3]
                         net (fo=1, routed)           0.000    53.172    model3_user1/studyer/user_score1_i_110_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.289 r  model3_user1/studyer/user_score1_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.289    model3_user1/studyer/user_score1_i_45_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    53.541 r  model3_user1/studyer/user_score1_i_13/CO[2]
                         net (fo=18, routed)          1.162    54.703    model3_user1/studyer/A[5]
    SLICE_X53Y86         LUT3 (Prop_lut3_I0_O)        0.310    55.013 r  model3_user1/studyer/user_score1_i_201/O
                         net (fo=1, routed)           0.000    55.013    model3_user1/studyer/user_score1_i_201_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.545 r  model3_user1/studyer/user_score1_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.545    model3_user1/studyer/user_score1_i_115_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.659 r  model3_user1/studyer/user_score1_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.659    model3_user1/studyer/user_score1_i_49_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.909 r  model3_user1/studyer/user_score1_i_14/CO[2]
                         net (fo=18, routed)          1.634    57.543    model3_user1/studyer/A[4]
    SLICE_X52Y82         LUT3 (Prop_lut3_I0_O)        0.313    57.856 r  model3_user1/studyer/user_score1_i_273/O
                         net (fo=1, routed)           0.000    57.856    model3_user1/studyer/user_score1_i_273_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.389 r  model3_user1/studyer/user_score1_i_202/CO[3]
                         net (fo=1, routed)           0.000    58.389    model3_user1/studyer/user_score1_i_202_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.506 r  model3_user1/studyer/user_score1_i_120/CO[3]
                         net (fo=1, routed)           0.000    58.506    model3_user1/studyer/user_score1_i_120_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.623 r  model3_user1/studyer/user_score1_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.623    model3_user1/studyer/user_score1_i_53_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    58.875 r  model3_user1/studyer/user_score1_i_15/CO[2]
                         net (fo=18, routed)          1.705    60.580    model3_user1/studyer/A[3]
    SLICE_X53Y81         LUT3 (Prop_lut3_I0_O)        0.310    60.890 r  model3_user1/studyer/user_score1_i_274/O
                         net (fo=1, routed)           0.000    60.890    model3_user1/studyer/user_score1_i_274_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.291 r  model3_user1/studyer/user_score1_i_207/CO[3]
                         net (fo=1, routed)           0.000    61.291    model3_user1/studyer/user_score1_i_207_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.405 r  model3_user1/studyer/user_score1_i_125/CO[3]
                         net (fo=1, routed)           0.000    61.405    model3_user1/studyer/user_score1_i_125_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.519 r  model3_user1/studyer/user_score1_i_57/CO[3]
                         net (fo=1, routed)           0.000    61.519    model3_user1/studyer/user_score1_i_57_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    61.769 r  model3_user1/studyer/user_score1_i_16/CO[2]
                         net (fo=18, routed)          0.000    61.769    model3_user1/studyer/A[2]
    SLICE_X53Y84         FDRE                                         r  model3_user1/studyer/user_score_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3_user1/studyer/music1/music_pack_in1_reg[966]/G
                            (positive level-sensitive latch)
  Destination:            model3_user1/studyer/music1/music1/music_play_pack_reg[966]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.158ns (66.358%)  route 0.080ns (33.642%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         LDCE                         0.000     0.000 r  model3_user1/studyer/music1/music_pack_in1_reg[966]/G
    SLICE_X39Y78         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  model3_user1/studyer/music1/music_pack_in1_reg[966]/Q
                         net (fo=1, routed)           0.080     0.238    model3_user1/studyer/music1/music1/note_code[7]_i_88[966]
    SLICE_X38Y78         LDCE                                         r  model3_user1/studyer/music1/music1/music_play_pack_reg[966]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/music1/music_pack_in3_reg[218]/G
                            (positive level-sensitive latch)
  Destination:            model3_user1/studyer/music1/music3/music_play_pack_reg[218]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.158ns (66.358%)  route 0.080ns (33.642%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         LDCE                         0.000     0.000 r  model3_user1/studyer/music1/music_pack_in3_reg[218]/G
    SLICE_X53Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  model3_user1/studyer/music1/music_pack_in3_reg[218]/Q
                         net (fo=1, routed)           0.080     0.238    model3_user1/studyer/music1/music3/note_code[7]_i_250[218]
    SLICE_X52Y87         LDCE                                         r  model3_user1/studyer/music1/music3/music_play_pack_reg[218]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/score1/score_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/score1/score_reg[4]/C
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user1/studyer/studyer/score1/score_reg[4]/Q
                         net (fo=1, routed)           0.100     0.241    model3_user1/studyer/studyer/score_1[4]
    SLICE_X47Y83         FDRE                                         r  model3_user1/studyer/studyer/score_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/music_play_reg[45][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/music1/music_pack_in2_reg[367]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.568%)  route 0.115ns (47.432%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/music_play_reg[45][7]/C
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  model3_user1/studyer/studyer/music_play_reg[45][7]/Q
                         net (fo=4, routed)           0.115     0.243    model3_user1/studyer/music1/music_play_pack_reg[1023][367]
    SLICE_X52Y59         LDCE                                         r  model3_user1/studyer/music1/music_pack_in2_reg[367]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/music1/music_length_in2_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            model3_user1/studyer/music1/music2/music_play_length_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.158ns (64.839%)  route 0.086ns (35.161%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         LDCE                         0.000     0.000 r  model3_user1/studyer/music1/music_length_in2_reg[4]/G
    SLICE_X44Y65         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  model3_user1/studyer/music1/music_length_in2_reg[4]/Q
                         net (fo=1, routed)           0.086     0.244    model3_user1/studyer/music1/music2/counter_time[5]_i_10_0[4]
    SLICE_X45Y65         LDCE                                         r  model3_user1/studyer/music1/music2/music_play_length_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/music1/music_pack_in1_reg[130]/G
                            (positive level-sensitive latch)
  Destination:            model3_user1/studyer/music1/music1/music_play_pack_reg[130]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.158ns (64.462%)  route 0.087ns (35.538%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         LDCE                         0.000     0.000 r  model3_user1/studyer/music1/music_pack_in1_reg[130]/G
    SLICE_X57Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  model3_user1/studyer/music1/music_pack_in1_reg[130]/Q
                         net (fo=1, routed)           0.087     0.245    model3_user1/studyer/music1/music1/note_code[7]_i_88[130]
    SLICE_X56Y87         LDCE                                         r  model3_user1/studyer/music1/music1/music_play_pack_reg[130]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/music1/music_pack_in3_reg[186]/G
                            (positive level-sensitive latch)
  Destination:            model3_user1/studyer/music1/music3/music_play_pack_reg[186]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.158ns (64.462%)  route 0.087ns (35.538%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         LDCE                         0.000     0.000 r  model3_user1/studyer/music1/music_pack_in3_reg[186]/G
    SLICE_X53Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  model3_user1/studyer/music1/music_pack_in3_reg[186]/Q
                         net (fo=1, routed)           0.087     0.245    model3_user1/studyer/music1/music3/note_code[7]_i_250[186]
    SLICE_X52Y87         LDCE                                         r  model3_user1/studyer/music1/music3/music_play_pack_reg[186]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/music1/music_pack_in1_reg[139]/G
                            (positive level-sensitive latch)
  Destination:            model3_user2/studyer/music1/music1/music_play_pack_reg[139]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.158ns (64.462%)  route 0.087ns (35.538%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        LDCE                         0.000     0.000 r  model3_user2/studyer/music1/music_pack_in1_reg[139]/G
    SLICE_X53Y104        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  model3_user2/studyer/music1/music_pack_in1_reg[139]/Q
                         net (fo=1, routed)           0.087     0.245    model3_user2/studyer/music1/music1/note_code[7]_i_88[139]
    SLICE_X52Y104        LDCE                                         r  model3_user2/studyer/music1/music1/music_play_pack_reg[139]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/music1/music_pack_in1_reg[202]/G
                            (positive level-sensitive latch)
  Destination:            model3_user2/studyer/music1/music1/music_play_pack_reg[202]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.158ns (64.462%)  route 0.087ns (35.538%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        LDCE                         0.000     0.000 r  model3_user2/studyer/music1/music_pack_in1_reg[202]/G
    SLICE_X55Y117        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  model3_user2/studyer/music1/music_pack_in1_reg[202]/Q
                         net (fo=1, routed)           0.087     0.245    model3_user2/studyer/music1/music1/note_code[7]_i_88[202]
    SLICE_X54Y117        LDCE                                         r  model3_user2/studyer/music1/music1/music_play_pack_reg[202]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/music1/music_pack_in1_reg[192]/G
                            (positive level-sensitive latch)
  Destination:            model3_user1/studyer/music1/music1/music_play_pack_reg[192]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.158ns (63.427%)  route 0.091ns (36.573%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         LDCE                         0.000     0.000 r  model3_user1/studyer/music1/music_pack_in1_reg[192]/G
    SLICE_X53Y86         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  model3_user1/studyer/music1/music_pack_in1_reg[192]/Q
                         net (fo=1, routed)           0.091     0.249    model3_user1/studyer/music1/music1/note_code[7]_i_88[192]
    SLICE_X52Y86         LDCE                                         r  model3_user1/studyer/music1/music1/music_play_pack_reg[192]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  c0_clk_gen
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.788ns  (logic 4.691ns (47.930%)  route 5.096ns (52.070%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.552    -2.300    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X38Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDCE (Prop_fdce_C_Q)         0.478    -1.822 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           0.837    -0.985    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X37Y97         LUT5 (Prop_lut5_I0_O)        0.323    -0.662 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           1.213     0.551    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I1_O)        0.332     0.883 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           3.047     3.930    rgb_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.558     7.488 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.488    rgb[3]
    C7                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.643ns  (logic 4.678ns (48.515%)  route 4.965ns (51.485%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.552    -2.300    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X38Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDCE (Prop_fdce_C_Q)         0.478    -1.822 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           0.837    -0.985    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X37Y97         LUT5 (Prop_lut5_I0_O)        0.323    -0.662 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           1.213     0.551    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I1_O)        0.332     0.883 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.915     3.798    rgb_OBUF[0]
    E7                   OBUF (Prop_obuf_I_O)         3.545     7.343 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.343    rgb[0]
    E7                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.634ns  (logic 4.677ns (48.544%)  route 4.957ns (51.456%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.552    -2.300    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X38Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDCE (Prop_fdce_C_Q)         0.478    -1.822 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           0.837    -0.985    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X37Y97         LUT5 (Prop_lut5_I0_O)        0.323    -0.662 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           1.213     0.551    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I1_O)        0.332     0.883 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.908     3.790    rgb_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.544     7.334 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.334    rgb[2]
    E6                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.615ns  (logic 4.201ns (43.695%)  route 5.414ns (56.305%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.551    -2.301    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X37Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.456    -1.845 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=24, routed)          1.412    -0.433    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[8]
    SLICE_X35Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.309 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.993     0.685    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I4_O)        0.124     0.809 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           3.008     3.817    rgb_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         3.497     7.314 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.314    rgb[11]
    F5                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.533ns  (logic 4.638ns (48.657%)  route 4.894ns (51.343%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.551    -2.301    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X35Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.419    -1.882 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/Q
                         net (fo=6, routed)           1.091    -0.791    vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]
    SLICE_X39Y96         LUT4 (Prop_lut4_I1_O)        0.325    -0.466 f  vga_display_inst/vga_ctrl_inst/vsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.858     0.392    vga_display_inst/vga_ctrl_inst/vsync_OBUF_inst_i_2_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.332     0.724 r  vga_display_inst/vga_ctrl_inst/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.945     3.669    vsync_OBUF
    C4                   OBUF (Prop_obuf_I_O)         3.562     7.232 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     7.232    vsync
    C4                                                                r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.523ns  (logic 4.250ns (44.630%)  route 5.273ns (55.370%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.551    -2.301    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X37Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.456    -1.845 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=24, routed)          1.412    -0.433    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[8]
    SLICE_X35Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.309 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.993     0.685    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I4_O)        0.124     0.809 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           2.867     3.676    rgb_OBUF[8]
    C6                   OBUF (Prop_obuf_I_O)         3.546     7.222 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.222    rgb[10]
    C6                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.519ns  (logic 4.262ns (44.774%)  route 5.257ns (55.226%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.551    -2.301    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X37Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.456    -1.845 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=24, routed)          1.412    -0.433    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[8]
    SLICE_X35Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.309 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.966     0.658    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I4_O)        0.124     0.782 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           2.878     3.660    rgb_OBUF[4]
    D8                   OBUF (Prop_obuf_I_O)         3.558     7.218 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.218    rgb[4]
    D8                                                                r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.433ns  (logic 4.249ns (45.051%)  route 5.183ns (54.949%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.551    -2.301    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X37Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.456    -1.845 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=24, routed)          1.412    -0.433    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[8]
    SLICE_X35Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.309 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.995     0.687    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I4_O)        0.124     0.811 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.775     3.586    rgb_OBUF[1]
    E5                   OBUF (Prop_obuf_I_O)         3.545     7.132 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.132    rgb[1]
    E5                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.386ns  (logic 4.265ns (45.436%)  route 5.121ns (54.564%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.551    -2.301    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X37Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.456    -1.845 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=24, routed)          1.412    -0.433    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[8]
    SLICE_X35Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.309 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.993     0.685    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I4_O)        0.124     0.809 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           2.716     3.525    rgb_OBUF[8]
    B7                   OBUF (Prop_obuf_I_O)         3.561     7.085 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.085    rgb[8]
    B7                                                                r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.378ns  (logic 4.264ns (45.471%)  route 5.114ns (54.529%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.551    -2.301    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X37Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDCE (Prop_fdce_C_Q)         0.456    -1.845 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=24, routed)          1.412    -0.433    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[8]
    SLICE_X35Y94         LUT6 (Prop_lut6_I0_O)        0.124    -0.309 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.966     0.658    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I4_O)        0.124     0.782 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           2.735     3.517    rgb_OBUF[4]
    A6                   OBUF (Prop_obuf_I_O)         3.560     7.077 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.077    rgb[6]
    A6                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.454ns (65.701%)  route 0.759ns (34.299%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.558    -0.814    vga_display_inst/vga_pic_inst/CLK
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.650 r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/Q
                         net (fo=1, routed)           0.082    -0.568    vga_display_inst/vga_ctrl_inst/Q[4]
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.523 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.677     0.154    rgb_OBUF[9]
    C5                   OBUF (Prop_obuf_I_O)         1.245     1.399 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.399    rgb[9]
    C5                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.455ns (60.140%)  route 0.965ns (39.860%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.558    -0.814    vga_display_inst/vga_pic_inst/CLK
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.650 r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/Q
                         net (fo=1, routed)           0.083    -0.567    vga_display_inst/vga_ctrl_inst/Q[0]
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.522 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.881     0.360    rgb_OBUF[1]
    E5                   OBUF (Prop_obuf_I_O)         1.246     1.606 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.606    rgb[1]
    E5                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.446ns (58.729%)  route 1.016ns (41.271%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.558    -0.814    vga_display_inst/vga_pic_inst/CLK
    SLICE_X35Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/Q
                         net (fo=1, routed)           0.216    -0.457    vga_display_inst/vga_ctrl_inst/Q[3]
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.412 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.800     0.388    rgb_OBUF[4]
    B6                   OBUF (Prop_obuf_I_O)         1.260     1.648 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.648    rgb[7]
    B6                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.447ns (58.307%)  route 1.035ns (41.693%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.558    -0.814    vga_display_inst/vga_pic_inst/CLK
    SLICE_X35Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/Q
                         net (fo=1, routed)           0.189    -0.484    vga_display_inst/vga_ctrl_inst/Q[5]
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.439 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.846     0.407    rgb_OBUF[8]
    B7                   OBUF (Prop_obuf_I_O)         1.261     1.668 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.668    rgb[8]
    B7                                                                r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.526ns  (logic 1.447ns (57.277%)  route 1.079ns (42.723%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.558    -0.814    vga_display_inst/vga_pic_inst/CLK
    SLICE_X35Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/Q
                         net (fo=1, routed)           0.216    -0.457    vga_display_inst/vga_ctrl_inst/Q[3]
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.412 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.863     0.451    rgb_OBUF[4]
    A6                   OBUF (Prop_obuf_I_O)         1.261     1.712 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.712    rgb[6]
    A6                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.433ns (56.474%)  route 1.104ns (43.526%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.558    -0.814    vga_display_inst/vga_pic_inst/CLK
    SLICE_X35Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/Q
                         net (fo=1, routed)           0.189    -0.484    vga_display_inst/vga_ctrl_inst/Q[5]
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.439 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.915     0.476    rgb_OBUF[8]
    C6                   OBUF (Prop_obuf_I_O)         1.247     1.723 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.723    rgb[10]
    C6                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.544ns  (logic 1.385ns (54.429%)  route 1.159ns (45.571%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.558    -0.814    vga_display_inst/vga_pic_inst/CLK
    SLICE_X35Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/Q
                         net (fo=1, routed)           0.189    -0.484    vga_display_inst/vga_ctrl_inst/Q[5]
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.439 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.970     0.531    rgb_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         1.199     1.730 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.730    rgb[11]
    F5                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.466ns (56.827%)  route 1.114ns (43.173%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.558    -0.814    vga_display_inst/vga_pic_inst/CLK
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.650 r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/Q
                         net (fo=1, routed)           0.274    -0.376    vga_display_inst/vga_ctrl_inst/Q[2]
    SLICE_X35Y94         LUT6 (Prop_lut6_I5_O)        0.045    -0.331 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.840     0.509    rgb_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         1.257     1.767 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.767    rgb[5]
    A5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.583ns  (logic 1.445ns (55.928%)  route 1.138ns (44.072%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.558    -0.814    vga_display_inst/vga_pic_inst/CLK
    SLICE_X35Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.673 r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/Q
                         net (fo=1, routed)           0.216    -0.457    vga_display_inst/vga_ctrl_inst/Q[3]
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.412 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.922     0.511    rgb_OBUF[4]
    D8                   OBUF (Prop_obuf_I_O)         1.259     1.769 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.769    rgb[4]
    D8                                                                r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.595ns  (logic 1.472ns (56.729%)  route 1.123ns (43.271%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.812    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X38Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.648 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.157    -0.491    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X38Y98         LUT6 (Prop_lut6_I3_O)        0.045    -0.446 r  vga_display_inst/vga_ctrl_inst/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.965     0.520    vsync_OBUF
    C4                   OBUF (Prop_obuf_I_O)         1.263     1.783 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.783    vsync
    C4                                                                r  vsync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_core
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/studyer/note_code_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.268ns  (logic 1.324ns (11.751%)  route 9.944ns (88.249%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.739    -2.230    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X26Y102        FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[16]/Q
                         net (fo=16, routed)          2.375     0.601    nolabel_line153/cmd_parse_i0/Q[16]
    SLICE_X14Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.725 f  nolabel_line153/cmd_parse_i0/note_code[6]_i_232/O
                         net (fo=4, routed)           1.897     2.622    model3_user1/studyer/music1/note_code[6]_i_95_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  model3_user1/studyer/music1/note_code[6]_i_184/O
                         net (fo=1, routed)           1.343     4.089    model3_user1/studyer/music1/note_code[6]_i_184_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.213 r  model3_user1/studyer/music1/note_code[6]_i_95/O
                         net (fo=2, routed)           0.540     4.753    model3_user1/studyer/music1/music1/music_pack[38]
    SLICE_X29Y86         LUT6 (Prop_lut6_I5_O)        0.124     4.877 r  model3_user1/studyer/music1/music1/note_code[6]_i_30/O
                         net (fo=1, routed)           0.659     5.536    model3_user1/studyer/music1/music1/note_code[6]_i_30_n_0
    SLICE_X28Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.660 f  model3_user1/studyer/music1/music1/note_code[6]_i_9/O
                         net (fo=1, routed)           1.811     7.471    model3_user1/studyer/music1/music1/note_code[6]_i_9_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.595 f  model3_user1/studyer/music1/music1/note_code[6]_i_3__0/O
                         net (fo=1, routed)           1.319     8.914    model3_user1/studyer/studyer/note_code_reg[6]_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124     9.038 r  model3_user1/studyer/studyer/note_code[6]_i_1/O
                         net (fo=1, routed)           0.000     9.038    model3_user1/studyer/studyer/note_code[6]_i_1_n_0
    SLICE_X47Y71         FDRE                                         r  model3_user1/studyer/studyer/note_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/studyer/note_code_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.344ns  (logic 1.556ns (13.716%)  route 9.788ns (86.284%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.558    -2.411    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X13Y97         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[31]/Q
                         net (fo=11, routed)          1.479    -0.476    nolabel_line153/cmd_parse_i0/Q[31]
    SLICE_X19Y100        LUT2 (Prop_lut2_I1_O)        0.153    -0.323 f  nolabel_line153/cmd_parse_i0/note_code[7]_i_231/O
                         net (fo=6, routed)           2.269     1.945    model3_user1/studyer/music1/note_code[7]_i_94_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I5_O)        0.327     2.272 r  model3_user1/studyer/music1/note_code[3]_i_174/O
                         net (fo=1, routed)           1.012     3.285    model3_user1/studyer/music1/note_code[3]_i_174_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I5_O)        0.124     3.409 r  model3_user1/studyer/music1/note_code[3]_i_90/O
                         net (fo=2, routed)           1.097     4.506    model3_user1/studyer/music1/music1/music_pack[11]
    SLICE_X33Y91         LUT6 (Prop_lut6_I3_O)        0.124     4.630 r  model3_user1/studyer/music1/music1/note_code[3]_i_29/O
                         net (fo=1, routed)           0.942     5.572    model3_user1/studyer/music1/music1/note_code[3]_i_29_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I3_O)        0.124     5.696 f  model3_user1/studyer/music1/music1/note_code[3]_i_9__0/O
                         net (fo=1, routed)           1.892     7.588    model3_user1/studyer/music1/music1/note_code[3]_i_9__0_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.712 f  model3_user1/studyer/music1/music1/note_code[3]_i_3/O
                         net (fo=1, routed)           1.097     8.809    model3_user1/studyer/studyer/note_code_reg[3]_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I4_O)        0.124     8.933 r  model3_user1/studyer/studyer/note_code[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.933    model3_user1/studyer/studyer/note_code[3]_i_1__0_n_0
    SLICE_X47Y72         FDRE                                         r  model3_user1/studyer/studyer/note_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/studyer/note_code_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.760ns  (logic 1.324ns (12.305%)  route 9.436ns (87.695%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.739    -2.230    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X26Y102        FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[16]/Q
                         net (fo=16, routed)          2.375     0.601    nolabel_line153/cmd_parse_i0/Q[16]
    SLICE_X14Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.725 f  nolabel_line153/cmd_parse_i0/note_code[6]_i_232/O
                         net (fo=4, routed)           2.162     2.887    model3_user1/studyer/music1/note_code[6]_i_95_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I5_O)        0.124     3.011 r  model3_user1/studyer/music1/note_code[2]_i_183/O
                         net (fo=1, routed)           0.941     3.952    model3_user1/studyer/music1/note_code[2]_i_183_n_0
    SLICE_X28Y93         LUT6 (Prop_lut6_I5_O)        0.124     4.076 r  model3_user1/studyer/music1/note_code[2]_i_95/O
                         net (fo=2, routed)           0.625     4.701    model3_user1/studyer/music1/music1/music_pack[34]
    SLICE_X30Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.825 r  model3_user1/studyer/music1/music1/note_code[2]_i_30/O
                         net (fo=1, routed)           0.639     5.465    model3_user1/studyer/music1/music1/note_code[2]_i_30_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I5_O)        0.124     5.589 f  model3_user1/studyer/music1/music1/note_code[2]_i_9/O
                         net (fo=1, routed)           2.044     7.633    model3_user1/studyer/music1/music1/note_code[2]_i_9_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.757 f  model3_user1/studyer/music1/music1/note_code[2]_i_3__0/O
                         net (fo=1, routed)           0.649     8.406    model3_user1/studyer/studyer/note_code_reg[2]_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.530 r  model3_user1/studyer/studyer/note_code[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.530    model3_user1/studyer/studyer/note_code[2]_i_1__0_n_0
    SLICE_X47Y71         FDRE                                         r  model3_user1/studyer/studyer/note_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/music_replayer/note_code_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.558ns  (logic 1.825ns (17.285%)  route 8.733ns (82.715%))
  Logic Levels:           8  (LUT2=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.739    -2.230    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X26Y102        FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[16]/Q
                         net (fo=16, routed)          2.375     0.601    nolabel_line153/cmd_parse_i0/Q[16]
    SLICE_X14Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.725 f  nolabel_line153/cmd_parse_i0/note_code[6]_i_232/O
                         net (fo=4, routed)           2.162     2.887    model3_user1/studyer/music1/note_code[6]_i_95_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I5_O)        0.124     3.011 r  model3_user1/studyer/music1/note_code[2]_i_183/O
                         net (fo=1, routed)           0.941     3.952    model3_user1/studyer/music1/note_code[2]_i_183_n_0
    SLICE_X28Y93         LUT6 (Prop_lut6_I5_O)        0.124     4.076 r  model3_user1/studyer/music1/note_code[2]_i_95/O
                         net (fo=2, routed)           1.132     5.208    model3_user1/studyer/music1/music1/music_pack[34]
    SLICE_X30Y91         LUT6 (Prop_lut6_I5_O)        0.124     5.332 r  model3_user1/studyer/music1/music1/note_code[2]_i_41/O
                         net (fo=1, routed)           0.000     5.332    model3_user1/studyer/music1/music1/note_code[2]_i_41_n_0
    SLICE_X30Y91         MUXF7 (Prop_muxf7_I1_O)      0.247     5.579 r  model3_user1/studyer/music1/music1/note_code_reg[2]_i_18/O
                         net (fo=1, routed)           0.000     5.579    model3_user1/studyer/music1/music1/note_code_reg[2]_i_18_n_0
    SLICE_X30Y91         MUXF8 (Prop_muxf8_I0_O)      0.098     5.677 r  model3_user1/studyer/music1/music1/note_code_reg[2]_i_7/O
                         net (fo=1, routed)           2.123     7.800    model3_user1/studyer/music1/music1/note_code_reg[2]_i_7_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.319     8.119 r  model3_user1/studyer/music1/music1/note_code[2]_i_2/O
                         net (fo=1, routed)           0.000     8.119    model3_user1/studyer/music1/music1/note_code[2]_i_2_n_0
    SLICE_X38Y62         MUXF7 (Prop_muxf7_I0_O)      0.209     8.328 r  model3_user1/studyer/music1/music1/note_code_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.328    model3_user1/studyer/music_replayer/D[2]
    SLICE_X38Y62         FDRE                                         r  model3_user1/studyer/music_replayer/note_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/studyer/note_code_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.307ns  (logic 1.560ns (15.136%)  route 8.747ns (84.864%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.739    -2.230    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X27Y102        FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[30]/Q
                         net (fo=19, routed)          2.067     0.293    nolabel_line153/cmd_parse_i0/Q[30]
    SLICE_X12Y99         LUT4 (Prop_lut4_I3_O)        0.153     0.446 r  nolabel_line153/cmd_parse_i0/note_code[5]_i_222/O
                         net (fo=2, routed)           1.026     1.472    model3_user1/studyer/music1/music_pack0[1]
    SLICE_X12Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.803 r  model3_user1/studyer/music1/note_code[5]_i_170/O
                         net (fo=1, routed)           0.830     2.634    model3_user1/studyer/music1/note_code[5]_i_170_n_0
    SLICE_X12Y85         LUT4 (Prop_lut4_I3_O)        0.124     2.758 r  model3_user1/studyer/music1/note_code[5]_i_90/O
                         net (fo=2, routed)           0.956     3.714    model3_user1/studyer/music1/music1/music_pack[13]
    SLICE_X14Y85         LUT6 (Prop_lut6_I3_O)        0.124     3.838 r  model3_user1/studyer/music1/music1/note_code[5]_i_29/O
                         net (fo=1, routed)           0.856     4.694    model3_user1/studyer/music1/music1/note_code[5]_i_29_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I3_O)        0.124     4.818 f  model3_user1/studyer/music1/music1/note_code[5]_i_9__0/O
                         net (fo=1, routed)           1.707     6.525    model3_user1/studyer/music1/music1/note_code[5]_i_9__0_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I5_O)        0.124     6.649 f  model3_user1/studyer/music1/music1/note_code[5]_i_3__0/O
                         net (fo=1, routed)           1.304     7.953    model3_user1/studyer/studyer/note_code_reg[5]_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124     8.077 r  model3_user1/studyer/studyer/note_code[5]_i_1/O
                         net (fo=1, routed)           0.000     8.077    model3_user1/studyer/studyer/note_code[5]_i_1_n_0
    SLICE_X47Y71         FDRE                                         r  model3_user1/studyer/studyer/note_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/music_replayer/note_code_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.105ns  (logic 1.858ns (18.387%)  route 8.247ns (81.613%))
  Logic Levels:           8  (LUT2=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.739    -2.230    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X26Y102        FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[16]/Q
                         net (fo=16, routed)          2.375     0.601    nolabel_line153/cmd_parse_i0/Q[16]
    SLICE_X14Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.725 f  nolabel_line153/cmd_parse_i0/note_code[6]_i_232/O
                         net (fo=4, routed)           1.897     2.622    model3_user1/studyer/music1/note_code[6]_i_95_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     2.746 r  model3_user1/studyer/music1/note_code[6]_i_184/O
                         net (fo=1, routed)           1.343     4.089    model3_user1/studyer/music1/note_code[6]_i_184_n_0
    SLICE_X31Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.213 r  model3_user1/studyer/music1/note_code[6]_i_95/O
                         net (fo=2, routed)           1.181     5.394    model3_user1/studyer/music1/music1/music_pack[38]
    SLICE_X29Y87         LUT6 (Prop_lut6_I5_O)        0.124     5.518 r  model3_user1/studyer/music1/music1/note_code[6]_i_41/O
                         net (fo=1, routed)           0.000     5.518    model3_user1/studyer/music1/music1/note_code[6]_i_41_n_0
    SLICE_X29Y87         MUXF7 (Prop_muxf7_I1_O)      0.245     5.763 r  model3_user1/studyer/music1/music1/note_code_reg[6]_i_18/O
                         net (fo=1, routed)           0.000     5.763    model3_user1/studyer/music1/music1/note_code_reg[6]_i_18_n_0
    SLICE_X29Y87         MUXF8 (Prop_muxf8_I0_O)      0.104     5.867 r  model3_user1/studyer/music1/music1/note_code_reg[6]_i_7/O
                         net (fo=1, routed)           1.451     7.318    model3_user1/studyer/music1/music1/note_code_reg[6]_i_7_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.316     7.634 r  model3_user1/studyer/music1/music1/note_code[6]_i_2__0/O
                         net (fo=1, routed)           0.000     7.634    model3_user1/studyer/music1/music1/note_code[6]_i_2__0_n_0
    SLICE_X38Y64         MUXF7 (Prop_muxf7_I0_O)      0.241     7.875 r  model3_user1/studyer/music1/music1/note_code_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     7.875    model3_user1/studyer/music_replayer/D[6]
    SLICE_X38Y64         FDRE                                         r  model3_user1/studyer/music_replayer/note_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/studyer/note_code_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.818ns  (logic 1.324ns (13.486%)  route 8.494ns (86.514%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.739    -2.230    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X26Y102        FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.456    -1.774 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[16]/Q
                         net (fo=16, routed)          2.375     0.601    nolabel_line153/cmd_parse_i0/Q[16]
    SLICE_X14Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.725 f  nolabel_line153/cmd_parse_i0/note_code[6]_i_232/O
                         net (fo=4, routed)           1.646     2.371    model3_user2/studyer/music1/note_code[2]_i_95_0
    SLICE_X27Y102        LUT6 (Prop_lut6_I5_O)        0.124     2.495 r  model3_user2/studyer/music1/note_code[6]_i_184/O
                         net (fo=1, routed)           0.597     3.092    model3_user2/studyer/music1/note_code[6]_i_184_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.216 r  model3_user2/studyer/music1/note_code[6]_i_95/O
                         net (fo=2, routed)           0.989     4.205    model3_user2/studyer/music1/music1/music_pack[38]
    SLICE_X27Y105        LUT6 (Prop_lut6_I5_O)        0.124     4.329 r  model3_user2/studyer/music1/music1/note_code[6]_i_30__1/O
                         net (fo=1, routed)           0.841     5.170    model3_user2/studyer/music1/music1/note_code[6]_i_30__1_n_0
    SLICE_X24Y105        LUT6 (Prop_lut6_I5_O)        0.124     5.294 f  model3_user2/studyer/music1/music1/note_code[6]_i_9__0/O
                         net (fo=1, routed)           1.328     6.622    model3_user2/studyer/music1/music1/note_code[6]_i_9__0_n_0
    SLICE_X27Y121        LUT6 (Prop_lut6_I5_O)        0.124     6.746 f  model3_user2/studyer/music1/music1/note_code[6]_i_3__2/O
                         net (fo=1, routed)           0.718     7.464    model3_user2/studyer/studyer/note_code_reg[6]_0
    SLICE_X27Y117        LUT6 (Prop_lut6_I4_O)        0.124     7.588 r  model3_user2/studyer/studyer/note_code[6]_i_1__0/O
                         net (fo=1, routed)           0.000     7.588    model3_user2/studyer/studyer/note_code[6]_i_1__0_n_0
    SLICE_X27Y117        FDRE                                         r  model3_user2/studyer/studyer/note_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/studyer/note_code_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.919ns  (logic 1.554ns (15.667%)  route 8.365ns (84.333%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.558    -2.411    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X13Y97         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.456    -1.955 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[27]/Q
                         net (fo=11, routed)          1.600    -0.356    nolabel_line153/cmd_parse_i0/Q[27]
    SLICE_X18Y101        LUT2 (Prop_lut2_I1_O)        0.152    -0.204 f  nolabel_line153/cmd_parse_i0/note_code[7]_i_230/O
                         net (fo=6, routed)           2.042     1.838    model3_user1/studyer/music1/note_code[7]_i_93_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I5_O)        0.326     2.164 r  model3_user1/studyer/music1/note_code[7]_i_177/O
                         net (fo=1, routed)           1.191     3.355    model3_user1/studyer/music1/note_code[7]_i_177_n_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.479 r  model3_user1/studyer/music1/note_code[7]_i_93/O
                         net (fo=2, routed)           1.027     4.506    model3_user1/studyer/music1/music1/music_pack[23]
    SLICE_X41Y85         LUT6 (Prop_lut6_I1_O)        0.124     4.630 r  model3_user1/studyer/music1/music1/note_code[7]_i_33/O
                         net (fo=1, routed)           0.401     5.032    model3_user1/studyer/music1/music1/note_code[7]_i_33_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.156 f  model3_user1/studyer/music1/music1/note_code[7]_i_12/O
                         net (fo=1, routed)           1.129     6.285    model3_user1/studyer/music1/music1/note_code[7]_i_12_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I5_O)        0.124     6.409 f  model3_user1/studyer/music1/music1/note_code[7]_i_5/O
                         net (fo=1, routed)           0.975     7.384    model3_user1/studyer/studyer/note_code_reg[7]_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I4_O)        0.124     7.508 r  model3_user1/studyer/studyer/note_code[7]_i_2__0/O
                         net (fo=1, routed)           0.000     7.508    model3_user1/studyer/studyer/note_code[7]_i_2__0_n_0
    SLICE_X47Y72         FDRE                                         r  model3_user1/studyer/studyer/note_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/studyer/note_code_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.863ns  (logic 1.616ns (16.385%)  route 8.247ns (83.615%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.557    -2.412    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X14Y96         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.894 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[21]/Q
                         net (fo=14, routed)          1.150    -0.744    nolabel_line153/cmd_parse_i0/Q[21]
    SLICE_X17Y100        LUT2 (Prop_lut2_I0_O)        0.152    -0.592 f  nolabel_line153/cmd_parse_i0/note_code[7]_i_229/O
                         net (fo=6, routed)           2.778     2.186    model3_user1/studyer/music1/note_code[7]_i_92_0
    SLICE_X33Y89         LUT6 (Prop_lut6_I5_O)        0.326     2.512 r  model3_user1/studyer/music1/note_code[4]_i_170/O
                         net (fo=1, routed)           0.606     3.119    model3_user1/studyer/music1/note_code[4]_i_170_n_0
    SLICE_X37Y86         LUT6 (Prop_lut6_I5_O)        0.124     3.243 r  model3_user1/studyer/music1/note_code[4]_i_88/O
                         net (fo=2, routed)           1.019     4.261    model3_user1/studyer/music1/music1/music_pack[28]
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.124     4.385 r  model3_user1/studyer/music1/music1/note_code[4]_i_29/O
                         net (fo=1, routed)           0.594     4.979    model3_user1/studyer/music1/music1/note_code[4]_i_29_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I3_O)        0.124     5.103 f  model3_user1/studyer/music1/music1/note_code[4]_i_9__0/O
                         net (fo=1, routed)           1.459     6.563    model3_user1/studyer/music1/music1/note_code[4]_i_9__0_n_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I5_O)        0.124     6.687 f  model3_user1/studyer/music1/music1/note_code[4]_i_3/O
                         net (fo=1, routed)           0.640     7.326    model3_user1/studyer/studyer/note_code_reg[4]_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124     7.450 r  model3_user1/studyer/studyer/note_code[4]_i_1__0/O
                         net (fo=1, routed)           0.000     7.450    model3_user1/studyer/studyer/note_code[4]_i_1__0_n_0
    SLICE_X47Y71         FDRE                                         r  model3_user1/studyer/studyer/note_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/music_replayer/note_code_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.772ns  (logic 1.967ns (20.130%)  route 7.805ns (79.870%))
  Logic Levels:           8  (LUT4=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.554    -2.415    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X29Y95         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.419    -1.996 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[6]/Q
                         net (fo=19, routed)          2.489     0.493    nolabel_line153/cmd_parse_i0/Q[6]
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.299     0.792 r  nolabel_line153/cmd_parse_i0/note_code[1]_i_225/O
                         net (fo=2, routed)           1.197     1.989    model3_user1/studyer/music1/music_pack0[12]
    SLICE_X12Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.113 r  model3_user1/studyer/music1/note_code[1]_i_172/O
                         net (fo=1, routed)           0.658     2.771    model3_user1/studyer/music1/note_code[1]_i_172_n_0
    SLICE_X12Y93         LUT4 (Prop_lut4_I3_O)        0.124     2.895 r  model3_user1/studyer/music1/note_code[1]_i_92/O
                         net (fo=2, routed)           1.286     4.182    model3_user1/studyer/music1/music1/music_pack[57]
    SLICE_X13Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.306 r  model3_user1/studyer/music1/music1/note_code[1]_i_41/O
                         net (fo=1, routed)           0.000     4.306    model3_user1/studyer/music1/music1/note_code[1]_i_41_n_0
    SLICE_X13Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     4.551 r  model3_user1/studyer/music1/music1/note_code_reg[1]_i_18/O
                         net (fo=1, routed)           0.000     4.551    model3_user1/studyer/music1/music1/note_code_reg[1]_i_18_n_0
    SLICE_X13Y91         MUXF8 (Prop_muxf8_I0_O)      0.104     4.655 r  model3_user1/studyer/music1/music1/note_code_reg[1]_i_7/O
                         net (fo=1, routed)           2.173     6.828    model3_user1/studyer/music1/music1/note_code_reg[1]_i_7_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I5_O)        0.316     7.144 r  model3_user1/studyer/music1/music1/note_code[1]_i_2__0/O
                         net (fo=1, routed)           0.000     7.144    model3_user1/studyer/music1/music1/note_code[1]_i_2__0_n_0
    SLICE_X43Y64         MUXF7 (Prop_muxf7_I0_O)      0.212     7.356 r  model3_user1/studyer/music1/music1/note_code_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.356    model3_user1/studyer/music_replayer/D[1]
    SLICE_X43Y64         FDRE                                         r  model3_user1/studyer/music_replayer/note_code_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.797ns  (logic 0.938ns (33.531%)  route 1.859ns (66.469%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.440    -2.942    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X15Y96         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.367    -2.575 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/Q
                         net (fo=11, routed)          1.008    -1.567    model2/music1/Q[3]
    SLICE_X19Y101        LUT6 (Prop_lut6_I3_O)        0.100    -1.467 r  model2/music1/i___85/O
                         net (fo=1, routed)           0.354    -1.113    model2/music1/i___85_n_0
    SLICE_X19Y101        LUT4 (Prop_lut4_I0_O)        0.100    -1.013 r  model2/music1/i___84/O
                         net (fo=1, routed)           0.252    -0.761    model2/player/music_pack[53]
    SLICE_X21Y101        LUT6 (Prop_lut6_I5_O)        0.100    -0.661 r  model2/player/note_code[5]_i_5/O
                         net (fo=1, routed)           0.245    -0.415    model2/player/note_code[5]_i_5_n_0
    SLICE_X21Y100        LUT5 (Prop_lut5_I2_O)        0.100    -0.315 r  model2/player/note_code[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.315    model2/player/note_code[5]_i_2_n_0
    SLICE_X21Y100        MUXF7 (Prop_muxf7_I0_O)      0.171    -0.144 r  model2/player/note_code_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    model2/player/music[5]
    SLICE_X21Y100        FDRE                                         r  model2/player/note_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.899ns  (logic 1.028ns (35.464%)  route 1.871ns (64.536%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.440    -2.942    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X15Y96         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.367    -2.575 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[5]/Q
                         net (fo=14, routed)          0.401    -2.173    model2/music1/Q[5]
    SLICE_X14Y95         LUT6 (Prop_lut6_I1_O)        0.100    -2.073 r  model2/music1/note_code[3]_i_13/O
                         net (fo=1, routed)           0.358    -1.715    model2/music1/note_code[3]_i_13_n_0
    SLICE_X14Y94         LUT4 (Prop_lut4_I3_O)        0.094    -1.621 r  model2/music1/note_code[3]_i_10/O
                         net (fo=1, routed)           0.320    -1.302    model2/player/music_pack[44]
    SLICE_X14Y95         LUT6 (Prop_lut6_I0_O)        0.267    -1.035 r  model2/player/note_code[3]_i_8/O
                         net (fo=1, routed)           0.541    -0.493    model2/player/note_code[3]_i_8_n_0
    SLICE_X17Y100        LUT5 (Prop_lut5_I2_O)        0.100    -0.393 r  model2/player/note_code[3]_i_4/O
                         net (fo=1, routed)           0.250    -0.143    model2/player/note_code[3]_i_4_n_0
    SLICE_X21Y100        LUT5 (Prop_lut5_I4_O)        0.100    -0.043 r  model2/player/note_code[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.043    model2/player/music[3]
    SLICE_X21Y100        FDRE                                         r  model2/player/note_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.211ns  (logic 1.096ns (34.131%)  route 2.115ns (65.869%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.440    -2.942    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X15Y96         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.367    -2.575 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/Q
                         net (fo=11, routed)          0.780    -1.795    model2/music1/Q[3]
    SLICE_X19Y101        LUT6 (Prop_lut6_I2_O)        0.100    -1.695 r  model2/music1/i___86_i_1/O
                         net (fo=1, routed)           0.385    -1.309    model2/music1/i___86_i_1_n_0
    SLICE_X19Y101        LUT4 (Prop_lut4_I0_O)        0.095    -1.214 r  model2/music1/i___86/O
                         net (fo=1, routed)           0.483    -0.732    model2/player/music_pack[54]
    SLICE_X21Y101        LUT5 (Prop_lut5_I3_O)        0.263    -0.469 r  model2/player/note_code[6]_i_5/O
                         net (fo=1, routed)           0.467    -0.002    model2/player/note_code[6]_i_5_n_0
    SLICE_X22Y101        LUT6 (Prop_lut6_I3_O)        0.100     0.098 r  model2/player/note_code[6]_i_2/O
                         net (fo=1, routed)           0.000     0.098    model2/player/note_code[6]_i_2_n_0
    SLICE_X22Y101        MUXF7 (Prop_muxf7_I0_O)      0.171     0.269 r  model2/player/note_code_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.269    model2/player/music[6]
    SLICE_X22Y101        FDRE                                         r  model2/player/note_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.356ns  (logic 1.394ns (41.534%)  route 1.962ns (58.466%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.441    -2.941    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X12Y97         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.418    -2.523 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[15]/Q
                         net (fo=11, routed)          0.543    -1.980    model2/music1/Q[15]
    SLICE_X14Y100        LUT6 (Prop_lut6_I2_O)        0.100    -1.880 r  model2/music1/i___53/O
                         net (fo=1, routed)           0.330    -1.550    model2/music1/i___53_n_0
    SLICE_X13Y100        LUT4 (Prop_lut4_I0_O)        0.096    -1.454 r  model2/music1/i___52/O
                         net (fo=1, routed)           0.338    -1.116    model2/player/music_pack[34]
    SLICE_X12Y100        LUT6 (Prop_lut6_I3_O)        0.268    -0.848 r  model2/player/note_code[7]_i_9/O
                         net (fo=1, routed)           0.370    -0.479    model2/player/note_code[7]_i_9_n_0
    SLICE_X18Y100        LUT5 (Prop_lut5_I2_O)        0.100    -0.379 r  model2/player/note_code[7]_i_6/O
                         net (fo=1, routed)           0.000    -0.379    model2/player/note_code[7]_i_6_n_0
    SLICE_X18Y100        MUXF7 (Prop_muxf7_I0_O)      0.171    -0.208 r  model2/player/note_code_reg[7]_i_5/O
                         net (fo=1, routed)           0.382     0.174    model2/player/note_code_reg[7]_i_5_n_0
    SLICE_X22Y101        LUT6 (Prop_lut6_I5_O)        0.241     0.415 r  model2/player/note_code[7]_i_2/O
                         net (fo=1, routed)           0.000     0.415    model2/player/music[7]
    SLICE_X22Y101        FDRE                                         r  model2/player/note_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.470ns  (logic 1.079ns (31.097%)  route 2.391ns (68.903%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.441    -2.941    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X13Y97         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.367    -2.574 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[27]/Q
                         net (fo=11, routed)          0.528    -2.046    model2/music1/Q[27]
    SLICE_X11Y95         LUT6 (Prop_lut6_I4_O)        0.100    -1.946 r  model2/music1/i___11/O
                         net (fo=1, routed)           0.706    -1.240    model2/music1/i___11_n_0
    SLICE_X11Y94         LUT4 (Prop_lut4_I0_O)        0.100    -1.140 r  model2/music1/i___10/O
                         net (fo=1, routed)           0.127    -1.013    model2/player/music_pack[7]
    SLICE_X11Y94         LUT5 (Prop_lut5_I1_O)        0.100    -0.913 r  model2/player/note_code[1]_i_4/O
                         net (fo=1, routed)           0.000    -0.913    model2/player/note_code[1]_i_4_n_0
    SLICE_X11Y94         MUXF7 (Prop_muxf7_I0_O)      0.171    -0.742 r  model2/player/note_code_reg[1]_i_3/O
                         net (fo=1, routed)           1.030     0.288    model2/player/note_code_reg[1]_i_3_n_0
    SLICE_X22Y100        LUT5 (Prop_lut5_I3_O)        0.241     0.529 r  model2/player/note_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.529    model2/player/note_code[1]_i_1_n_0
    SLICE_X22Y100        FDRE                                         r  model2/player/note_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.667ns  (logic 0.514ns (30.841%)  route 1.153ns (69.159%))
  Logic Levels:           6  (LUT4=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564    -0.844    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X14Y96         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.680 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[11]/Q
                         net (fo=11, routed)          0.251    -0.429    model2/music1/Q[11]
    SLICE_X13Y98         LUT6 (Prop_lut6_I3_O)        0.045    -0.384 r  model2/music1/i___59/O
                         net (fo=1, routed)           0.154    -0.229    model2/music1/i___59_n_0
    SLICE_X13Y98         LUT4 (Prop_lut4_I0_O)        0.045    -0.184 r  model2/music1/i___58/O
                         net (fo=1, routed)           0.222     0.038    model2/player/music_pack[38]
    SLICE_X13Y98         LUT6 (Prop_lut6_I1_O)        0.045     0.083 r  model2/player/note_code[4]_i_8/O
                         net (fo=1, routed)           0.273     0.356    model2/player/note_code[4]_i_8_n_0
    SLICE_X17Y102        LUT6 (Prop_lut6_I3_O)        0.045     0.401 r  model2/player/note_code[4]_i_4/O
                         net (fo=1, routed)           0.000     0.401    model2/player/note_code[4]_i_4_n_0
    SLICE_X17Y102        MUXF7 (Prop_muxf7_I0_O)      0.062     0.463 r  model2/player/note_code_reg[4]_i_3/O
                         net (fo=1, routed)           0.252     0.715    model2/player/note_code_reg[4]_i_3_n_0
    SLICE_X22Y101        LUT6 (Prop_lut6_I5_O)        0.108     0.823 r  model2/player/note_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.823    model2/player/music[4]
    SLICE_X22Y101        FDRE                                         r  model2/player/note_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/music_replayer/note_code_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.623ns  (logic 0.553ns (34.073%)  route 1.070ns (65.927%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.645    -0.762    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X27Y102        FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.621 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[30]/Q
                         net (fo=19, routed)          0.184    -0.437    model3_user2/studyer/music1/note_code[2]_i_90_0[23]
    SLICE_X22Y103        LUT6 (Prop_lut6_I4_O)        0.045    -0.392 r  model3_user2/studyer/music1/note_code[6]_i_175/O
                         net (fo=1, routed)           0.151    -0.241    model3_user2/studyer/music1/note_code[6]_i_175_n_0
    SLICE_X22Y104        LUT6 (Prop_lut6_I5_O)        0.045    -0.196 r  model3_user2/studyer/music1/note_code[6]_i_90/O
                         net (fo=2, routed)           0.206     0.009    model3_user2/studyer/music1/music1/music_pack[14]
    SLICE_X25Y105        LUT6 (Prop_lut6_I3_O)        0.045     0.054 r  model3_user2/studyer/music1/music1/note_code[6]_i_40__0/O
                         net (fo=1, routed)           0.000     0.054    model3_user2/studyer/music1/music1/note_code[6]_i_40__0_n_0
    SLICE_X25Y105        MUXF7 (Prop_muxf7_I0_O)      0.071     0.125 r  model3_user2/studyer/music1/music1/note_code_reg[6]_i_18__0/O
                         net (fo=1, routed)           0.000     0.125    model3_user2/studyer/music1/music1/note_code_reg[6]_i_18__0_n_0
    SLICE_X25Y105        MUXF8 (Prop_muxf8_I0_O)      0.023     0.148 r  model3_user2/studyer/music1/music1/note_code_reg[6]_i_7__0/O
                         net (fo=1, routed)           0.529     0.678    model3_user2/studyer/music1/music1/note_code_reg[6]_i_7__0_n_0
    SLICE_X27Y126        LUT6 (Prop_lut6_I5_O)        0.112     0.790 r  model3_user2/studyer/music1/music1/note_code[6]_i_2__1/O
                         net (fo=1, routed)           0.000     0.790    model3_user2/studyer/music1/music1/note_code[6]_i_2__1_n_0
    SLICE_X27Y126        MUXF7 (Prop_muxf7_I0_O)      0.071     0.861 r  model3_user2/studyer/music1/music1/note_code_reg[6]_i_1__1/O
                         net (fo=1, routed)           0.000     0.861    model3_user2/studyer/music_replayer/note_code_reg[7]_0[6]
    SLICE_X27Y126        FDRE                                         r  model3_user2/studyer/music_replayer/note_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/music_replayer/note_code_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.636ns  (logic 0.556ns (33.984%)  route 1.080ns (66.016%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.645    -0.762    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X26Y102        FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[18]/Q
                         net (fo=19, routed)          0.323    -0.298    model3_user2/studyer/music1/note_code[2]_i_90_0[14]
    SLICE_X22Y109        LUT6 (Prop_lut6_I3_O)        0.045    -0.253 r  model3_user2/studyer/music1/note_code[4]_i_183/O
                         net (fo=1, routed)           0.224    -0.029    model3_user2/studyer/music1/note_code[4]_i_183_n_0
    SLICE_X22Y110        LUT6 (Prop_lut6_I5_O)        0.045     0.016 r  model3_user2/studyer/music1/note_code[4]_i_95/O
                         net (fo=2, routed)           0.120     0.136    model3_user2/studyer/music1/music1/music_pack[36]
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.045     0.181 r  model3_user2/studyer/music1/music1/note_code[4]_i_41__0/O
                         net (fo=1, routed)           0.000     0.181    model3_user2/studyer/music1/music1/note_code[4]_i_41__0_n_0
    SLICE_X25Y110        MUXF7 (Prop_muxf7_I1_O)      0.074     0.255 r  model3_user2/studyer/music1/music1/note_code_reg[4]_i_18__0/O
                         net (fo=1, routed)           0.000     0.255    model3_user2/studyer/music1/music1/note_code_reg[4]_i_18__0_n_0
    SLICE_X25Y110        MUXF8 (Prop_muxf8_I0_O)      0.023     0.278 r  model3_user2/studyer/music1/music1/note_code_reg[4]_i_7__0/O
                         net (fo=1, routed)           0.413     0.691    model3_user2/studyer/music1/music1/note_code_reg[4]_i_7__0_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I5_O)        0.112     0.803 r  model3_user2/studyer/music1/music1/note_code[4]_i_2__1/O
                         net (fo=1, routed)           0.000     0.803    model3_user2/studyer/music1/music1/note_code[4]_i_2__1_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.071     0.874 r  model3_user2/studyer/music1/music1/note_code_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.874    model3_user2/studyer/music_replayer/note_code_reg[7]_0[4]
    SLICE_X24Y125        FDRE                                         r  model3_user2/studyer/music_replayer/note_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/music_replayer/note_code_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 0.557ns (31.743%)  route 1.198ns (68.257%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X29Y95         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[10]/Q
                         net (fo=19, routed)          0.158    -0.548    model3_user1/studyer/music1/note_code[2]_i_90_0[8]
    SLICE_X29Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.503 r  model3_user1/studyer/music1/note_code[4]_i_179/O
                         net (fo=1, routed)           0.195    -0.308    model3_user1/studyer/music1/note_code[4]_i_179_n_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I5_O)        0.045    -0.263 r  model3_user1/studyer/music1/note_code[4]_i_93/O
                         net (fo=2, routed)           0.242    -0.021    model3_user1/studyer/music1/music1/music_pack[52]
    SLICE_X30Y87         LUT6 (Prop_lut6_I1_O)        0.045     0.024 r  model3_user1/studyer/music1/music1/note_code[4]_i_41/O
                         net (fo=1, routed)           0.000     0.024    model3_user1/studyer/music1/music1/note_code[4]_i_41_n_0
    SLICE_X30Y87         MUXF7 (Prop_muxf7_I1_O)      0.075     0.099 r  model3_user1/studyer/music1/music1/note_code_reg[4]_i_18/O
                         net (fo=1, routed)           0.000     0.099    model3_user1/studyer/music1/music1/note_code_reg[4]_i_18_n_0
    SLICE_X30Y87         MUXF8 (Prop_muxf8_I0_O)      0.022     0.121 r  model3_user1/studyer/music1/music1/note_code_reg[4]_i_7/O
                         net (fo=1, routed)           0.603     0.724    model3_user1/studyer/music1/music1/note_code_reg[4]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.113     0.837 r  model3_user1/studyer/music1/music1/note_code[4]_i_2__0/O
                         net (fo=1, routed)           0.000     0.837    model3_user1/studyer/music1/music1/note_code[4]_i_2__0_n_0
    SLICE_X40Y64         MUXF7 (Prop_muxf7_I0_O)      0.071     0.908 r  model3_user1/studyer/music1/music1/note_code_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.908    model3_user1/studyer/music_replayer/D[4]
    SLICE_X40Y64         FDRE                                         r  model3_user1/studyer/music_replayer/note_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 0.511ns (29.164%)  route 1.241ns (70.836%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564    -0.844    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X15Y96         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.703 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/Q
                         net (fo=11, routed)          0.558    -0.145    model2/music1/Q[3]
    SLICE_X19Y102        LUT6 (Prop_lut6_I3_O)        0.045    -0.100 r  model2/music1/i___79/O
                         net (fo=1, routed)           0.154     0.054    model2/music1/i___79_n_0
    SLICE_X19Y102        LUT4 (Prop_lut4_I0_O)        0.048     0.102 r  model2/music1/i___78/O
                         net (fo=1, routed)           0.283     0.385    model2/player/music_pack[50]
    SLICE_X19Y100        LUT6 (Prop_lut6_I1_O)        0.107     0.492 r  model2/player/note_code[2]_i_3/O
                         net (fo=1, routed)           0.000     0.492    model2/player/note_code[2]_i_3_n_0
    SLICE_X19Y100        MUXF7 (Prop_muxf7_I0_O)      0.062     0.554 r  model2/player/note_code_reg[2]_i_2/O
                         net (fo=1, routed)           0.246     0.800    model2/player/note_code_reg[2]_i_2_n_0
    SLICE_X22Y100        LUT6 (Prop_lut6_I5_O)        0.108     0.908 r  model2/player/note_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.908    model2/player/music[2]
    SLICE_X22Y100        FDRE                                         r  model2/player/note_code_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_core
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.132ns  (logic 4.054ns (66.116%)  route 2.078ns (33.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.626    -2.343    nolabel_line153/lb_ctl_i0/clk_out2
    SLICE_X60Y31         FDRE                                         r  nolabel_line153/lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.518    -1.825 r  nolabel_line153/lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           2.078     0.253    nolabel_line153/txd_o
    N2                   OBUF (Prop_obuf_I_O)         3.536     3.789 r  nolabel_line153/OBUF_txd/O
                         net (fo=0)                   0.000     3.789    txd_pin
    N2                                                                r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.401ns (73.632%)  route 0.502ns (26.368%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.587    -0.821    nolabel_line153/lb_ctl_i0/clk_out2
    SLICE_X60Y31         FDRE                                         r  nolabel_line153/lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.657 r  nolabel_line153/lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           0.502    -0.155    nolabel_line153/txd_o
    N2                   OBUF (Prop_obuf_I_O)         1.237     1.082 r  nolabel_line153/OBUF_txd/O
                         net (fo=0)                   0.000     1.082    txd_pin
    N2                                                                r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_core
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_core'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_core fall edge)
                                                      5.000     5.000 f  
    P17                  IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     5.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.335 f  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     2.869    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029     2.898 f  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     3.713    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkfbout_buf_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_core'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -2.926    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkfbout_buf_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 0.029ns (2.110%)  route 1.345ns (97.890%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen fall edge)
                                                      5.000     5.000 f  
    P17                  IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     5.517    vga_display_inst/clk_gen_inst/inst/inclk0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.141     2.376 f  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     2.910    vga_display_inst/clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.939 f  vga_display_inst/clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.812     3.750    vga_display_inst/clk_gen_inst/inst/clkfbout_buf_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.120ns  (logic 0.091ns (2.917%)  route 3.029ns (97.083%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.442    -2.827    vga_display_inst/clk_gen_inst/inst/clkfbout_buf_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  c0_clk_gen

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.990ns  (logic 1.587ns (19.862%)  route 6.403ns (80.138%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          4.162     7.990    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X38Y97         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.433    -2.836    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X38Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.990ns  (logic 1.587ns (19.862%)  route 6.403ns (80.138%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          4.162     7.990    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X38Y97         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.433    -2.836    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X38Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.990ns  (logic 1.587ns (19.862%)  route 6.403ns (80.138%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          4.162     7.990    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X38Y97         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.433    -2.836    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X38Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.990ns  (logic 1.587ns (19.862%)  route 6.403ns (80.138%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          4.162     7.990    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X39Y97         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.433    -2.836    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X39Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.990ns  (logic 1.587ns (19.862%)  route 6.403ns (80.138%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          4.162     7.990    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X39Y97         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.433    -2.836    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X39Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.990ns  (logic 1.587ns (19.862%)  route 6.403ns (80.138%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          4.162     7.990    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X38Y97         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.433    -2.836    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X38Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.990ns  (logic 1.587ns (19.862%)  route 6.403ns (80.138%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          4.162     7.990    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X38Y97         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.433    -2.836    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X38Y97         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.545ns  (logic 1.587ns (21.035%)  route 5.958ns (78.965%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.716     7.545    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X39Y96         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.432    -2.837    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X39Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.248ns  (logic 1.587ns (21.895%)  route 5.661ns (78.105%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.420     7.248    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X37Y96         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.432    -2.837    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X37Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.248ns  (logic 1.587ns (21.895%)  route 5.661ns (78.105%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.420     7.248    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X37Y96         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.432    -2.837    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X37Y96         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.223ns (38.591%)  route 0.355ns (61.409%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         LDCE                         0.000     0.000 r  display_data_reg[5]/G
    SLICE_X34Y97         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  display_data_reg[5]/Q
                         net (fo=4, routed)           0.355     0.533    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][5]
    SLICE_X34Y95         LUT6 (Prop_lut6_I3_O)        0.045     0.578 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.578    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -1.235    vga_display_inst/vga_pic_inst/CLK
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C

Slack:                    inf
  Source:                 display_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.268ns (44.531%)  route 0.334ns (55.469%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         LDCE                         0.000     0.000 r  display_data_reg[2]/G
    SLICE_X34Y96         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  display_data_reg[2]/Q
                         net (fo=2, routed)           0.152     0.330    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][2]
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.375 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_6/O
                         net (fo=1, routed)           0.182     0.557    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_6_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.602 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     0.602    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -1.235    vga_display_inst/vga_pic_inst/CLK
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C

Slack:                    inf
  Source:                 display_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.268ns (41.011%)  route 0.385ns (58.989%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         LDCE                         0.000     0.000 r  display_data_reg[1]/G
    SLICE_X34Y97         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  display_data_reg[1]/Q
                         net (fo=8, routed)           0.227     0.405    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][1]
    SLICE_X34Y96         LUT5 (Prop_lut5_I2_O)        0.045     0.450 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_6/O
                         net (fo=1, routed)           0.158     0.608    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_6_n_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.653 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     0.653    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X35Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -1.235    vga_display_inst/vga_pic_inst/CLK
    SLICE_X35Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C

Slack:                    inf
  Source:                 display_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.268ns (40.465%)  route 0.394ns (59.535%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         LDCE                         0.000     0.000 r  display_data_reg[0]/G
    SLICE_X34Y96         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  display_data_reg[0]/Q
                         net (fo=2, routed)           0.175     0.353    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][0]
    SLICE_X34Y96         LUT4 (Prop_lut4_I3_O)        0.045     0.398 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_5/O
                         net (fo=1, routed)           0.219     0.617    vga_display_inst/vga_ctrl_inst/pix_data[5]_i_5_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I4_O)        0.045     0.662 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.662    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -1.235    vga_display_inst/vga_pic_inst/CLK
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C

Slack:                    inf
  Source:                 display_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.268ns (36.265%)  route 0.471ns (63.735%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         LDCE                         0.000     0.000 r  display_data_reg[4]/G
    SLICE_X34Y97         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  display_data_reg[4]/Q
                         net (fo=1, routed)           0.262     0.440    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][4]
    SLICE_X30Y95         LUT6 (Prop_lut6_I1_O)        0.045     0.485 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_5/O
                         net (fo=2, routed)           0.209     0.694    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_5_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I3_O)        0.045     0.739 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.739    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -1.235    vga_display_inst/vga_pic_inst/CLK
    SLICE_X34Y95         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C

Slack:                    inf
  Source:                 display_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.268ns (34.508%)  route 0.509ns (65.492%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         LDCE                         0.000     0.000 r  display_data_reg[0]/G
    SLICE_X34Y96         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  display_data_reg[0]/Q
                         net (fo=2, routed)           0.229     0.407    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][0]
    SLICE_X33Y96         LUT5 (Prop_lut5_I4_O)        0.045     0.452 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2/O
                         net (fo=1, routed)           0.279     0.732    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2_n_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.777 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.777    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X35Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -1.235    vga_display_inst/vga_pic_inst/CLK
    SLICE_X35Y96         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.045ns (2.965%)  route 1.473ns (97.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.389 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.129     1.518    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X31Y92         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -1.235    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X31Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.045ns (2.965%)  route 1.473ns (97.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.389 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.129     1.518    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X31Y92         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -1.235    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X31Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.045ns (2.965%)  route 1.473ns (97.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.389 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.129     1.518    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X31Y92         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -1.235    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X31Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.518ns  (logic 0.045ns (2.965%)  route 1.473ns (97.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.389 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.129     1.518    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X31Y92         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -1.235    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X31Y92         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_core

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd_pin
                            (input port)
  Destination:            nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.781ns  (logic 1.464ns (52.623%)  route 1.318ns (47.377%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line153/rxd_pin
    L3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  nolabel_line153/IBUF_rxd_i0/O
                         net (fo=1, routed)           1.318     2.781    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X59Y36         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.513    -2.868    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X59Y36         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd_pin
                            (input port)
  Destination:            nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.232ns (31.583%)  route 0.502ns (68.417%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line153/rxd_pin
    L3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  nolabel_line153/IBUF_rxd_i0/O
                         net (fo=1, routed)           0.502     0.733    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X59Y36         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.859    -1.244    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X59Y36         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C





