# hm4

## INV

Inverter.

<br />

![](GUID-73AF7B8C-A4A7-41AB-A544-D53B2556858C-low.png "INV")

<br />

|Input|Output|
|-----|------|
|A|Y|

|A|Y|
|---|---|
|0|1|
|1|0|

## INVD

Inverter.

**Note:** Compile optimization does not remove this macro.

![](GUID-BA9BDC86-4422-407A-8A8C-2C023C624117-low.png "INVD")

|Input|Output|
|-----|------|
|A|Y|

|A|Y|
|---|---|
|0|1|
|1|0|

## MX2

2 to 1 Multiplexer.

<br />

![](GUID-2BE2DEC4-F3D1-47B1-AF89-21AF447A9DEE-low.png "MX2")

<br />

|Input|Output|
|-----|------|
|A, B, S|Y|

|A|B|S|Y|
|---|---|---|---|
|A|X|0|A|
|X|B|1|B|

## MX4

4 to 1 Multiplexer.

This macro uses two logic modules.

<br />

![](GUID-C67F4E6A-7E01-4E81-8A90-6E3BF509C6CA-low.png "MX4")

<br />

|Input|Output|
|-----|------|
|D0, D1, D2, D3, S0, S1|Y|

|D3|D2|D1|D0|S1|S0|Y|
|---|---|---|---|---|---|---|
|X|X|X|D0|0|0|D0|
|X|X|D1|X|0|1|D1|
|X|D2|X|X|1|0|D2|
|D3|X|X|X|1|1|D3|

## NAND2

2-Input NAND.

<br />

![](GUID-C1E3382A-14E0-4340-B46B-872057B6A764-low.png "NAND2")

<br />

|Input|Output|
|-----|------|
|A, B|Y|

|A|B|Y|
|---|---|---|
|X|0|1|
|0|X|1|
|1|1|0|

## NAND3

3-Input NAND.

<br />

![](GUID-AA0A400B-01A8-4F23-AB4B-1395560D0C12-low.png "NAND3")

<br />

|Input|Output|
|-----|------|
|A, B, C|Y|

|A|B|C|Y|
|---|---|---|---|
|X|X|0|1|
|X|0|X|1|
|0|X|X|1|
|1|1|1|0|

## NAND4

4-input NAND.

<br />

![](GUID-3AC636F0-1E2A-452F-A66E-FC8DFF4CB0A2-low.png "NAND4")

<br />

|Input|Output|
|-----|------|
|A, B, C, D|Y|

|A|B|C|D|Y|
|---|---|---|---|---|
|X|X|X|0|1|
|X|X|0|X|1|
|X|0|X|X|1|
|0|X|X|X|1|
|1|1|1|1|0|

## NOR2

2-input NOR.

<br />

![](GUID-0C029275-C7E0-41D0-B2C1-97052AB06118-low.png "NOR2")

<br />

|Input|Output|
|-----|------|
|A, B|Y|

|A|B|Y|
|---|---|---|
|0|0|1|
|X|1|0|
|1|X|0|

## NOR3

3-input NOR.

<br />

![](GUID-FDC0C0BF-0717-473E-B6D6-35E071793281-low.png "NOR3")

<br />

|Input|Output|
|-----|------|
|A, B, C|Y|

|A|B|C|Y|
|---|---|---|---|
|0|0|0|1|
|X|X|1|0|
|X|1|X|0|
|1|X|X|0|

## NOR4

4-input NOR.

<br />

![](GUID-05FEA0F6-2E7E-4982-A770-B94AF1093C8B-low.png "NOR3")

<br />

|Input|Output|
|-----|------|
|A, B, C, D|Y|

|A|B|C|D|Y|
|---|---|---|---|---|
|0|0|0|0|1|
|1|X|X|X|0|
|X|1|X|X|0|
|X|X|1|X|0|
|X|X|X|1|0|

## OR2

2-input OR.

<br />

![](GUID-C64849ED-B300-4613-80B5-7A78B6CDCA77-low.png "OR2")

<br />

|Input|Output|
|-----|------|
|A, B|Y|

|A|B|Y|
|---|---|---|
|0|0|0|
|X|1|1|
|1|X|1|

## OR3

3-input OR.

<br />

![](GUID-51166A80-EF7D-4B89-8A65-FBE29139CE4B-low.png "OR3")

<br />

|Input|Output|
|-----|------|
|A, B, C|Y|

|A|B|C|Y|
|---|---|---|---|
|0|0|0|0|
|X|X|1|1|
|X|1|X|1|
|1|X|X|1|

## OR4

4-input OR.

<br />

![](GUID-4D180AA8-3A29-4277-8280-C3EC77980170-low.png "OR4")

<br />

|Input|Output|
|-----|------|
|A, B, C, D|Y|

|A|B|C|D|Y|
|---|---|---|---|---|
|0|0|0|0|0|
|1|X|X|X|1|
|X|1|X|X|1|
|X|X|1|X|1|
|X|X|X|1|1|

## XOR2

2-input XOR.

<br />

![](GUID-823B5A91-9AC9-42CF-8AE6-2B323360E7E2-low.png "XOR2")

<br />

|Input|Output|
|-----|------|
|A, B|Y|

|A|B|Y|
|---|---|---|
|0|0|0|
|0|1|1|
|1|0|1|
|1|1|0|

## XOR3

3-input XOR.

![](GUID-8CC30B94-BEB2-413D-94F1-C8E3B349394B-low.png "XOR3")

|Input|Output|
|-----|------|
|A, B, C|Y|

|A|B|C|Y|
|---|---|---|---|
|0|0|0|0|
|1|0|0|1|
|0|1|0|1|
|1|1|0|0|
|0|0|1|1|
|1|0|1|0|
|0|1|1|0|
|1|1|1|1|

## XOR4

4-input XOR.

![](GUID-A46C65AE-1C02-4C54-9E90-B474D1AE97C5-low.png "XOR4")

|Input|Output|
|-----|------|
|A, B, C, D|Y|

|A|B|C|D|Y|
|---|---|---|---|---|
|0|0|0|0|0|
|0|0|0|1|1|
|0|0|1|0|1|
|0|0|1|1|0|
|0|1|0|0|1|
|0|1|0|1|0|
|0|1|1|0|0|
|0|1|1|1|1|
|1|0|0|0|1|
|1|0|0|1|0|
|1|0|1|0|0|
|1|0|1|1|1|
|1|1|0|0|0|
|1|1|0|1|1|
|1|1|1|0|1|
|1|1|1|1|0|

## XOR8

8-input XOR.

This macro uses two logic modules.

![](GUID-659078FA-22BD-44DB-BE05-F6F4471298E9-low.png "XOR8")

|Input|Output|
|-----|------|
|A, B, C, D, E, F, G, H|Y|

If you have an odd number of inputs that are High, the output is High \(1\).

If you have an even number of inputs that are High, the output is Low \(0\).

For example:

|A|B|C|D|E|F|G|H|Y|
|---|---|---|---|---|---|---|---|---|
|0|0|0|0|0|0|0|0|0|
|0|0|0|0|0|0|0|1|1|
|0|0|0|0|0|0|1|1|0|

## UJTAG

The UJTAG macro is a special purpose macro. It allows access to the user JTAG circuitry on board the chip. You must instantiate a UJTAG macro in your design if you plan to make use of the user JTAG feature. The TMS, TDI, TCK, TRSTB, and TDO pins of the macro must be connected to top level ports of the design.

![](GUID-3FB59623-6A39-46EE-9F30-13A9638F856E-low.png "UJTAG")

|Port|Direction|Polarity|Description|
|----|---------|--------|-----------|
|UIREG\[7:0\]|Output|—|This 8-bit bus carries the contents of the JTAG instruction register of each device. Instruction values 16 to 127 are not reserved and can be employed as user-defined instructions.|
|URSTB|Output|Low|URSTB is an Active-Low signal and is asserted when the TAP<br /> controller is in Test-Logic-Reset mode. URSTB is asserted at power-up,<br /> and a Power-on Reset signal resets the TAP controller state.|
|UTDI|Output|—|This port is directly connected to the TAP's TDI signal.|
|UTDO|Input|—|This port is the user TDO output. Inputs to the UTDO port are sent to the TAP TDO output MUX when the IR addess is in user range.|
|UDRSH|Output|High|Active-High signal enabled in the Shift\_DR TAP state.|
|UDRCAP|Output|High|Active-High signal enabled in the Capture\_DR\_TAP state.|
|UDRCK|Output|—|This port is directly connected to the TAP's TCK signal.|
|UDRUPD|Output|High|Active-High signal enabled in the Update\_DR\_TAP state.|
|TCK|Input|—|Test ClockSerial input for JTAG boundary<br /> scan, ISP, and UJTAG. The TCK pin does not have an internal<br /> pull-up/pull-down resistor. Connect TCK to GND or 3.3V through a<br /> resistor \(500–1 KΩ\) placed closed to the FPGA pin to prevent<br /> totem-pole current on the input buffer and TMS from entering into an<br /> undesired state.If JTAG is not used, connect<br /> it to GND.|
|TDI|Input|—|Test Data in. Serial input for JTAG boundary scan. There is an internal weak pull-up resistor on the TDI pin.|
|TDO|Output|—|Test Data Out. Serial output for JTAG boundary scan. The TDO pin does not have an internal pull-up/pull-down resistor.|
|TMS|Input|—|Test mode select. The TMS pin controls the use of the<br /> IEEE® 1532 boundary scan pins \(TCK, TDI, TDO, and TRST\).<br /> There is an internal weak pull-up resistor on the TMS pin.|
|TRSTB|Input|Low|Test reset. The TRSTB pin is an active-low input. It<br /> synchronously initializes \(or resets\) the boundary scan circuitry. There<br /> is an internal weak pull-up resistor on the TRSTB pin.To hold the JTAG in reset mode and prevent it from<br /> entering into undesired states in critical applications, connect<br /> TRSTB to GND through a 1 KΩ resistor \(placed close to the FPGA<br /> pin\).|

