#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 24 22:25:29 2019
# Process ID: 5760
# Current directory: D:/test verilog/proj1_door
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9676 D:\test verilog\proj1_door\proj1_door.xpr
# Log file: D:/test verilog/proj1_door/vivado.log
# Journal file: D:/test verilog/proj1_door\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/test verilog/proj1_door/proj1_door.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 710.855 ; gain = 72.316
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/test verilog/proj1_door/proj1_door.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'door_simulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/test verilog/proj1_door/proj1_door.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj door_simulation_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/test verilog/proj1_door/proj1_door.srcs/sources_1/new/door_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module door_design
INFO: [VRFC 10-2458] undeclared symbol andXY, assumed default net type wire [D:/test verilog/proj1_door/proj1_door.srcs/sources_1/new/door_design.v:26]
INFO: [VRFC 10-2458] undeclared symbol andYZ, assumed default net type wire [D:/test verilog/proj1_door/proj1_door.srcs/sources_1/new/door_design.v:27]
INFO: [VRFC 10-2458] undeclared symbol Z_n, assumed default net type wire [D:/test verilog/proj1_door/proj1_door.srcs/sources_1/new/door_design.v:28]
INFO: [VRFC 10-2458] undeclared symbol f1, assumed default net type wire [D:/test verilog/proj1_door/proj1_door.srcs/sources_1/new/door_design.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/test verilog/proj1_door/proj1_door.srcs/sim_1/new/door_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module door_simulation
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/test verilog/proj1_door/proj1_door.sim/sim_1/behav/xsim'
"xelab -wto cf8e5efdc59042f09d878dee3397905c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot door_simulation_behav xil_defaultlib.door_simulation xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto cf8e5efdc59042f09d878dee3397905c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot door_simulation_behav xil_defaultlib.door_simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.door_design
Compiling module xil_defaultlib.door_simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot door_simulation_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/test -notrace
couldn't read file "D:/test": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 24 22:28:10 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/test verilog/proj1_door/proj1_door.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "door_simulation_behav -key {Behavioral:sim_1:Functional:door_simulation} -tclbatch {door_simulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source door_simulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "D:/test verilog/proj1_door/proj1_door.srcs/sim_1/new/door_simulation.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'door_simulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 748.988 ; gain = 31.414
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 22:33:40 2019...
