Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 19:59:22 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/ycbcr_tr/UniformILPNew/ycbcr_tr_UniformILPNew_2_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 Delay1No16_instance/Y_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum5_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.821ns (24.442%)  route 2.538ns (75.558%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 6.801 - 4.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 1.112ns, distribution 1.197ns)
  Clock Net Delay (Destination): 2.054ns (routing 1.009ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.665     0.665 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.665    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.665 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.013    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.041 r  clk_IBUF_BUFG_inst/O
    X5Y8 (CLOCK_ROOT)    net (fo=3879, routed)        2.309     3.350    Delay1No16_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X154Y495       FDCE                                         r  Delay1No16_instance/Y_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y495       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.428 r  Delay1No16_instance/Y_reg[28]/Q
                         net (fo=8, routed)           0.426     3.854    Delay1No16_instance/Q[28]
    SLICE_X158Y496       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.003 r  Delay1No16_instance/geqOp_carry__0_i_10__3/O
                         net (fo=1, routed)           0.008     4.011    Sum5_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[6]
    SLICE_X158Y496       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.126 r  Sum5_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.152    Sum5_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X158Y497       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.204 r  Sum5_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.474     4.678    Delay1No16_instance/CO[0]
    SLICE_X154Y496       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     4.779 f  Delay1No16_instance/shiftedFracY_d1[49]_i_10__3/O
                         net (fo=2, routed)           0.337     5.116    Delay1No16_instance/shiftedFracY_d1[49]_i_10__3_n_0
    SLICE_X157Y496       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     5.215 f  Delay1No16_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.157     5.372    Delay1No16_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X155Y496       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     5.461 r  Delay1No16_instance/shiftedFracY_d1[49]_i_7__3/O
                         net (fo=32, routed)          0.415     5.876    Delay1No17_instance/Y_reg[23]_0
    SLICE_X166Y495       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     5.915 r  Delay1No17_instance/shiftedFracY_d1[18]_i_3__3/O
                         net (fo=5, routed)           0.312     6.227    Delay1No17_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X160Y499       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     6.326 r  Delay1No17_instance/shiftedFracY_d1[6]_i_1__3/O
                         net (fo=2, routed)           0.383     6.709    Sum5_1_impl_instance/FPAddSubOp_instance/level4__0[6]
    SLICE_X162Y500       FDRE                                         r  Sum5_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.414     4.414 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.414    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.414 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.723    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.747 r  clk_IBUF_BUFG_inst/O
    X5Y8 (CLOCK_ROOT)    net (fo=3879, routed)        2.054     6.801    Sum5_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X162Y500       FDRE                                         r  Sum5_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]/C
                         clock pessimism              0.460     7.261    
                         clock uncertainty           -0.035     7.225    
    SLICE_X162Y500       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     7.250    Sum5_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          7.250    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  0.541    




