vendor_name = ModelSim
source_file = 1, C:/Users/caminore/Documents/Quartus Files/vhdl-components/flipflops/t_flipflop_inv/t_flipflop_inv.vhd
source_file = 1, C:/Users/caminore/Documents/Quartus Files/vhdl-components/flipflops/t_flipflop_inv/t_flipflop_inv_tb.vhd
source_file = 1, C:/Users/caminore/Documents/Quartus Files/vhdl-components/flipflops/t_flipflop_inv/db/t_flipflop_inv.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = t_flipflop_inv
instance = comp, \Clk~I , Clk, t_flipflop_inv, 1
instance = comp, \P~I , P, t_flipflop_inv, 1
instance = comp, \R~I , R, t_flipflop_inv, 1
instance = comp, \tmp~8 , tmp~8, t_flipflop_inv, 1
instance = comp, \tmp~1 , tmp~1, t_flipflop_inv, 1
instance = comp, \T~I , T, t_flipflop_inv, 1
instance = comp, \tmp~3 , tmp~3, t_flipflop_inv, 1
instance = comp, \tmp~0 , tmp~0, t_flipflop_inv, 1
instance = comp, \tmp~_emulated , tmp~_emulated, t_flipflop_inv, 1
instance = comp, \tmp~2 , tmp~2, t_flipflop_inv, 1
instance = comp, \Q~I , Q, t_flipflop_inv, 1
instance = comp, \nQ~I , nQ, t_flipflop_inv, 1
