# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../ip_repo/polyvec_reduce_1.0/src/barrett_reduce_v1_0.vhd" \

vhdl work  \
"../../../../../../../ip_repo/polyvec_reduce_1.0/hdl/polyvec_reduce_v1_0.vhd" \
"../../../../../../../ip_repo/polyvec_reduce_1.0/hdl/testbench.vhd" \

# Do not sort compile order
nosort
