Selecting top level module key
@N: CG364 :"E:\grade-3_2\isp_project\testverilog\counter_n.v":1:7:1:15|Synthesizing module counter_n

	n=32'b00000000000000000000000000100000
	counter_bits=32'b00000000000000000000000000000101
   Generated name = counter_n_32s_5s

@N: CG364 :"E:\grade-3_2\isp_project\testverilog\key.v":1:7:1:9|Synthesizing module key

