                                                                              D-MEM Bus &
Cycle:      IF      |     ID      |     RI      |     OOC     |     CMT       Reg Result
    0:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    0:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    1:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    1:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    2:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    2:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    3:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    3:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    4:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    4:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    5:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    5:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
    6:    8:lda     |   0:-       |   0:-       |   0:-       |   0:-       
    6:    c:lda     |   0:-       |   0:-       |   0:-       |   0:-       
    7:    0:-       |   8:lda     |   0:-       |   0:-       |   0:-       
    7:    0:-       |   c:lda     |   0:-       |   0:-       |   0:-       
    8:    0:-       |   0:-       |   8:lda     |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
    8:    0:-       |   0:-       |   c:lda     |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
    9:    0:-       |   0:-       |   0:-       |   8:lda     |   0:-       
    9:    0:-       |   0:-       |   0:-       |   c:lda     |   0:-       
   10:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   10:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   11:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   11:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   12:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   12:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   13:   10:mulq    |   0:-       |   0:-       |   0:-       |   0:-       
   13:   14:stq     |   0:-       |   0:-       |   0:-       |   0:-       
   14:    0:-       |  10:mulq    |   0:-       |   0:-       |   8:lda     r5=0  
   14:    0:-       |  14:stq     |   0:-       |   0:-       |   c:lda     r1=4096  
   15:    0:-       |   0:-       |  10:mulq    |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   15:    0:-       |   0:-       |  14:stq     |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   16:    0:-       |   0:-       |   0:-       |  10:mulq    |   0:-       
   16:    0:-       |   0:-       |   0:-       |  14:stq     |   0:-       
   17:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   17:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   18:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   18:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   19:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   19:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   20:   18:ldq     |   0:-       |   0:-       |   0:-       |   0:-       
   20:   1c:stq     |   0:-       |   0:-       |   0:-       |   0:-       
   21:    0:-       |  18:ldq     |   0:-       |   0:-       |   0:-       
   21:    0:-       |  1c:stq     |   0:-       |   0:-       |   0:-       
   22:    0:-       |   0:-       |  18:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
   22:    0:-       |   0:-       |  1c:stq     |   0:-       |   0:-       BUS_LOAD  MEM[24] accepted 1
   23:    0:-       |   0:-       |   0:-       |  18:ldq     |   0:-       
   23:    0:-       |   0:-       |   0:-       |  1c:stq     |   0:-       
   24:    0:-       |   0:-       |   0:-       |   0:-       |  10:mulq    r2=0  
   24:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   25:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   25:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   26:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_STORE MEM[4096] = 0 accepted 2
   26:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_STORE MEM[4096] = 0 accepted 2
   27:   20:addq    |   0:-       |   0:-       |   0:-       |   0:-       
   27:   24:addq    |   0:-       |   0:-       |   0:-       |   0:-       
   28:    0:-       |  20:addq    |   0:-       |   0:-       |   0:-       
   28:    0:-       |  24:addq    |   0:-       |   0:-       |   0:-       
   29:    0:-       |   0:-       |  20:addq    |   0:-       |  14:stq     BUS_LOAD  MEM[32] accepted 1
   29:    0:-       |   0:-       |  24:addq    |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
   30:    0:-       |   0:-       |   0:-       |  20:addq    |   0:-       
   30:    0:-       |   0:-       |   0:-       |  24:addq    |   0:-       
   31:    0:-       |   0:-       |   0:-       |   0:-       |  18:ldq     r3=0  
   31:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   32:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   32:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   33:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_STORE MEM[4352] = 0 accepted 2
   33:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       BUS_STORE MEM[4352] = 0 accepted 2
   34:   28:cmple   |   0:-       |   0:-       |   0:-       |   0:-       
   34:   2c:bne     |   0:-       |   0:-       |   0:-       |   0:-       
   35:    0:-       |  28:cmple   |   0:-       |   0:-       |   0:-       
   35:    0:-       |  2c:bne     |   0:-       |   0:-       |   0:-       
   36:    0:-       |   0:-       |  28:cmple   |   0:-       |  1c:stq     BUS_LOAD  MEM[40] accepted 1
   36:    0:-       |   0:-       |  2c:bne     |   0:-       |  20:addq    r1=4104  BUS_LOAD  MEM[40] accepted 1
   37:    0:-       |   0:-       |   0:-       |  28:cmple   |  24:addq    r5=1  
   37:    0:-       |   0:-       |   0:-       |  2c:bne     |   0:-       
   38:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   38:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   39:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   39:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   40:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   40:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   41:   30:halt    |   0:-       |   0:-       |   0:-       |   0:-       
   41:   34:call_pal|   0:-       |   0:-       |   0:-       |   0:-       
   42:    0:-       |  30:halt    |   0:-       |   0:-       |  28:cmple   r4=1  
   42:    0:-       |  34:call_pal|   0:-       |   0:-       |   0:-       
   43:    0:-       |   0:-       |  30:halt    |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
   43:    0:-       |   0:-       |  34:-       |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
   44:    0:-       |   0:-       |   0:-       |  30:halt    |   0:-       
   44:    0:-       |   0:-       |   0:-       |  34:-       |   0:-       
   45:    0:-       |   0:-       |   0:-       |   0:-       |  2c:bne     
   45:    0:-       |   0:-       |   0:-       |   0:-       |   0:-       
   46:   10:mulq    |   0:-       |   0:-       |   0:-       |   0:-       
   46:   14:stq     |   0:-       |   0:-       |   0:-       |   0:-       
   47:   18:ldq     |  10:mulq    |   0:-       |   0:-       |   0:-       
   47:   1c:stq     |  14:stq     |   0:-       |   0:-       |   0:-       
   48:   20:addq    |  18:ldq     |  10:mulq    |   0:-       |   0:-       
   48:   24:addq    |  1c:stq     |  14:stq     |   0:-       |   0:-       
   49:   28:cmple   |  20:addq    |  18:ldq     |  10:mulq    |   0:-       
   49:   2c:bne     |  24:addq    |  1c:stq     |  14:stq     |   0:-       
   50:   10:mulq    |  28:cmple   |  20:addq    |  18:ldq     |   0:-       
   50:   14:stq     |  2c:bne     |  24:addq    |  1c:stq     |   0:-       
   51:   18:ldq     |  10:mulq    |  28:cmple   |  20:addq    |   0:-       
   51:   1c:stq     |  14:stq     |  2c:bne     |  24:addq    |   0:-       
   52:   20:addq    |  18:ldq     |  10:mulq    |  28:cmple   |   0:-       
   52:   24:addq    |  1c:stq     |  14:stq     |  2c:bne     |   0:-       
   53:   28:cmple   |  20:addq    |  18:ldq     |  10:mulq    |   0:-       
   53:   2c:bne     |  24:addq    |  1c:stq     |  14:stq     |   0:-       
   54:   10:mulq    |  28:cmple   |  20:addq    |  18:ldq     |   0:-       
   54:   14:stq     |  2c:bne     |  24:addq    |  1c:stq     |   0:-       
   55:   18:ldq     |  10:mulq    |  28:cmple   |  20:addq    |   0:-       
   55:   1c:stq     |  14:stq     |  2c:bne     |  24:addq    |   0:-       
   56:   20:addq    |  18:ldq     |  10:mulq    |  28:cmple   |   0:-       
   56:   24:addq    |  1c:stq     |  14:stq     |  2c:bne     |   0:-       
   57:   28:cmple   |  20:addq    |  18:ldq     |  10:mulq    |  10:mulq    r2=10  
   57:   2c:bne     |  24:addq    |  1c:stq     |  14:stq     |   0:-       
   58:   10:mulq    |  28:cmple   |  20:addq    |  18:ldq     |   0:-       
   58:   14:stq     |  2c:bne     |  24:addq    |  1c:stq     |   0:-       
   59:    0:-       |  10:mulq    |  28:cmple   |  20:addq    |   0:-       BUS_STORE MEM[4104] = 10 accepted 1
   59:    0:-       |  14:stq     |  2c:bne     |  24:addq    |   0:-       BUS_STORE MEM[4104] = 10 accepted 1
   60:   18:ldq     |  10:mulq    |  28:cmple   |  20:addq    |   0:-       
   60:   1c:stq     |  14:stq     |  2c:bne     |  24:addq    |   0:-       
   61:   20:addq    |  18:ldq     |  10:mulq    |  28:cmple   |   0:-       
   61:   24:addq    |  1c:stq     |  14:stq     |  2c:bne     |   0:-       
   62:   28:cmple   |  20:addq    |  18:ldq     |  10:mulq    |  14:stq     
   62:   2c:bne     |  24:addq    |  1c:stq     |  14:stq     |   0:-       
   63:   10:mulq    |  28:cmple   |  20:addq    |  18:ldq     |   0:-       
   63:   14:stq     |  2c:bne     |  24:addq    |  1c:stq     |   0:-       
   64:   10:mulq    |  28:cmple   |  20:addq    |  18:ldq     |  18:ldq     r3=10  
   64:   14:stq     |  2c:bne     |  24:addq    |  1c:stq     |   0:-       
   65:   10:mulq    |  28:cmple   |  20:addq    |  18:ldq     |   0:-       
   65:   14:stq     |  2c:bne     |  24:addq    |  1c:stq     |   0:-       
   66:    0:-       |  28:cmple   |  20:addq    |  18:ldq     |   0:-       BUS_STORE MEM[4360] = 10 accepted 1
   66:    0:-       |  2c:bne     |  24:addq    |  1c:stq     |   0:-       BUS_STORE MEM[4360] = 10 accepted 1
   67:   10:mulq    |  28:cmple   |  20:addq    |  18:ldq     |   0:-       
   67:   14:stq     |  2c:bne     |  24:addq    |  1c:stq     |   0:-       
   68:   18:ldq     |  10:mulq    |  28:cmple   |  20:addq    |   0:-       
   68:   1c:stq     |  14:stq     |  2c:bne     |  24:addq    |   0:-       
   69:   18:ldq     |  10:mulq    |  28:cmple   |  20:addq    |  1c:stq     
   69:   1c:stq     |  14:stq     |  2c:bne     |  24:addq    |  20:addq    r1=4112  
   70:    0:-       |  10:mulq    |  28:cmple   |  20:addq    |  24:addq    r5=2  BUS_LOAD  MEM[4128] accepted 2
   70:    0:-       |  14:stq     |  2c:bne     |  24:addq    |  28:cmple   r4=1  BUS_LOAD  MEM[4128] accepted 2
   71:   18:ldq     |  10:mulq    |  28:cmple   |  20:addq    |  2c:bne     
   71:   1c:stq     |  14:stq     |  2c:bne     |  24:addq    |  10:mulq    r2=20  
   72:   18:ldq     |  10:mulq    |  28:cmple   |  20:addq    |   0:-       
   72:   1c:stq     |  14:stq     |  2c:bne     |  24:addq    |   0:-       
   73:    0:-       |  10:mulq    |  28:cmple   |  20:addq    |   0:-       BUS_STORE MEM[4112] = 20 accepted 1
   73:    0:-       |  14:stq     |  2c:bne     |  24:addq    |   0:-       BUS_STORE MEM[4112] = 20 accepted 1
   74:   18:ldq     |  10:mulq    |  28:cmple   |  20:addq    |   0:-       
   74:   1c:stq     |  14:stq     |  2c:bne     |  24:addq    |   0:-       
   75:    0:-       |  18:ldq     |  10:mulq    |  28:cmple   |   0:-       BUS_LOAD  MEM[4128] accepted 2
   75:    0:-       |  1c:stq     |  14:stq     |  2c:bne     |   0:-       BUS_LOAD  MEM[4128] accepted 2
   76:   20:addq    |   0:-       |  18:ldq     |  10:mulq    |  14:stq     
   76:   24:addq    |   0:-       |  1c:stq     |  14:stq     |   0:-       
   77:   28:cmple   |  20:addq    |   0:-       |  18:ldq     |   0:-       
   77:   2c:bne     |  24:addq    |   0:-       |  1c:stq     |   0:-       
   78:   28:cmple   |  20:addq    |   0:-       |  18:ldq     |   0:-       
   78:   2c:bne     |  24:addq    |   0:-       |  1c:stq     |   0:-       
   79:   28:cmple   |  20:addq    |   0:-       |  18:ldq     |   0:-       
   79:   2c:bne     |  24:addq    |   0:-       |  1c:stq     |   0:-       
   80:   28:cmple   |  20:addq    |   0:-       |  18:ldq     |   0:-       
   80:   2c:bne     |  24:addq    |   0:-       |  1c:stq     |   0:-       
   81:   28:cmple   |  20:addq    |   0:-       |  18:ldq     |   0:-       
   81:   2c:bne     |  24:addq    |   0:-       |  1c:stq     |   0:-       
   82:   28:cmple   |  20:addq    |   0:-       |  18:ldq     |   0:-       
   82:   2c:bne     |  24:addq    |   0:-       |  1c:stq     |   0:-       
   83:   28:cmple   |  20:addq    |   0:-       |  18:ldq     |   0:-       
   83:   2c:bne     |  24:addq    |   0:-       |  1c:stq     |   0:-       
   84:   28:cmple   |  20:addq    |   0:-       |  18:ldq     |   0:-       
   84:   2c:bne     |  24:addq    |   0:-       |  1c:stq     |   0:-       
   85:   28:cmple   |  20:addq    |   0:-       |  18:ldq     |  18:ldq     r3=20  
   85:   2c:bne     |  24:addq    |   0:-       |  1c:stq     |   0:-       
   86:   28:cmple   |  20:addq    |   0:-       |  18:ldq     |   0:-       
   86:   2c:bne     |  24:addq    |   0:-       |  1c:stq     |   0:-       
   87:    0:-       |  20:addq    |   0:-       |  18:ldq     |   0:-       BUS_STORE MEM[4368] = 20 accepted 1
   87:    0:-       |  24:addq    |   0:-       |  1c:stq     |   0:-       BUS_STORE MEM[4368] = 20 accepted 1
   88:   28:cmple   |  20:addq    |   0:-       |  18:ldq     |   0:-       
   88:   2c:bne     |  24:addq    |   0:-       |  1c:stq     |   0:-       
   89:   10:mulq    |  28:cmple   |  20:addq    |   0:-       |   0:-       
   89:   14:stq     |  2c:bne     |  24:addq    |   0:-       |   0:-       
   90:   10:mulq    |  28:cmple   |  20:addq    |   0:-       |  1c:stq     
   90:   14:stq     |  2c:bne     |  24:addq    |   0:-       |  20:addq    r1=4120  
   91:    0:-       |  28:cmple   |  20:addq    |   0:-       |  24:addq    r5=3  BUS_LOAD  MEM[4136] accepted 2
   91:    0:-       |  2c:bne     |  24:addq    |   0:-       |  28:cmple   r4=1  BUS_LOAD  MEM[4136] accepted 2
   92:   10:mulq    |  28:cmple   |  20:addq    |   0:-       |  2c:bne     
   92:   14:stq     |  2c:bne     |  24:addq    |   0:-       |  10:mulq    r2=30  
   93:   10:mulq    |  28:cmple   |  20:addq    |   0:-       |   0:-       
   93:   14:stq     |  2c:bne     |  24:addq    |   0:-       |   0:-       
   94:    0:-       |  28:cmple   |  20:addq    |   0:-       |   0:-       BUS_STORE MEM[4120] = 30 accepted 1
   94:    0:-       |  2c:bne     |  24:addq    |   0:-       |   0:-       BUS_STORE MEM[4120] = 30 accepted 1
   95:   10:mulq    |  28:cmple   |  20:addq    |   0:-       |   0:-       
   95:   14:stq     |  2c:bne     |  24:addq    |   0:-       |   0:-       
   96:    0:-       |  10:mulq    |  28:cmple   |  20:addq    |   0:-       BUS_LOAD  MEM[4136] accepted 2
   96:    0:-       |  14:stq     |  2c:bne     |  24:addq    |   0:-       BUS_LOAD  MEM[4136] accepted 2
   97:   18:ldq     |   0:-       |  10:mulq    |  28:cmple   |  14:stq     
   97:   1c:stq     |   0:-       |  14:stq     |  2c:bne     |   0:-       
   98:   20:addq    |  18:ldq     |   0:-       |  10:mulq    |   0:-       
   98:   24:addq    |  1c:stq     |   0:-       |  14:stq     |   0:-       
   99:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
   99:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  100:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  100:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  101:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  101:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  102:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  102:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  103:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  103:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  104:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  104:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  105:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  105:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  106:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |  18:ldq     r3=30  
  106:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  107:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  107:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  108:    0:-       |  20:addq    |  18:ldq     |   0:-       |   0:-       BUS_STORE MEM[4376] = 30 accepted 1
  108:    0:-       |  24:addq    |  1c:stq     |   0:-       |   0:-       BUS_STORE MEM[4376] = 30 accepted 1
  109:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  109:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  110:   10:mulq    |  28:cmple   |  20:addq    |  18:ldq     |   0:-       
  110:   14:stq     |  2c:bne     |  24:addq    |  1c:stq     |   0:-       
  111:   18:ldq     |  10:mulq    |  28:cmple   |  20:addq    |  1c:stq     
  111:   1c:stq     |  14:stq     |  2c:bne     |  24:addq    |  20:addq    r1=4128  
  112:   18:ldq     |  10:mulq    |  28:cmple   |  20:addq    |  24:addq    r5=4  
  112:   1c:stq     |  14:stq     |  2c:bne     |  24:addq    |  28:cmple   r4=1  
  113:    0:-       |  10:mulq    |  28:cmple   |  20:addq    |  2c:bne     BUS_LOAD  MEM[4144] accepted 1
  113:    0:-       |  14:stq     |  2c:bne     |  24:addq    |  10:mulq    r2=40  BUS_LOAD  MEM[4144] accepted 1
  114:   18:ldq     |  10:mulq    |  28:cmple   |  20:addq    |   0:-       
  114:   1c:stq     |  14:stq     |  2c:bne     |  24:addq    |   0:-       
  115:    0:-       |  10:mulq    |  28:cmple   |  20:addq    |   0:-       BUS_STORE MEM[4128] = 40 accepted 2
  115:    0:-       |  14:stq     |  2c:bne     |  24:addq    |   0:-       BUS_STORE MEM[4128] = 40 accepted 2
  116:   18:ldq     |  10:mulq    |  28:cmple   |  20:addq    |   0:-       
  116:   1c:stq     |  14:stq     |  2c:bne     |  24:addq    |   0:-       
  117:    0:-       |  18:ldq     |  10:mulq    |  28:cmple   |   0:-       BUS_LOAD  MEM[4144] accepted 3
  117:    0:-       |  1c:stq     |  14:stq     |  2c:bne     |   0:-       BUS_LOAD  MEM[4144] accepted 3
  118:   20:addq    |   0:-       |  18:ldq     |  10:mulq    |  14:stq     
  118:   24:addq    |   0:-       |  1c:stq     |  14:stq     |  18:ldq     r3=0  
  119:   28:cmple   |  20:addq    |   0:-       |  18:ldq     |   0:-       
  119:   2c:bne     |  24:addq    |   0:-       |  1c:stq     |   0:-       
  120:    0:-       |  20:addq    |   0:-       |  18:ldq     |   0:-       BUS_STORE MEM[256] = 0 accepted 1
  120:    0:-       |  24:addq    |   0:-       |  1c:stq     |   0:-       BUS_STORE MEM[256] = 0 accepted 1
  121:   28:cmple   |  20:addq    |   0:-       |  18:ldq     |   0:-       
  121:   2c:bne     |  24:addq    |   0:-       |  1c:stq     |   0:-       
  122:    0:-       |  28:cmple   |  20:addq    |   0:-       |   0:-       BUS_LOAD  MEM[4144] accepted 2
  122:    0:-       |  2c:bne     |  24:addq    |   0:-       |   0:-       BUS_LOAD  MEM[4144] accepted 2
  123:   10:mulq    |  28:cmple   |  20:addq    |   0:-       |  1c:stq     
  123:   14:stq     |  2c:bne     |  24:addq    |   0:-       |  20:addq    r1=4136  
  124:   10:mulq    |  28:cmple   |  20:addq    |   0:-       |  24:addq    r5=5  
  124:   14:stq     |  2c:bne     |  24:addq    |   0:-       |  28:cmple   r4=1  
  125:   10:mulq    |  28:cmple   |  20:addq    |   0:-       |  2c:bne     
  125:   14:stq     |  2c:bne     |  24:addq    |   0:-       |  10:mulq    r2=50  
  126:   10:mulq    |  28:cmple   |  20:addq    |   0:-       |   0:-       
  126:   14:stq     |  2c:bne     |  24:addq    |   0:-       |   0:-       
  127:    0:-       |  28:cmple   |  20:addq    |   0:-       |   0:-       BUS_STORE MEM[4136] = 50 accepted 1
  127:    0:-       |  2c:bne     |  24:addq    |   0:-       |   0:-       BUS_STORE MEM[4136] = 50 accepted 1
  128:   10:mulq    |  28:cmple   |  20:addq    |   0:-       |   0:-       
  128:   14:stq     |  2c:bne     |  24:addq    |   0:-       |   0:-       
  129:   18:ldq     |  10:mulq    |  28:cmple   |  20:addq    |   0:-       
  129:   1c:stq     |  14:stq     |  2c:bne     |  24:addq    |   0:-       
  130:   20:addq    |  18:ldq     |  10:mulq    |  28:cmple   |  14:stq     
  130:   24:addq    |  1c:stq     |  14:stq     |  2c:bne     |  18:ldq     r3=0  
  131:    0:-       |  20:addq    |  18:ldq     |  10:mulq    |   0:-       BUS_LOAD  MEM[4152] accepted 2
  131:    0:-       |  24:addq    |  1c:stq     |  14:stq     |   0:-       BUS_LOAD  MEM[4152] accepted 2
  132:    0:-       |   0:-       |  20:addq    |  18:ldq     |   0:-       BUS_STORE MEM[4392] = 0 accepted 1
  132:    0:-       |   0:-       |  24:addq    |  1c:stq     |   0:-       BUS_STORE MEM[4392] = 0 accepted 1
  133:   28:cmple   |   0:-       |  20:addq    |  18:ldq     |   0:-       
  133:   2c:bne     |   0:-       |  24:addq    |  1c:stq     |   0:-       
  134:    0:-       |  28:cmple   |   0:-       |  20:addq    |   0:-       BUS_LOAD  MEM[4152] accepted 3
  134:    0:-       |  2c:bne     |   0:-       |  24:addq    |   0:-       BUS_LOAD  MEM[4152] accepted 3
  135:   10:mulq    |  28:cmple   |   0:-       |  20:addq    |  1c:stq     
  135:   14:stq     |  2c:bne     |   0:-       |  24:addq    |  20:addq    r1=4144  
  136:    0:-       |  28:cmple   |   0:-       |  20:addq    |  24:addq    r5=6  BUS_LOAD  MEM[4216] accepted 2
  136:    0:-       |  2c:bne     |   0:-       |  24:addq    |  28:cmple   r4=1  BUS_LOAD  MEM[4216] accepted 2
  137:   10:mulq    |  28:cmple   |   0:-       |  20:addq    |  2c:bne     
  137:   14:stq     |  2c:bne     |   0:-       |  24:addq    |  10:mulq    r2=60  
  138:   10:mulq    |  28:cmple   |   0:-       |  20:addq    |   0:-       
  138:   14:stq     |  2c:bne     |   0:-       |  24:addq    |   0:-       
  139:    0:-       |  28:cmple   |   0:-       |  20:addq    |   0:-       BUS_STORE MEM[4144] = 60 accepted 1
  139:    0:-       |  2c:bne     |   0:-       |  24:addq    |   0:-       BUS_STORE MEM[4144] = 60 accepted 1
  140:   10:mulq    |  28:cmple   |   0:-       |  20:addq    |   0:-       
  140:   14:stq     |  2c:bne     |   0:-       |  24:addq    |   0:-       
  141:    0:-       |  10:mulq    |  28:cmple   |   0:-       |   0:-       BUS_LOAD  MEM[4216] accepted 2
  141:    0:-       |  14:stq     |  2c:bne     |   0:-       |   0:-       BUS_LOAD  MEM[4216] accepted 2
  142:   18:ldq     |   0:-       |  10:mulq    |  28:cmple   |  14:stq     
  142:   1c:stq     |   0:-       |  14:stq     |  2c:bne     |  18:ldq     r3=0  
  143:   20:addq    |  18:ldq     |   0:-       |  10:mulq    |   0:-       
  143:   24:addq    |  1c:stq     |   0:-       |  14:stq     |   0:-       
  144:    0:-       |  20:addq    |  18:ldq     |   0:-       |   0:-       BUS_STORE MEM[4400] = 0 accepted 1
  144:    0:-       |  24:addq    |  1c:stq     |   0:-       |   0:-       BUS_STORE MEM[4400] = 0 accepted 1
  145:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  145:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  146:    0:-       |  28:cmple   |  20:addq    |  18:ldq     |   0:-       BUS_LOAD  MEM[4216] accepted 2
  146:    0:-       |  2c:bne     |  24:addq    |  1c:stq     |   0:-       BUS_LOAD  MEM[4216] accepted 2
  147:   10:mulq    |   0:-       |  28:cmple   |  20:addq    |  1c:stq     
  147:   14:stq     |   0:-       |  2c:bne     |  24:addq    |  20:addq    r1=4152  
  148:   10:mulq    |   0:-       |  28:cmple   |  20:addq    |  24:addq    r5=7  
  148:   14:stq     |   0:-       |  2c:bne     |  24:addq    |  28:cmple   r4=1  
  149:   10:mulq    |   0:-       |  28:cmple   |  20:addq    |  2c:bne     
  149:   14:stq     |   0:-       |  2c:bne     |  24:addq    |  10:mulq    r2=70  
  150:   10:mulq    |   0:-       |  28:cmple   |  20:addq    |   0:-       
  150:   14:stq     |   0:-       |  2c:bne     |  24:addq    |   0:-       
  151:    0:-       |   0:-       |  28:cmple   |  20:addq    |   0:-       BUS_STORE MEM[4152] = 70 accepted 1
  151:    0:-       |   0:-       |  2c:bne     |  24:addq    |   0:-       BUS_STORE MEM[4152] = 70 accepted 1
  152:   10:mulq    |   0:-       |  28:cmple   |  20:addq    |   0:-       
  152:   14:stq     |   0:-       |  2c:bne     |  24:addq    |   0:-       
  153:   18:ldq     |  10:mulq    |   0:-       |  28:cmple   |   0:-       
  153:   1c:stq     |  14:stq     |   0:-       |  2c:bne     |   0:-       
  154:   20:addq    |  18:ldq     |  10:mulq    |   0:-       |  14:stq     
  154:   24:addq    |  1c:stq     |  14:stq     |   0:-       |   0:-       
  155:    0:-       |  20:addq    |  18:ldq     |  10:mulq    |  18:ldq     r3=0  BUS_LOAD  MEM[4168] accepted 2
  155:    0:-       |  24:addq    |  1c:stq     |  14:stq     |   0:-       BUS_LOAD  MEM[4168] accepted 2
  156:   28:cmple   |   0:-       |  20:addq    |  18:ldq     |   0:-       
  156:   2c:bne     |   0:-       |  24:addq    |  1c:stq     |   0:-       
  157:    0:-       |   0:-       |  20:addq    |  18:ldq     |   0:-       BUS_STORE MEM[4408] = 0 accepted 1
  157:    0:-       |   0:-       |  24:addq    |  1c:stq     |   0:-       BUS_STORE MEM[4408] = 0 accepted 1
  158:   28:cmple   |   0:-       |  20:addq    |  18:ldq     |   0:-       
  158:   2c:bne     |   0:-       |  24:addq    |  1c:stq     |   0:-       
  159:    0:-       |  28:cmple   |   0:-       |  20:addq    |   0:-       BUS_LOAD  MEM[4168] accepted 3
  159:    0:-       |  2c:bne     |   0:-       |  24:addq    |   0:-       BUS_LOAD  MEM[4168] accepted 3
  160:   10:mulq    |  28:cmple   |   0:-       |  20:addq    |  1c:stq     
  160:   14:stq     |  2c:bne     |   0:-       |  24:addq    |  20:addq    r1=4160  
  161:    0:-       |  28:cmple   |   0:-       |  20:addq    |  24:addq    r5=8  BUS_LOAD  MEM[4184] accepted 2
  161:    0:-       |  2c:bne     |   0:-       |  24:addq    |  28:cmple   r4=1  BUS_LOAD  MEM[4184] accepted 2
  162:   10:mulq    |  28:cmple   |   0:-       |  20:addq    |  2c:bne     
  162:   14:stq     |  2c:bne     |   0:-       |  24:addq    |  10:mulq    r2=80  
  163:   10:mulq    |  28:cmple   |   0:-       |  20:addq    |   0:-       
  163:   14:stq     |  2c:bne     |   0:-       |  24:addq    |   0:-       
  164:    0:-       |  28:cmple   |   0:-       |  20:addq    |   0:-       BUS_STORE MEM[4160] = 80 accepted 1
  164:    0:-       |  2c:bne     |   0:-       |  24:addq    |   0:-       BUS_STORE MEM[4160] = 80 accepted 1
  165:   10:mulq    |  28:cmple   |   0:-       |  20:addq    |   0:-       
  165:   14:stq     |  2c:bne     |   0:-       |  24:addq    |   0:-       
  166:    0:-       |  10:mulq    |  28:cmple   |   0:-       |   0:-       BUS_LOAD  MEM[4184] accepted 2
  166:    0:-       |  14:stq     |  2c:bne     |   0:-       |   0:-       BUS_LOAD  MEM[4184] accepted 2
  167:   18:ldq     |   0:-       |  10:mulq    |  28:cmple   |  174:stq     
  167:   1c:stq     |   0:-       |  14:stq     |  2c:bne     |   0:-       
  168:   20:addq    |  18:ldq     |   0:-       |  10:mulq    |   0:-       
  168:   24:addq    |  1c:stq     |   0:-       |  14:stq     |   0:-       
  169:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  169:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  170:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  170:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  171:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  171:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  172:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  172:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  173:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  173:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  174:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  174:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  175:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  175:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  176:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  176:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  177:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  177:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  178:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  178:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  179:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  179:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  180:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  180:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  181:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  181:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  182:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  182:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  183:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  183:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  184:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  184:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  185:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  185:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  186:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  186:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  187:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  187:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  188:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  188:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  189:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  189:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  190:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  190:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  191:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  191:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  192:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  192:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  193:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  193:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  194:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  194:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  195:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  195:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  196:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  196:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  197:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  197:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  198:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  198:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  199:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  199:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  200:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  200:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  201:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  201:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  202:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  202:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  203:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  203:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  204:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  204:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  205:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  205:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  206:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  206:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  207:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  207:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  208:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  208:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  209:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  209:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  210:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  210:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  211:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  211:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  212:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  212:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  213:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  213:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  214:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  214:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  215:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  215:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  216:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  216:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  217:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  217:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  218:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  218:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  219:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  219:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  220:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  220:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  221:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  221:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  222:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  222:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  223:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  223:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  224:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  224:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  225:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  225:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  226:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  226:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  227:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  227:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  228:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  228:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  229:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  229:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  230:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  230:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  231:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  231:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  232:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  232:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  233:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  233:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  234:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  234:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  235:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  235:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  236:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  236:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  237:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  237:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  238:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  238:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  239:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  239:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  240:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  240:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  241:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  241:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  242:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  242:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  243:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  243:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  244:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  244:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  245:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  245:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  246:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  246:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  247:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  247:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  248:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  248:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  249:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  249:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  250:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  250:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  251:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  251:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  252:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  252:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  253:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  253:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  254:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  254:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  255:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  255:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  256:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  256:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  257:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  257:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  258:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  258:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  259:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  259:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  260:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  260:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  261:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  261:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  262:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  262:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  263:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  263:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  264:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  264:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  265:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  265:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  266:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  266:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  267:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  267:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  268:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  268:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  269:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  269:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  270:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  270:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  271:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  271:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  272:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  272:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  273:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  273:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  274:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  274:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  275:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  275:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  276:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  276:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  277:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  277:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  278:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  278:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  279:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  279:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  280:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  280:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  281:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  281:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  282:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  282:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  283:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  283:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  284:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  284:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  285:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  285:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  286:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  286:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  287:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  287:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  288:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  288:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  289:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  289:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  290:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  290:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  291:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  291:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  292:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  292:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  293:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  293:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  294:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  294:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  295:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  295:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  296:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  296:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  297:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  297:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  298:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  298:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  299:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  299:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  300:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  300:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  301:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  301:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  302:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  302:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  303:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  303:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  304:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  304:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  305:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  305:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  306:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  306:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  307:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  307:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  308:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  308:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  309:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  309:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  310:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  310:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  311:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  311:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  312:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  312:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  313:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  313:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  314:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  314:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  315:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  315:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  316:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  316:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  317:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  317:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  318:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  318:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  319:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  319:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  320:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  320:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  321:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  321:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  322:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  322:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  323:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  323:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  324:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  324:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  325:   28:cmple   |  20:addq    |  18:ldq     |   0:-       |   0:-       
  325:   2c:bne     |  24:addq    |  1c:stq     |   0:-       |   0:-       
  326:   28:cmple   |  20:addq    |  18:ldq  
