
==============================================================================
XRT Build Version: 2.7.766 (2020.1_PU1)
       Build Date: 2020-08-17 16:52:05
          Hash ID: 19bc791a7d9b54ecc23644649c3ea2c2ea31821c
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2019.2) on Wed Nov  6 21:39:14 MST 2019
   Version:                2.7.766
   Kernels:                runOnfpga
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          90c3ea45-40d6-49f2-b119-3411944e4b4d
   Sections:               BITSTREAM, BUILD_METADATA, EMBEDDED_METADATA, 
                           DEBUG_DATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u50
   Name:                   gen3x16_xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2708876)
   Created:                Wed Feb 19 10:53:31 2020
   FPGA Device:            xcu50
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au50:1.0
   Board Part:             xilinx.com:au50:part0:1.0
   Platform VBNV:          <not defined>
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   No memory configuration data available.
==============================================================================
Kernel: runOnfpga

Definition
----------
   Signature: runOnfpga (ap_uint<512>* output_flags, ap_uint<512>* input_words, unsigned int* bloom_filter, unsigned int total_size, bool load_filter)

Ports
-----
   Port:          M_AXI_MAXIPORT0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_MAXIPORT1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        runOnfpga_1
   Base Address: --

   Argument:          output_flags
   Register Offset:   0x10
   Port:              M_AXI_MAXIPORT0
   Memory:            <not applicable>

   Argument:          input_words
   Register Offset:   0x1C
   Port:              M_AXI_MAXIPORT0
   Memory:            <not applicable>

   Argument:          bloom_filter
   Register Offset:   0x28
   Port:              M_AXI_MAXIPORT1
   Memory:            <not applicable>

   Argument:          total_size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          load_filter
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2019.2 - Wed Nov  6 21:39:14 MST 2019 (SW BUILD: 2708876)
   Command Line:  v++ -l -g -t sw_emu -R 1 --platform xilinx_u50_gen3x16_xdma_201920_3 --profile_kernel data:all:all:all --profile_kernel stall:all:all:all --temp_dir ././../build/my_opt/kernel_8/sw_emu/temp_dir --report_dir ././../build/my_opt/kernel_8/sw_emu/report_dir --log_dir ././../build/my_opt/kernel_8/sw_emu/log_dir -I./../reference_files ././../build/my_opt/kernel_8/sw_emu/runOnfpga_sw_emu.xo -o ././../build/my_opt/kernel_8/sw_emu/runOnfpga_sw_emu.xclbin 
   Options:       -l
                  -g
                  -t sw_emu
                  -R 1
                  --platform xilinx_u50_gen3x16_xdma_201920_3
                  --profile_kernel data:all:all:all
                  --profile_kernel stall:all:all:all
                  --temp_dir ././../build/my_opt/kernel_8/sw_emu/temp_dir
                  --report_dir ././../build/my_opt/kernel_8/sw_emu/report_dir
                  --log_dir ././../build/my_opt/kernel_8/sw_emu/log_dir
                  -I./../reference_files ././../build/my_opt/kernel_8/sw_emu/runOnfpga_sw_emu.xo
                  -o ././../build/my_opt/kernel_8/sw_emu/runOnfpga_sw_emu.xclbin 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
