#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-819-g462ee62f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x7fffdc0bcf40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fffdc0b3220 .scope module, "hct74138" "hct74138" 3 11;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Enable1_bar";
    .port_info 1 /INPUT 1 "Enable2_bar";
    .port_info 2 /INPUT 1 "Enable3";
    .port_info 3 /INPUT 3 "A";
    .port_info 4 /OUTPUT 8 "Y";
P_0x7fffdc0ef9a0 .param/l "WIDTH_IN" 0 3 11, +C4<00000000000000000000000000000011>;
P_0x7fffdc0ef9e0 .param/l "WIDTH_OUT" 0 3 11, +C4<00000000000000000000000000001000>;
L_0x7fffdc13aec0 .functor BUFZ 8, v0x7fffdc0ddee0_0, C4<00000000>, C4<00000000>, C4<00000000>;
o0x7f6bc3ab0018 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fffdc0e9ec0_0 .net "A", 2 0, o0x7f6bc3ab0018;  0 drivers
o0x7f6bc3ab0048 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffdc0e8f40_0 .net "Enable1_bar", 0 0, o0x7f6bc3ab0048;  0 drivers
o0x7f6bc3ab0078 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffdc0e7140_0 .net "Enable2_bar", 0 0, o0x7f6bc3ab0078;  0 drivers
o0x7f6bc3ab00a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffdc0e6130_0 .net "Enable3", 0 0, o0x7f6bc3ab00a8;  0 drivers
v0x7fffdc0def80_0 .net "Y", 7 0, V_0x7fffdc0def80_0/m;  1 drivers
v0x7fffdc0ddee0_0 .var "computed", 7 0;
v0x7fffdc10d020_0 .var/i "i", 31 0;
E_0x7fffdc113d30 .event edge, v0x7fffdc0e8f40_0, v0x7fffdc0e7140_0, v0x7fffdc0e6130_0, v0x7fffdc0e9ec0_0;
S_0x7fffdc0c83e0 .scope module, "ram" "ram" 4 7;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "_OE";
    .port_info 1 /INPUT 1 "_WE";
    .port_info 2 /INPUT 16 "A";
    .port_info 3 /INOUT 8 "D";
P_0x7fffdc0d5cd0 .param/l "AWIDTH" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x7fffdc0d5d10 .param/l "DEPTH" 0 4 13, +C4<000000000000000000000000000000010000000000000000>;
P_0x7fffdc0d5d50 .param/l "DWIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
P_0x7fffdc0d5d90 .param/l "LOG" 0 4 14, +C4<00000000000000000000000000000000>;
o0x7f6bc3ab0258 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffdc11c9e0_0 .net "A", 15 0, o0x7f6bc3ab0258;  0 drivers
v0x7fffdc11cae0_0 .net "D", 7 0, L_0x7fffdc13af90;  1 drivers
o0x7f6bc3ab02b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffdc11cbc0_0 .net "_OE", 0 0, o0x7f6bc3ab02b8;  0 drivers
o0x7f6bc3ab02e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffdc11cc60_0 .net "_WE", 0 0, o0x7f6bc3ab02e8;  0 drivers
o0x7f6bc3ab0318 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffdc11cd20_0 name=_ivl_0
v0x7fffdc11ce00_0 .var "dout", 7 0;
v0x7fffdc11cee0_0 .var/i "i", 31 0;
v0x7fffdc11cfc0 .array "mem", 0 65535, 7 0;
E_0x7fffdc05adb0 .event edge, v0x7fffdc11c9e0_0, v0x7fffdc11cbc0_0;
E_0x7fffdc068310 .event edge, v0x7fffdc11c9e0_0, v0x7fffdc11cae0_0, v0x7fffdc11cc60_0;
L_0x7fffdc13af90 .functor MUXZ 8, v0x7fffdc11ce00_0, o0x7f6bc3ab0318, o0x7f6bc3ab02b8, C4<>;
S_0x7fffdc0cd800 .scope module, "test" "test" 5 18;
 .timescale -9 -9;
P_0x7fffdc01ecf0 .param/l "AMODE_IMM" 1 5 35, C4<110>;
P_0x7fffdc01ed30 .param/l "AMODE_NONE" 1 5 32, C4<111>;
P_0x7fffdc01ed70 .param/l "AMODE_PC" 1 5 33, C4<011>;
P_0x7fffdc01edb0 .param/l "AMODE_REG" 1 5 34, C4<101>;
P_0x7fffdc01edf0 .param/l "CLOCK_INTERVAL" 0 5 53, +C4<00000000000000000000001111101000>;
P_0x7fffdc01ee30 .param/l "PHASE_DECODE" 1 5 44, C4<010>;
P_0x7fffdc01ee70 .param/l "PHASE_EXEC" 1 5 45, C4<001>;
P_0x7fffdc01eeb0 .param/l "PHASE_FETCH" 1 5 43, C4<100>;
P_0x7fffdc01eef0 .param/l "PHASE_NONE" 1 5 42, C4<000>;
P_0x7fffdc01ef30 .param/l "SETTLE" 1 5 20, +C4<00000000000000000000000000110010>;
P_0x7fffdc01ef70 .param/l "T" 1 5 19, +C4<00000000000000000000000000011001>;
L_0x7fffdc1535c0 .functor BUFT 8, V_0x7fffdc131f70_0/m, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffdc14c3a0 .functor BUFT 8, V_0x7fffdc131470_0/m, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffdc137c00_0 .net "PCHI", 7 0, L_0x7fffdc1518f0;  1 drivers
v0x7fffdc137ce0_0 .net "PCLO", 7 0, L_0x7fffdc150600;  1 drivers
v0x7fffdc137df0_0 .net "RESET_SWITCH", 0 0, L_0x7fffdc14c410;  1 drivers
v0x7fffdc137ee0_0 .var "_RESET_SWITCH", 0 0;
v0x7fffdc137f80_0 .net "_addrmode", 2 0, L_0x7fffdc13b0f0;  1 drivers
v0x7fffdc138070_0 .net "_addrmode_immediate", 0 0, L_0x7fffdc14f220;  1 drivers
v0x7fffdc1381a0_0 .net "_addrmode_pc", 0 0, L_0x7fffdc14ee80;  1 drivers
v0x7fffdc138240_0 .net "_addrmode_register", 0 0, L_0x7fffdc14f160;  1 drivers
v0x7fffdc1382e0_0 .net "_clk", 0 0, L_0x7fffdc14c260;  1 drivers
v0x7fffdc138410_0 .net *"_ivl_11", 0 0, L_0x7fffdc14b3d0;  1 drivers
L_0x7f6bc3a600a8 .functor BUFT 1, C4<000000000011010010110110101101101>, C4<0>, C4<0>, C4<0>;
v0x7fffdc1384b0_0 .net/2u *"_ivl_12", 32 0, L_0x7f6bc3a600a8;  1 drivers
L_0x7f6bc3a600f0 .functor BUFT 1, C4<000000000001011010010110100101101>, C4<0>, C4<0>, C4<0>;
v0x7fffdc138590_0 .net/2u *"_ivl_14", 32 0, L_0x7f6bc3a600f0;  1 drivers
v0x7fffdc138670_0 .net *"_ivl_16", 32 0, L_0x7fffdc14b560;  1 drivers
v0x7fffdc138750_0 .net *"_ivl_18", 32 0, L_0x7fffdc14b720;  1 drivers
L_0x7f6bc3a60138 .functor BUFT 1, C4<0000000000110011001100101011101000110001101101000>, C4<0>, C4<0>, C4<0>;
v0x7fffdc138830_0 .net/2u *"_ivl_24", 48 0, L_0x7f6bc3a60138;  1 drivers
L_0x7f6bc3a60180 .functor BUFT 1, C4<0011001000110010101100011011011110110010001100101>, C4<0>, C4<0>, C4<0>;
v0x7fffdc138910_0 .net/2u *"_ivl_26", 48 0, L_0x7f6bc3a60180;  1 drivers
L_0x7f6bc3a601c8 .functor BUFT 1, C4<0000000000000000001100101011110000110010101100011>, C4<0>, C4<0>, C4<0>;
v0x7fffdc1389f0_0 .net/2u *"_ivl_28", 48 0, L_0x7f6bc3a601c8;  1 drivers
v0x7fffdc138be0_0 .net *"_ivl_3", 0 0, L_0x7fffdc13b1f0;  1 drivers
L_0x7f6bc3a60210 .functor BUFT 1, C4<0000000000000000000000000001011010010110100101101>, C4<0>, C4<0>, C4<0>;
v0x7fffdc138ca0_0 .net/2u *"_ivl_30", 48 0, L_0x7f6bc3a60210;  1 drivers
v0x7fffdc138d80_0 .net *"_ivl_32", 48 0, L_0x7fffdc14bee0;  1 drivers
v0x7fffdc138e60_0 .net *"_ivl_34", 48 0, L_0x7fffdc14bfd0;  1 drivers
L_0x7f6bc3a60018 .functor BUFT 1, C4<000000000000000000111000001100011>, C4<0>, C4<0>, C4<0>;
v0x7fffdc138f40_0 .net/2u *"_ivl_4", 32 0, L_0x7f6bc3a60018;  1 drivers
v0x7fffdc139020_0 .net *"_ivl_7", 0 0, L_0x7fffdc14b2d0;  1 drivers
v0x7fffdc1390e0_0 .net *"_ivl_72", 7 0, L_0x7fffdc1535c0;  1 drivers
v0x7fffdc1391c0_0 .net *"_ivl_75", 7 0, L_0x7fffdc14c3a0;  1 drivers
L_0x7f6bc3a60060 .functor BUFT 1, C4<000000000011100100110010101100111>, C4<0>, C4<0>, C4<0>;
v0x7fffdc1392a0_0 .net/2u *"_ivl_8", 32 0, L_0x7f6bc3a60060;  1 drivers
v0x7fffdc139380_0 .var "_ldev_marhi", 0 0;
v0x7fffdc139420_0 .var "_ldev_marlo", 0 0;
L_0x7f6bc3a604e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffdc1394f0_0 .net "_marhi_in", 0 0, L_0x7f6bc3a604e0;  1 drivers
L_0x7f6bc3a60528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffdc1395c0_0 .net "_marlo_in", 0 0, L_0x7f6bc3a60528;  1 drivers
v0x7fffdc139690_0 .net "_mrPC", 0 0, L_0x7fffdc14c5a0;  1 drivers
L_0x7f6bc3a60450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffdc139730_0 .net "_pc_in", 0 0, L_0x7f6bc3a60450;  1 drivers
L_0x7f6bc3a60498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffdc1397d0_0 .net "_pchitmp_in", 0 0, L_0x7f6bc3a60498;  1 drivers
L_0x7f6bc3a60408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffdc139a80_0 .net "_pclo_in", 0 0, L_0x7f6bc3a60408;  1 drivers
v0x7fffdc139b20_0 .net "_phaseFetch", 0 0, L_0x7fffdc14d7f0;  1 drivers
v0x7fffdc139bc0_0 .var "_rdev_marhi", 0 0;
v0x7fffdc139c90_0 .var "_rdev_marlo", 0 0;
v0x7fffdc139d60_0 .var "_rdev_rom", 0 0;
v0x7fffdc139e30_0 .net "aAddrMode", 32 0, L_0x7fffdc14b8f0;  1 drivers
v0x7fffdc139ed0_0 .net "address_bus", 15 0, L_0x7fffdc153750;  1 drivers
o0x7f6bc3ab0498 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffdc139f70_0 .net "alu_result_bus", 7 0, o0x7f6bc3ab0498;  0 drivers
o0x7f6bc3ab21a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fffdc13a010_0 .net "aluop", 4 0, o0x7f6bc3ab21a8;  0 drivers
v0x7fffdc13a0e0_0 .var "clk", 0 0;
v0x7fffdc13a180_0 .var/i "count", 31 0;
v0x7fffdc13a220_0 .var/i "instCount", 31 0;
v0x7fffdc13a2c0_0 .var "label", 640 0;
o0x7f6bc3ab4cf8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
I0x7fffdbff58d0 .island tran;
p0x7f6bc3ab4cf8 .port I0x7fffdbff58d0, o0x7f6bc3ab4cf8;
v0x7fffdc13a3a0_0 .net8 "lbus", 7 0, p0x7f6bc3ab4cf8;  0 drivers, strength-aware
o0x7f6bc3ab21d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fffdc13a480_0 .net "lbus_dev", 3 0, o0x7f6bc3ab21d8;  0 drivers
v0x7fffdc13a570_0 .net "mrPC", 0 0, L_0x7fffdc14c7f0;  1 drivers
v0x7fffdc13a640_0 .var/i "p1count", 31 0;
v0x7fffdc13a6e0_0 .var/i "p2count", 31 0;
v0x7fffdc13a7c0_0 .net "phase", 2 0, L_0x7fffdc14ba80;  1 drivers
v0x7fffdc13a8a0_0 .net "phaseDecode", 0 0, L_0x7fffdc14d900;  1 drivers
v0x7fffdc13a940_0 .net "phaseExec", 0 0, L_0x7fffdc14db70;  1 drivers
v0x7fffdc13a9e0_0 .net "phaseFetch", 0 0, L_0x7fffdc14d730;  1 drivers
o0x7f6bc3ab4db8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
I0x7fffdc013140 .island tran;
p0x7f6bc3ab4db8 .port I0x7fffdc013140, o0x7f6bc3ab4db8;
v0x7fffdc13aa80_0 .net8 "rbus", 7 0, p0x7f6bc3ab4db8;  0 drivers, strength-aware
o0x7f6bc3ab2268 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fffdc13ab60_0 .net "rbus_dev", 3 0, o0x7f6bc3ab2268;  0 drivers
v0x7fffdc13ac50_0 .net "sPhase", 48 0, L_0x7fffdc14c120;  1 drivers
v0x7fffdc13ad10_0 .net "seq", 9 0, L_0x7fffdc14cd50;  1 drivers
o0x7f6bc3ab2328 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fffdc13add0_0 .net "targ_dev", 4 0, o0x7f6bc3ab2328;  0 drivers
E_0x7fffdc06ce40 .event edge, v0x7fffdc126880_0, v0x7fffdc126920_0, v0x7fffdc1267c0_0;
E_0x7fffdc0d1180 .event edge, v0x7fffdc128310_0;
E_0x7fffdc0ca2d0 .event negedge, v0x7fffdc11d9d0_0;
E_0x7fffdc0c7d50 .event edge, v0x7fffdc13aa80_0, v0x7fffdc13a3a0_0, v0x7fffdc11dab0_0;
E_0x7fffdc0b8080 .event edge, v0x7fffdc128230_0, v0x7fffdc127e20_0, v0x7fffdc1287c0_0, v0x7fffdc127ca0_0;
E_0x7fffdc11d200 .event edge, v0x7fffdc132260_0, v0x7fffdc131720_0, v0x7fffdc1340c0_0;
E_0x7fffdc11d2a0 .event edge, v0x7fffdc1286e0_0;
E_0x7fffdc11d300/0 .event edge, v0x7fffdc128310_0, v0x7fffdc136110_0, v0x7fffdc131db0_0, v0x7fffdc139e30_0;
E_0x7fffdc11d300/1 .event edge, v0x7fffdc132e50_0;
E_0x7fffdc11d300 .event/or E_0x7fffdc11d300/0, E_0x7fffdc11d300/1;
E_0x7fffdc11d240 .event posedge, v0x7fffdc127fc0_0;
E_0x7fffdc11d3b0 .event posedge, v0x7fffdc127f00_0;
E_0x7fffdc11d470/0 .event edge, v0x7fffdc13ac50_0, v0x7fffdc11ed80_0, v0x7fffdc127f00_0, v0x7fffdc127fc0_0;
E_0x7fffdc11d470/1 .event edge, v0x7fffdc1286e0_0;
E_0x7fffdc11d470 .event/or E_0x7fffdc11d470/0, E_0x7fffdc11d470/1;
E_0x7fffdc11d4e0 .event edge, v0x7fffdc11f120_0;
E_0x7fffdc11d5b0 .event edge, v0x7fffdc130cf0_0;
E_0x7fffdc11d610 .event edge, v0x7fffdc1240c0_0, v0x7fffdc120e70_0;
L_0x7fffdc13b0f0 .concat [ 1 1 1 0], L_0x7fffdc14f220, L_0x7fffdc14f160, L_0x7fffdc14ee80;
L_0x7fffdc13b1f0 .reduce/nor L_0x7fffdc14ee80;
L_0x7fffdc14b2d0 .reduce/nor L_0x7fffdc14f160;
L_0x7fffdc14b3d0 .reduce/nor L_0x7fffdc14f220;
L_0x7fffdc14b560 .functor MUXZ 33, L_0x7f6bc3a600f0, L_0x7f6bc3a600a8, L_0x7fffdc14b3d0, C4<>;
L_0x7fffdc14b720 .functor MUXZ 33, L_0x7fffdc14b560, L_0x7f6bc3a60060, L_0x7fffdc14b2d0, C4<>;
L_0x7fffdc14b8f0 .functor MUXZ 33, L_0x7fffdc14b720, L_0x7f6bc3a60018, L_0x7fffdc13b1f0, C4<>;
L_0x7fffdc14ba80 .concat [ 1 1 1 0], L_0x7fffdc14db70, L_0x7fffdc14d900, L_0x7fffdc14d730;
L_0x7fffdc14bee0 .functor MUXZ 49, L_0x7f6bc3a60210, L_0x7f6bc3a601c8, L_0x7fffdc14db70, C4<>;
L_0x7fffdc14bfd0 .functor MUXZ 49, L_0x7fffdc14bee0, L_0x7f6bc3a60180, L_0x7fffdc14d900, C4<>;
L_0x7fffdc14c120 .functor MUXZ 49, L_0x7fffdc14bfd0, L_0x7f6bc3a60138, L_0x7fffdc14d730, C4<>;
L_0x7fffdc14c260 .delay 1 (80,80,80) L_0x7fffdc14c260/d;
L_0x7fffdc14c260/d .reduce/nor v0x7fffdc13a0e0_0;
L_0x7fffdc14c410 .delay 1 (90,90,90) L_0x7fffdc14c410/d;
L_0x7fffdc14c410/d .reduce/nor v0x7fffdc137ee0_0;
L_0x7fffdc153750 .concat8 [ 8 8 0 0], L_0x7fffdc1535c0, L_0x7fffdc14c3a0;
I0x7fffdc015860 .island tran;
p0x7f6bc3ab3bb8 .port I0x7fffdc015860, L_0x7fffdc152f10;
p0x7f6bc3ab4638 .port I0x7fffdc015860, V_0x7fffdc137040_0/m;
 .tranvp 8 8 0, I0x7fffdc015860, p0x7f6bc3ab3bb8 p0x7f6bc3ab4638;
p0x7f6bc3ab4668 .port I0x7fffdc013140, V_0x7fffdc137140_0/m;
 .tranvp 8 8 0, I0x7fffdc013140, p0x7f6bc3ab4db8 p0x7f6bc3ab4668;
I0x7fffdc014ee0 .island tran;
p0x7f6bc3ab0618 .port I0x7fffdc014ee0, L_0x7fffdc153960;
p0x7f6bc3ab2b08 .port I0x7fffdc014ee0, V_0x7fffdc12aca0_0/m;
 .tranvp 8 8 0, I0x7fffdc014ee0, p0x7f6bc3ab0618 p0x7f6bc3ab2b08;
p0x7f6bc3ab2b38 .port I0x7fffdbff58d0, V_0x7fffdc12ada0_0/m;
 .tranvp 8 8 0, I0x7fffdbff58d0, p0x7f6bc3ab4cf8 p0x7f6bc3ab2b38;
I0x7fffdbff5910 .island tran;
p0x7f6bc3ab04c8 .port I0x7fffdbff5910, L_0x7fffdc153a70;
p0x7f6bc3ab2628 .port I0x7fffdbff5910, V_0x7fffdc128d00_0/m;
 .tranvp 8 8 0, I0x7fffdbff5910, p0x7f6bc3ab04c8 p0x7f6bc3ab2628;
p0x7f6bc3ab2658 .port I0x7fffdbff58d0, V_0x7fffdc128e00_0/m;
 .tranvp 8 8 0, I0x7fffdbff58d0, p0x7f6bc3ab4cf8 p0x7f6bc3ab2658;
p0x7f6bc3ab2d78 .port I0x7fffdc014ee0, V_0x7fffdc12bbf0_0/m;
 .tranvp 8 8 0, I0x7fffdc014ee0, p0x7f6bc3ab0618 p0x7f6bc3ab2d78;
p0x7f6bc3ab2da8 .port I0x7fffdc013140, V_0x7fffdc12bcf0_0/m;
 .tranvp 8 8 0, I0x7fffdc013140, p0x7f6bc3ab4db8 p0x7f6bc3ab2da8;
p0x7f6bc3ab2898 .port I0x7fffdbff5910, V_0x7fffdc129c70_0/m;
 .tranvp 8 8 0, I0x7fffdbff5910, p0x7f6bc3ab04c8 p0x7f6bc3ab2898;
p0x7f6bc3ab28c8 .port I0x7fffdc013140, V_0x7fffdc129d70_0/m;
 .tranvp 8 8 0, I0x7fffdc013140, p0x7f6bc3ab4db8 p0x7f6bc3ab28c8;
S_0x7fffdc0ce8d0 .scope begin, "$unm_blk_45" "$unm_blk_45" 5 280, 5 280 0, S_0x7fffdc0cd800;
 .timescale -9 -9;
P_0x7fffdc112df0 .param/l "SMALL_DELAY" 1 5 282, +C4<00000000000000000000000000010100>;
P_0x7fffdc112e30 .param/l "T" 1 5 281, +C4<00000000000000000000000001100100>;
S_0x7fffdc0cd120 .scope module, "MARHI" "hct74377" 5 159, 6 10 0, S_0x7fffdc0cd800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "_EN";
    .port_info 1 /INPUT 1 "CP";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
P_0x7fffdc11d740 .param/l "LOG" 0 6 10, +C4<00000000000000000000000000000000>;
P_0x7fffdc11d780 .param/l "WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x7fffdc153a70/d .functor BUFZ 8, v0x7fffdc11dc50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffdc153a70 .delay 8 (140,140,140) L_0x7fffdc153a70/d;
v0x7fffdc11d9d0_0 .net "CP", 0 0, v0x7fffdc13a0e0_0;  1 drivers
v0x7fffdc11dab0_0 .net "D", 7 0, o0x7f6bc3ab0498;  alias, 0 drivers
v0x7fffdc11db90_0 .net8 "Q", 7 0, p0x7f6bc3ab04c8;  1 drivers, strength-aware
v0x7fffdc11dc50_0 .var "Q_current", 7 0;
v0x7fffdc11dd30_0 .net "_EN", 0 0, L_0x7f6bc3a604e0;  alias, 1 drivers
E_0x7fffdc11d970 .event posedge, v0x7fffdc11d9d0_0;
S_0x7fffdc0cd490 .scope module, "MARLO" "hct74377" 5 158, 6 10 0, S_0x7fffdc0cd800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "_EN";
    .port_info 1 /INPUT 1 "CP";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
P_0x7fffdc11d890 .param/l "LOG" 0 6 10, +C4<00000000000000000000000000000000>;
P_0x7fffdc11d8d0 .param/l "WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x7fffdc153960/d .functor BUFZ 8, v0x7fffdc11e310_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffdc153960 .delay 8 (140,140,140) L_0x7fffdc153960/d;
v0x7fffdc11e0a0_0 .net "CP", 0 0, v0x7fffdc13a0e0_0;  alias, 1 drivers
v0x7fffdc11e170_0 .net "D", 7 0, o0x7f6bc3ab0498;  alias, 0 drivers
v0x7fffdc11e240_0 .net8 "Q", 7 0, p0x7f6bc3ab0618;  1 drivers, strength-aware
v0x7fffdc11e310_0 .var "Q_current", 7 0;
v0x7fffdc11e3f0_0 .net "_EN", 0 0, L_0x7f6bc3a60528;  alias, 1 drivers
S_0x7fffdc0c3600 .scope module, "PC" "pc" 5 115, 7 14 0, S_0x7fffdc0cd800;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "_MR";
    .port_info 2 /INPUT 1 "_pchitmp_in";
    .port_info 3 /INPUT 1 "_pclo_in";
    .port_info 4 /INPUT 1 "_pc_in";
    .port_info 5 /INPUT 8 "D";
    .port_info 6 /OUTPUT 8 "PCLO";
    .port_info 7 /OUTPUT 8 "PCHI";
P_0x7fffdc11e5d0 .param/l "LOG" 0 7 26, +C4<00000000000000000000000000000001>;
L_0x7fffdc14f2e0/d .functor AND 1, L_0x7f6bc3a60408, L_0x7f6bc3a60450, C4<1>, C4<1>;
L_0x7fffdc14f2e0 .delay 1 (110,110,110) L_0x7fffdc14f2e0/d;
L_0x7fffdc14f5c0 .functor BUFZ 1, L_0x7fffdc14f2e0, C4<0>, C4<0>, C4<0>;
v0x7fffdc125350_0 .net "D", 7 0, o0x7f6bc3ab0498;  alias, 0 drivers
v0x7fffdc125430_0 .net "PCHI", 7 0, L_0x7fffdc1518f0;  alias, 1 drivers
v0x7fffdc1254f0_0 .net "PCHITMP", 7 0, L_0x7fffdc14f4b0;  1 drivers
v0x7fffdc1255c0_0 .net "PCLO", 7 0, L_0x7fffdc150600;  alias, 1 drivers
v0x7fffdc125660_0 .net "TC", 0 0, L_0x7fffdc150740;  1 drivers
v0x7fffdc1257a0_0 .net "_MR", 0 0, L_0x7fffdc14c5a0;  alias, 1 drivers
v0x7fffdc125840_0 .net "_pc_in", 0 0, L_0x7f6bc3a60450;  alias, 1 drivers
v0x7fffdc1258e0_0 .net "_pchitmp_in", 0 0, L_0x7f6bc3a60498;  alias, 1 drivers
v0x7fffdc125980_0 .net "_pclo_in", 0 0, L_0x7f6bc3a60408;  alias, 1 drivers
v0x7fffdc125ab0_0 .net "_pclo_load", 0 0, L_0x7fffdc14f2e0;  1 drivers
v0x7fffdc125b50_0 .net "clk", 0 0, L_0x7fffdc14d730;  alias, 1 drivers
v0x7fffdc125bf0_0 .net "countEn", 0 0, L_0x7fffdc14f5c0;  1 drivers
S_0x7fffdc0b2c30 .scope module, "HI" "counterReg" 7 72, 8 11 0, S_0x7fffdc0c3600;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CP";
    .port_info 1 /INPUT 1 "_MR";
    .port_info 2 /INPUT 1 "CEP";
    .port_info 3 /INPUT 1 "CET";
    .port_info 4 /INPUT 1 "_PE";
    .port_info 5 /INPUT 8 "D";
    .port_info 6 /OUTPUT 8 "Q";
    .port_info 7 /OUTPUT 1 "TC";
L_0x7fffdc150c50 .functor BUFT 4, V_0x7fffdc11fd30_0/m, C4<0000>, C4<0000>, C4<0000>;
L_0x7fffdc150d10 .functor BUFT 1, V_0x7fffdc11fe60_0/m, C4<0>, C4<0>, C4<0>;
L_0x7fffdc1511d0 .functor BUFT 4, V_0x7fffdc11ef30_0/m, C4<0000>, C4<0000>, C4<0000>;
L_0x7fffdc151290 .functor BUFT 1, V_0x7fffdc11f060_0/m, C4<0>, C4<0>, C4<0>;
L_0x7fffdc151350 .functor BUFZ 1, L_0x7fffdc14f5c0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc151410 .functor BUFZ 1, L_0x7fffdc150740, C4<0>, C4<0>, C4<0>;
L_0x7fffdc151550 .functor BUFZ 1, L_0x7fffdc14f5c0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc1515c0 .functor BUFZ 1, L_0x7fffdc150d10, C4<0>, C4<0>, C4<0>;
L_0x7fffdc151a30 .functor BUFZ 1, L_0x7fffdc151290, C4<0>, C4<0>, C4<0>;
v0x7fffdc120600_0 .net "CEP", 0 0, L_0x7fffdc14f5c0;  alias, 1 drivers
v0x7fffdc1206e0_0 .net "CEPhi", 0 0, L_0x7fffdc151550;  1 drivers
v0x7fffdc1207d0_0 .net "CEPlo", 0 0, L_0x7fffdc151350;  1 drivers
v0x7fffdc1208d0_0 .net "CET", 0 0, L_0x7fffdc150740;  alias, 1 drivers
v0x7fffdc120970_0 .net "CEThi", 0 0, L_0x7fffdc1515c0;  1 drivers
v0x7fffdc120a10_0 .net "CETlo", 0 0, L_0x7fffdc151410;  1 drivers
v0x7fffdc120ae0_0 .net "CP", 0 0, L_0x7fffdc14d730;  alias, 1 drivers
v0x7fffdc120bd0_0 .net "D", 7 0, L_0x7fffdc14f4b0;  alias, 1 drivers
v0x7fffdc120c70_0 .net "Dhi", 3 0, L_0x7fffdc151850;  1 drivers
v0x7fffdc120da0_0 .net "Dlo", 3 0, L_0x7fffdc1516d0;  1 drivers
v0x7fffdc120e70_0 .net "Q", 7 0, L_0x7fffdc1518f0;  alias, 1 drivers
v0x7fffdc120f10_0 .net "Qhi", 3 0, L_0x7fffdc1511d0;  1 drivers
v0x7fffdc120fd0_0 .net "Qlo", 3 0, L_0x7fffdc150c50;  1 drivers
v0x7fffdc1210b0_0 .net "TC", 0 0, L_0x7fffdc151a30;  1 drivers
v0x7fffdc121170_0 .net "TChi", 0 0, L_0x7fffdc151290;  1 drivers
v0x7fffdc121230_0 .net "TClo", 0 0, L_0x7fffdc150d10;  1 drivers
v0x7fffdc1212f0_0 .net "_MR", 0 0, L_0x7fffdc14c5a0;  alias, 1 drivers
v0x7fffdc1214a0_0 .net "_PE", 0 0, L_0x7f6bc3a60450;  alias, 1 drivers
L_0x7fffdc1516d0 .part L_0x7fffdc14f4b0, 0, 4;
L_0x7fffdc151850 .part L_0x7fffdc14f4b0, 4, 4;
L_0x7fffdc1518f0 .concat [ 4 4 0 0], L_0x7fffdc150c50, L_0x7fffdc1511d0;
S_0x7fffdc11e780 .scope module, "HI4" "hct74163" 8 49, 9 9 0, S_0x7fffdc0b2c30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CP";
    .port_info 1 /INPUT 1 "_MR";
    .port_info 2 /INPUT 1 "CEP";
    .port_info 3 /INPUT 1 "CET";
    .port_info 4 /INPUT 1 "_PE";
    .port_info 5 /INPUT 4 "D";
    .port_info 6 /OUTPUT 4 "Q";
    .port_info 7 /OUTPUT 1 "TC";
P_0x7fffdc11e980 .param/str "NAME" 0 9 22, "74163";
L_0x7fffdc150dd0/d .functor BUFZ 4, v0x7fffdc11f440_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7fffdc150dd0 .delay 4 (200,200,200) L_0x7fffdc150dd0/d;
L_0x7fffdc151020/d .functor AND 1, L_0x7fffdc150ee0, L_0x7fffdc1515c0, C4<1>, C4<1>;
L_0x7fffdc151020 .delay 1 (250,250,250) L_0x7fffdc151020/d;
v0x7fffdc11ebe0_0 .net "CEP", 0 0, L_0x7fffdc151550;  alias, 1 drivers
v0x7fffdc11ecc0_0 .net "CET", 0 0, L_0x7fffdc1515c0;  alias, 1 drivers
v0x7fffdc11ed80_0 .net "CP", 0 0, L_0x7fffdc14d730;  alias, 1 drivers
v0x7fffdc11ee50_0 .net "D", 3 0, L_0x7fffdc151850;  alias, 1 drivers
v0x7fffdc11ef30_0 .net "Q", 3 0, V_0x7fffdc11ef30_0/m;  1 drivers
v0x7fffdc11f060_0 .net "TC", 0 0, V_0x7fffdc11f060_0/m;  1 drivers
v0x7fffdc11f120_0 .net "_MR", 0 0, L_0x7fffdc14c5a0;  alias, 1 drivers
v0x7fffdc11f1e0_0 .net "_PE", 0 0, L_0x7f6bc3a60450;  alias, 1 drivers
L_0x7f6bc3a608d0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x7fffdc11f2a0_0 .net/2u *"_ivl_2", 3 0, L_0x7f6bc3a608d0;  1 drivers
v0x7fffdc11f380_0 .net *"_ivl_4", 0 0, L_0x7fffdc150ee0;  1 drivers
v0x7fffdc11f440_0 .var "count", 3 0;
E_0x7fffdc11eb60 .event posedge, v0x7fffdc11ed80_0;
L_0x7fffdc150ee0 .cmp/eq 4, v0x7fffdc11f440_0, L_0x7f6bc3a608d0;
S_0x7fffdc11f6b0 .scope module, "LO4" "hct74163" 8 36, 9 9 0, S_0x7fffdc0b2c30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CP";
    .port_info 1 /INPUT 1 "_MR";
    .port_info 2 /INPUT 1 "CEP";
    .port_info 3 /INPUT 1 "CET";
    .port_info 4 /INPUT 1 "_PE";
    .port_info 5 /INPUT 4 "D";
    .port_info 6 /OUTPUT 4 "Q";
    .port_info 7 /OUTPUT 1 "TC";
P_0x7fffdc11f860 .param/str "NAME" 0 9 22, "74163";
L_0x7fffdc150850/d .functor BUFZ 4, v0x7fffdc120280_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7fffdc150850 .delay 4 (200,200,200) L_0x7fffdc150850/d;
L_0x7fffdc150aa0/d .functor AND 1, L_0x7fffdc150960, L_0x7fffdc151410, C4<1>, C4<1>;
L_0x7fffdc150aa0 .delay 1 (250,250,250) L_0x7fffdc150aa0/d;
v0x7fffdc11fa20_0 .net "CEP", 0 0, L_0x7fffdc151350;  alias, 1 drivers
v0x7fffdc11fb00_0 .net "CET", 0 0, L_0x7fffdc151410;  alias, 1 drivers
v0x7fffdc11fbc0_0 .net "CP", 0 0, L_0x7fffdc14d730;  alias, 1 drivers
v0x7fffdc11fc90_0 .net "D", 3 0, L_0x7fffdc1516d0;  alias, 1 drivers
v0x7fffdc11fd30_0 .net "Q", 3 0, V_0x7fffdc11fd30_0/m;  1 drivers
v0x7fffdc11fe60_0 .net "TC", 0 0, V_0x7fffdc11fe60_0/m;  1 drivers
v0x7fffdc11ff20_0 .net "_MR", 0 0, L_0x7fffdc14c5a0;  alias, 1 drivers
v0x7fffdc11ffc0_0 .net "_PE", 0 0, L_0x7f6bc3a60450;  alias, 1 drivers
L_0x7f6bc3a60888 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x7fffdc120090_0 .net/2u *"_ivl_2", 3 0, L_0x7f6bc3a60888;  1 drivers
v0x7fffdc1201c0_0 .net *"_ivl_4", 0 0, L_0x7fffdc150960;  1 drivers
v0x7fffdc120280_0 .var "count", 3 0;
L_0x7fffdc150960 .cmp/eq 4, v0x7fffdc120280_0, L_0x7f6bc3a60888;
S_0x7fffdc1216e0 .scope module, "LO" "counterReg" 7 59, 8 11 0, S_0x7fffdc0c3600;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CP";
    .port_info 1 /INPUT 1 "_MR";
    .port_info 2 /INPUT 1 "CEP";
    .port_info 3 /INPUT 1 "CET";
    .port_info 4 /INPUT 1 "_PE";
    .port_info 5 /INPUT 8 "D";
    .port_info 6 /OUTPUT 8 "Q";
    .port_info 7 /OUTPUT 1 "TC";
L_0x7fffdc14fa30 .functor BUFT 4, V_0x7fffdc122fe0_0/m, C4<0000>, C4<0000>, C4<0000>;
L_0x7fffdc14faf0 .functor BUFT 1, V_0x7fffdc1230c0_0/m, C4<0>, C4<0>, C4<0>;
L_0x7fffdc14ffb0 .functor BUFT 4, V_0x7fffdc122070_0/m, C4<0000>, C4<0000>, C4<0000>;
L_0x7fffdc150070 .functor BUFT 1, V_0x7fffdc1221a0_0/m, C4<0>, C4<0>, C4<0>;
L_0x7fffdc150130 .functor BUFZ 1, L_0x7fffdc14f5c0, C4<0>, C4<0>, C4<0>;
L_0x7f6bc3a60840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fffdc1501f0 .functor BUFZ 1, L_0x7f6bc3a60840, C4<0>, C4<0>, C4<0>;
L_0x7fffdc1502a0 .functor BUFZ 1, L_0x7fffdc14f5c0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc150310 .functor BUFZ 1, L_0x7fffdc14faf0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc150740 .functor BUFZ 1, L_0x7fffdc150070, C4<0>, C4<0>, C4<0>;
v0x7fffdc1238e0_0 .net "CEP", 0 0, L_0x7fffdc14f5c0;  alias, 1 drivers
v0x7fffdc1239a0_0 .net "CEPhi", 0 0, L_0x7fffdc1502a0;  1 drivers
v0x7fffdc123a70_0 .net "CEPlo", 0 0, L_0x7fffdc150130;  1 drivers
v0x7fffdc123b70_0 .net "CET", 0 0, L_0x7f6bc3a60840;  1 drivers
v0x7fffdc123c10_0 .net "CEThi", 0 0, L_0x7fffdc150310;  1 drivers
v0x7fffdc123cb0_0 .net "CETlo", 0 0, L_0x7fffdc1501f0;  1 drivers
v0x7fffdc123d80_0 .net "CP", 0 0, L_0x7fffdc14d730;  alias, 1 drivers
v0x7fffdc123e20_0 .net "D", 7 0, o0x7f6bc3ab0498;  alias, 0 drivers
v0x7fffdc123ec0_0 .net "Dhi", 3 0, L_0x7fffdc150510;  1 drivers
v0x7fffdc123ff0_0 .net "Dlo", 3 0, L_0x7fffdc150420;  1 drivers
v0x7fffdc1240c0_0 .net "Q", 7 0, L_0x7fffdc150600;  alias, 1 drivers
v0x7fffdc124160_0 .net "Qhi", 3 0, L_0x7fffdc14ffb0;  1 drivers
v0x7fffdc124200_0 .net "Qlo", 3 0, L_0x7fffdc14fa30;  1 drivers
v0x7fffdc1242e0_0 .net "TC", 0 0, L_0x7fffdc150740;  alias, 1 drivers
v0x7fffdc1243b0_0 .net "TChi", 0 0, L_0x7fffdc150070;  1 drivers
v0x7fffdc124450_0 .net "TClo", 0 0, L_0x7fffdc14faf0;  1 drivers
v0x7fffdc124510_0 .net "_MR", 0 0, L_0x7fffdc14c5a0;  alias, 1 drivers
v0x7fffdc1246c0_0 .net "_PE", 0 0, L_0x7fffdc14f2e0;  alias, 1 drivers
L_0x7fffdc150420 .part o0x7f6bc3ab0498, 0, 4;
L_0x7fffdc150510 .part o0x7f6bc3ab0498, 4, 4;
L_0x7fffdc150600 .concat [ 4 4 0 0], L_0x7fffdc14fa30, L_0x7fffdc14ffb0;
S_0x7fffdc1219b0 .scope module, "HI4" "hct74163" 8 49, 9 9 0, S_0x7fffdc1216e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CP";
    .port_info 1 /INPUT 1 "_MR";
    .port_info 2 /INPUT 1 "CEP";
    .port_info 3 /INPUT 1 "CET";
    .port_info 4 /INPUT 1 "_PE";
    .port_info 5 /INPUT 4 "D";
    .port_info 6 /OUTPUT 4 "Q";
    .port_info 7 /OUTPUT 1 "TC";
P_0x7fffdc121b90 .param/str "NAME" 0 9 22, "74163";
L_0x7fffdc14fbb0/d .functor BUFZ 4, v0x7fffdc122560_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7fffdc14fbb0 .delay 4 (200,200,200) L_0x7fffdc14fbb0/d;
L_0x7fffdc14fe00/d .functor AND 1, L_0x7fffdc14fcc0, L_0x7fffdc150310, C4<1>, C4<1>;
L_0x7fffdc14fe00 .delay 1 (250,250,250) L_0x7fffdc14fe00/d;
v0x7fffdc121d70_0 .net "CEP", 0 0, L_0x7fffdc1502a0;  alias, 1 drivers
v0x7fffdc121e50_0 .net "CET", 0 0, L_0x7fffdc150310;  alias, 1 drivers
v0x7fffdc121f10_0 .net "CP", 0 0, L_0x7fffdc14d730;  alias, 1 drivers
v0x7fffdc121fb0_0 .net "D", 3 0, L_0x7fffdc150510;  alias, 1 drivers
v0x7fffdc122070_0 .net "Q", 3 0, V_0x7fffdc122070_0/m;  1 drivers
v0x7fffdc1221a0_0 .net "TC", 0 0, V_0x7fffdc1221a0_0/m;  1 drivers
v0x7fffdc122260_0 .net "_MR", 0 0, L_0x7fffdc14c5a0;  alias, 1 drivers
v0x7fffdc122300_0 .net "_PE", 0 0, L_0x7fffdc14f2e0;  alias, 1 drivers
L_0x7f6bc3a607f8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x7fffdc1223c0_0 .net/2u *"_ivl_2", 3 0, L_0x7f6bc3a607f8;  1 drivers
v0x7fffdc1224a0_0 .net *"_ivl_4", 0 0, L_0x7fffdc14fcc0;  1 drivers
v0x7fffdc122560_0 .var "count", 3 0;
L_0x7fffdc14fcc0 .cmp/eq 4, v0x7fffdc122560_0, L_0x7f6bc3a607f8;
S_0x7fffdc1228e0 .scope module, "LO4" "hct74163" 8 36, 9 9 0, S_0x7fffdc1216e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CP";
    .port_info 1 /INPUT 1 "_MR";
    .port_info 2 /INPUT 1 "CEP";
    .port_info 3 /INPUT 1 "CET";
    .port_info 4 /INPUT 1 "_PE";
    .port_info 5 /INPUT 4 "D";
    .port_info 6 /OUTPUT 4 "Q";
    .port_info 7 /OUTPUT 1 "TC";
P_0x7fffdc122a90 .param/str "NAME" 0 9 22, "74163";
L_0x7fffdc14f630/d .functor BUFZ 4, v0x7fffdc123560_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7fffdc14f630 .delay 4 (200,200,200) L_0x7fffdc14f630/d;
L_0x7fffdc14f880/d .functor AND 1, L_0x7fffdc14f740, L_0x7fffdc1501f0, C4<1>, C4<1>;
L_0x7fffdc14f880 .delay 1 (250,250,250) L_0x7fffdc14f880/d;
v0x7fffdc122c50_0 .net "CEP", 0 0, L_0x7fffdc150130;  alias, 1 drivers
v0x7fffdc122d30_0 .net "CET", 0 0, L_0x7fffdc1501f0;  alias, 1 drivers
v0x7fffdc122df0_0 .net "CP", 0 0, L_0x7fffdc14d730;  alias, 1 drivers
v0x7fffdc122f20_0 .net "D", 3 0, L_0x7fffdc150420;  alias, 1 drivers
v0x7fffdc122fe0_0 .net "Q", 3 0, V_0x7fffdc122fe0_0/m;  1 drivers
v0x7fffdc1230c0_0 .net "TC", 0 0, V_0x7fffdc1230c0_0/m;  1 drivers
v0x7fffdc123180_0 .net "_MR", 0 0, L_0x7fffdc14c5a0;  alias, 1 drivers
v0x7fffdc1232b0_0 .net "_PE", 0 0, L_0x7fffdc14f2e0;  alias, 1 drivers
L_0x7f6bc3a607b0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x7fffdc123350_0 .net/2u *"_ivl_2", 3 0, L_0x7f6bc3a607b0;  1 drivers
v0x7fffdc1234a0_0 .net *"_ivl_4", 0 0, L_0x7fffdc14f740;  1 drivers
v0x7fffdc123560_0 .var "count", 3 0;
L_0x7fffdc14f740 .cmp/eq 4, v0x7fffdc123560_0, L_0x7f6bc3a607b0;
S_0x7fffdc1248b0 .scope module, "PCHiTmpReg" "hct74377" 7 35, 6 10 0, S_0x7fffdc0c3600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "_EN";
    .port_info 1 /INPUT 1 "CP";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
P_0x7fffdc123f60 .param/l "LOG" 0 6 10, +C4<00000000000000000000000000000000>;
P_0x7fffdc123fa0 .param/l "WIDTH" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x7fffdc14f4b0/d .functor BUFZ 8, v0x7fffdc124e60_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffdc14f4b0 .delay 8 (140,140,140) L_0x7fffdc14f4b0/d;
v0x7fffdc124c00_0 .net "CP", 0 0, L_0x7fffdc14d730;  alias, 1 drivers
v0x7fffdc124ca0_0 .net "D", 7 0, o0x7f6bc3ab0498;  alias, 0 drivers
v0x7fffdc124d60_0 .net "Q", 7 0, L_0x7fffdc14f4b0;  alias, 1 drivers
v0x7fffdc124e60_0 .var "Q_current", 7 0;
v0x7fffdc124f20_0 .net "_EN", 0 0, L_0x7f6bc3a60498;  alias, 1 drivers
S_0x7fffdc1250b0 .scope generate, "genblk1" "genblk1" 7 86, 7 86 0, S_0x7fffdc0c3600;
 .timescale -9 -10;
E_0x7fffdc125290/0 .event edge, v0x7fffdc120e70_0, v0x7fffdc1240c0_0, v0x7fffdc120bd0_0, v0x7fffdc11ed80_0;
E_0x7fffdc125290/1 .event edge, v0x7fffdc11f120_0, v0x7fffdc120600_0, v0x7fffdc125980_0, v0x7fffdc11f1e0_0;
E_0x7fffdc125290/2 .event edge, v0x7fffdc122300_0, v0x7fffdc124f20_0, v0x7fffdc11dab0_0;
E_0x7fffdc125290 .event/or E_0x7fffdc125290/0, E_0x7fffdc125290/1, E_0x7fffdc125290/2;
S_0x7fffdc125dc0 .scope function.vec4.s1, "SEQ" "SEQ" 5 82, 5 82 0, S_0x7fffdc0cd800;
 .timescale -9 -9;
; Variable SEQ is vec4 return value of scope S_0x7fffdc125dc0
v0x7fffdc126080_0 .var "x", 0 0;
TD_test.SEQ ;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x7fffdc126080_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %pad/s 1;
    %ret/vec4 0, 0, 1;  Assign to SEQ (store_vec4_to_lval)
    %end;
S_0x7fffdc126140 .scope module, "ctrl" "control" 5 100, 10 26 0, S_0x7fffdc0cd800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "_mr";
    .port_info 2 /INPUT 8 "rom_hi";
    .port_info 3 /INPUT 10 "seq";
    .port_info 4 /INPUT 1 "phaseFetch";
    .port_info 5 /INPUT 1 "phaseDecode";
    .port_info 6 /INPUT 1 "phaseExec";
    .port_info 7 /INPUT 1 "_phaseFetch";
    .port_info 8 /OUTPUT 1 "_addrmode_pc";
    .port_info 9 /OUTPUT 1 "_addrmode_register";
    .port_info 10 /OUTPUT 1 "_addrmode_immediate";
    .port_info 11 /OUTPUT 4 "rbus_dev";
    .port_info 12 /OUTPUT 4 "lbus_dev";
    .port_info 13 /OUTPUT 5 "targ_dev";
    .port_info 14 /OUTPUT 5 "aluop";
P_0x7fffdc126320 .param/l "LOG" 0 10 26, +C4<00000000000000000000000000000001>;
L_0x7fffdc14ee80 .functor BUFZ 1, L_0x7fffdc14d7f0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc14eef0 .functor OR 1, L_0x7fffdc14d900, L_0x7fffdc14db70, C4<0>, C4<0>;
L_0x7fffdc14f160 .functor OR 1, L_0x7fffdc14ef60, L_0x7fffdc14eb30, C4<0>, C4<0>;
L_0x7fffdc14f220 .functor OR 1, L_0x7fffdc14ef60, L_0x7fffdc14ec30, C4<0>, C4<0>;
v0x7fffdc1266e0_0 .net "_addr_mode", 0 0, L_0x7fffdc14ec30;  1 drivers
v0x7fffdc1267c0_0 .net "_addrmode_immediate", 0 0, L_0x7fffdc14f220;  alias, 1 drivers
v0x7fffdc126880_0 .net "_addrmode_pc", 0 0, L_0x7fffdc14ee80;  alias, 1 drivers
v0x7fffdc126920_0 .net "_addrmode_register", 0 0, L_0x7fffdc14f160;  alias, 1 drivers
L_0x7f6bc3a60570 .functor BUFT 1, C4<000000000110011001100101011101000110001101101000>, C4<0>, C4<0>, C4<0>;
v0x7fffdc1269e0_0 .net/2u *"_ivl_0", 47 0, L_0x7f6bc3a60570;  1 drivers
v0x7fffdc126b10_0 .net *"_ivl_10", 47 0, L_0x7fffdc14e120;  1 drivers
v0x7fffdc126bf0_0 .net *"_ivl_15", 0 0, L_0x7fffdc14e4b0;  1 drivers
L_0x7f6bc3a60690 .functor BUFT 1, C4<000000000111000001100011>, C4<0>, C4<0>, C4<0>;
v0x7fffdc126cb0_0 .net/2u *"_ivl_16", 23 0, L_0x7f6bc3a60690;  1 drivers
v0x7fffdc126d90_0 .net *"_ivl_19", 0 0, L_0x7fffdc14e550;  1 drivers
L_0x7f6bc3a605b8 .functor BUFT 1, C4<011001000110010101100011011011110110010001100101>, C4<0>, C4<0>, C4<0>;
v0x7fffdc126e50_0 .net/2u *"_ivl_2", 47 0, L_0x7f6bc3a605b8;  1 drivers
L_0x7f6bc3a606d8 .functor BUFT 1, C4<011100100110010101100111>, C4<0>, C4<0>, C4<0>;
v0x7fffdc126f30_0 .net/2u *"_ivl_20", 23 0, L_0x7f6bc3a606d8;  1 drivers
v0x7fffdc127010_0 .net *"_ivl_23", 0 0, L_0x7fffdc14e5f0;  1 drivers
L_0x7f6bc3a60720 .functor BUFT 1, C4<011010010110110101101101>, C4<0>, C4<0>, C4<0>;
v0x7fffdc1270d0_0 .net/2u *"_ivl_24", 23 0, L_0x7f6bc3a60720;  1 drivers
L_0x7f6bc3a60768 .functor BUFT 1, C4<001011010010110100101101>, C4<0>, C4<0>, C4<0>;
v0x7fffdc1271b0_0 .net/2u *"_ivl_26", 23 0, L_0x7f6bc3a60768;  1 drivers
v0x7fffdc127290_0 .net *"_ivl_28", 23 0, L_0x7fffdc14e6d0;  1 drivers
v0x7fffdc127370_0 .net *"_ivl_30", 23 0, L_0x7fffdc14e7c0;  1 drivers
L_0x7f6bc3a60600 .functor BUFT 1, C4<000000000000000001100101011110000110010101100011>, C4<0>, C4<0>, C4<0>;
v0x7fffdc127450_0 .net/2u *"_ivl_4", 47 0, L_0x7f6bc3a60600;  1 drivers
v0x7fffdc127640_0 .net *"_ivl_40", 0 0, L_0x7fffdc14eef0;  1 drivers
L_0x7f6bc3a60648 .functor BUFT 1, C4<000000000000000000000000001011010010110100101101>, C4<0>, C4<0>, C4<0>;
v0x7fffdc127720_0 .net/2u *"_ivl_6", 47 0, L_0x7f6bc3a60648;  1 drivers
v0x7fffdc127800_0 .net *"_ivl_8", 47 0, L_0x7fffdc14ded0;  1 drivers
v0x7fffdc1278e0_0 .net "_mr", 0 0, L_0x7fffdc14c5a0;  alias, 1 drivers
v0x7fffdc127980_0 .net "_phaseFetch", 0 0, L_0x7fffdc14d7f0;  alias, 1 drivers
v0x7fffdc127a40_0 .net "_programPhase", 0 0, L_0x7fffdc14ef60;  1 drivers
v0x7fffdc127b00_0 .net "aAddrMode", 23 0, L_0x7fffdc14e9a0;  1 drivers
v0x7fffdc127be0_0 .net "addr_mode", 0 0, L_0x7fffdc14eb30;  1 drivers
v0x7fffdc127ca0_0 .net "aluop", 4 0, o0x7f6bc3ab21a8;  alias, 0 drivers
v0x7fffdc127d80_0 .net "clk", 0 0, v0x7fffdc13a0e0_0;  alias, 1 drivers
v0x7fffdc127e20_0 .net "lbus_dev", 3 0, o0x7f6bc3ab21d8;  alias, 0 drivers
v0x7fffdc127f00_0 .net "phaseDecode", 0 0, L_0x7fffdc14d900;  alias, 1 drivers
v0x7fffdc127fc0_0 .net "phaseExec", 0 0, L_0x7fffdc14db70;  alias, 1 drivers
v0x7fffdc128080_0 .net "phaseFetch", 0 0, L_0x7fffdc14d730;  alias, 1 drivers
v0x7fffdc128230_0 .net "rbus_dev", 3 0, o0x7f6bc3ab2268;  alias, 0 drivers
v0x7fffdc128310_0 .net "rom_hi", 7 0, L_0x7fffdc152170;  1 drivers
v0x7fffdc128600_0 .net "sPhase", 47 0, L_0x7fffdc14e370;  1 drivers
v0x7fffdc1286e0_0 .net "seq", 9 0, L_0x7fffdc14cd50;  alias, 1 drivers
v0x7fffdc1287c0_0 .net "targ_dev", 4 0, o0x7f6bc3ab2328;  alias, 0 drivers
L_0x7fffdc14ded0 .functor MUXZ 48, L_0x7f6bc3a60648, L_0x7f6bc3a60600, L_0x7fffdc14db70, C4<>;
L_0x7fffdc14e120 .functor MUXZ 48, L_0x7fffdc14ded0, L_0x7f6bc3a605b8, L_0x7fffdc14d900, C4<>;
L_0x7fffdc14e370 .functor MUXZ 48, L_0x7fffdc14e120, L_0x7f6bc3a60570, L_0x7fffdc14d730, C4<>;
L_0x7fffdc14e4b0 .reduce/nor L_0x7fffdc14ee80;
L_0x7fffdc14e550 .reduce/nor L_0x7fffdc14f160;
L_0x7fffdc14e5f0 .reduce/nor L_0x7fffdc14f220;
L_0x7fffdc14e6d0 .functor MUXZ 24, L_0x7f6bc3a60768, L_0x7f6bc3a60720, L_0x7fffdc14e5f0, C4<>;
L_0x7fffdc14e7c0 .functor MUXZ 24, L_0x7fffdc14e6d0, L_0x7f6bc3a606d8, L_0x7fffdc14e550, C4<>;
L_0x7fffdc14e9a0 .functor MUXZ 24, L_0x7fffdc14e7c0, L_0x7f6bc3a60690, L_0x7fffdc14e4b0, C4<>;
L_0x7fffdc14eb30 .part L_0x7fffdc152170, 7, 1;
L_0x7fffdc14ec30 .delay 1 (100,100,100) L_0x7fffdc14ec30/d;
L_0x7fffdc14ec30/d .reduce/nor L_0x7fffdc14eb30;
L_0x7fffdc14ef60 .delay 1 (100,100,100) L_0x7fffdc14ef60/d;
L_0x7fffdc14ef60/d .reduce/nor L_0x7fffdc14eef0;
S_0x7fffdc126450 .scope generate, "genblk1" "genblk1" 10 71, 10 71 0, S_0x7fffdc126140;
 .timescale -9 -9;
E_0x7fffdc126650 .event edge, v0x7fffdc128310_0, v0x7fffdc1286e0_0, v0x7fffdc128600_0, v0x7fffdc127b00_0;
S_0x7fffdc128a80 .scope module, "marhi_bufl" "hct74245" 5 161, 11 11 0, S_0x7fffdc0cd800;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "dir";
    .port_info 1 /INPUT 1 "nOE";
    .port_info 2 /INOUT 8 "A";
    .port_info 3 /INOUT 8 "B";
P_0x7fffdc122e90 .param/l "LOG" 0 11 18, +C4<00000000000000000000000000000000>;
P_0x7fffdc122ed0 .param/l "NAME" 0 11 17, C4<000000000000000000000000000000000000000000011011100110100001100100011010000110101>;
o0x7f6bc3ab26e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0x7fffdc155040 .functor BUFT 8, o0x7f6bc3ab26e8, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffdc155100 .functor BUFT 8, p0x7f6bc3ab2628, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffdc128d00_0 .net8 "A", 7 0, p0x7f6bc3ab2628;  1 drivers, strength-aware
v0x7fffdc128e00_0 .net8 "B", 7 0, p0x7f6bc3ab2658;  1 drivers, strength-aware
o0x7f6bc3ab2688 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffdc128ee0_0 name=_ivl_0
v0x7fffdc128fa0_0 .net *"_ivl_12", 7 0, L_0x7fffdc155100;  1 drivers
; Elide local net with no drivers, v0x7fffdc129080_0 name=_ivl_2
v0x7fffdc1291b0_0 .net *"_ivl_4", 7 0, L_0x7fffdc155040;  1 drivers
o0x7f6bc3ab2748 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffdc129290_0 name=_ivl_8
L_0x7f6bc3a60c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffdc129370_0 .net "dir", 0 0, L_0x7f6bc3a60c30;  1 drivers
v0x7fffdc129430_0 .net "nOE", 0 0, v0x7fffdc139380_0;  1 drivers
L_0x7fffdc154080 .functor MUXZ 8, L_0x7fffdc155040, o0x7f6bc3ab2688, v0x7fffdc139380_0, C4<>;
L_0x7fffdc1541a0 .functor MUXZ 8, L_0x7fffdc155100, o0x7f6bc3ab2748, v0x7fffdc139380_0, C4<>;
S_0x7fffdc129890 .scope module, "marhi_bufr" "hct74245" 5 163, 11 11 0, S_0x7fffdc0cd800;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "dir";
    .port_info 1 /INPUT 1 "nOE";
    .port_info 2 /INOUT 8 "A";
    .port_info 3 /INOUT 8 "B";
P_0x7fffdc129a20 .param/l "LOG" 0 11 18, +C4<00000000000000000000000000000000>;
P_0x7fffdc129a60 .param/l "NAME" 0 11 17, C4<000000000000000000000000000000000000000000011011100110100001100100011010000110101>;
o0x7f6bc3ab2958 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0x7fffdc155340 .functor BUFT 8, o0x7f6bc3ab2958, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffdc155400 .functor BUFT 8, p0x7f6bc3ab2898, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffdc129c70_0 .net8 "A", 7 0, p0x7f6bc3ab2898;  1 drivers, strength-aware
v0x7fffdc129d70_0 .net8 "B", 7 0, p0x7f6bc3ab28c8;  1 drivers, strength-aware
o0x7f6bc3ab28f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffdc129e50_0 name=_ivl_0
v0x7fffdc129f40_0 .net *"_ivl_12", 7 0, L_0x7fffdc155400;  1 drivers
; Elide local net with no drivers, v0x7fffdc12a020_0 name=_ivl_2
v0x7fffdc12a150_0 .net *"_ivl_4", 7 0, L_0x7fffdc155340;  1 drivers
o0x7f6bc3ab29b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffdc12a230_0 name=_ivl_8
L_0x7f6bc3a60cc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffdc12a310_0 .net "dir", 0 0, L_0x7f6bc3a60cc0;  1 drivers
v0x7fffdc12a3d0_0 .net "nOE", 0 0, v0x7fffdc139bc0_0;  1 drivers
L_0x7fffdc154940 .functor MUXZ 8, L_0x7fffdc155340, o0x7f6bc3ab28f8, v0x7fffdc139bc0_0, C4<>;
L_0x7fffdc154a30 .functor MUXZ 8, L_0x7fffdc155400, o0x7f6bc3ab29b8, v0x7fffdc139bc0_0, C4<>;
S_0x7fffdc12a830 .scope module, "marlo_bufl" "hct74245" 5 160, 11 11 0, S_0x7fffdc0cd800;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "dir";
    .port_info 1 /INPUT 1 "nOE";
    .port_info 2 /INOUT 8 "A";
    .port_info 3 /INOUT 8 "B";
P_0x7fffdc12aa50 .param/l "LOG" 0 11 18, +C4<00000000000000000000000000000000>;
P_0x7fffdc12aa90 .param/l "NAME" 0 11 17, C4<000000000000000000000000000000000000000000011011100110100001100100011010000110101>;
o0x7f6bc3ab2bc8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0x7fffdc154ec0 .functor BUFT 8, o0x7f6bc3ab2bc8, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffdc154f80 .functor BUFT 8, p0x7f6bc3ab2b08, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffdc12aca0_0 .net8 "A", 7 0, p0x7f6bc3ab2b08;  1 drivers, strength-aware
v0x7fffdc12ada0_0 .net8 "B", 7 0, p0x7f6bc3ab2b38;  1 drivers, strength-aware
o0x7f6bc3ab2b68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffdc12ae80_0 name=_ivl_0
v0x7fffdc12af70_0 .net *"_ivl_12", 7 0, L_0x7fffdc154f80;  1 drivers
; Elide local net with no drivers, v0x7fffdc12b050_0 name=_ivl_2
v0x7fffdc12b130_0 .net *"_ivl_4", 7 0, L_0x7fffdc154ec0;  1 drivers
o0x7f6bc3ab2c28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffdc12b210_0 name=_ivl_8
L_0x7f6bc3a60be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffdc12b2f0_0 .net "dir", 0 0, L_0x7f6bc3a60be8;  1 drivers
v0x7fffdc12b3b0_0 .net "nOE", 0 0, v0x7fffdc139420_0;  1 drivers
L_0x7fffdc153be0 .functor MUXZ 8, L_0x7fffdc154ec0, o0x7f6bc3ab2b68, v0x7fffdc139420_0, C4<>;
L_0x7fffdc153d30 .functor MUXZ 8, L_0x7fffdc154f80, o0x7f6bc3ab2c28, v0x7fffdc139420_0, C4<>;
S_0x7fffdc12b810 .scope module, "marlo_bufr" "hct74245" 5 162, 11 11 0, S_0x7fffdc0cd800;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "dir";
    .port_info 1 /INPUT 1 "nOE";
    .port_info 2 /INOUT 8 "A";
    .port_info 3 /INOUT 8 "B";
P_0x7fffdc12b9a0 .param/l "LOG" 0 11 18, +C4<00000000000000000000000000000000>;
P_0x7fffdc12b9e0 .param/l "NAME" 0 11 17, C4<000000000000000000000000000000000000000000011011100110100001100100011010000110101>;
o0x7f6bc3ab2e38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0x7fffdc1551c0 .functor BUFT 8, o0x7f6bc3ab2e38, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffdc155280 .functor BUFT 8, p0x7f6bc3ab2d78, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffdc12bbf0_0 .net8 "A", 7 0, p0x7f6bc3ab2d78;  1 drivers, strength-aware
v0x7fffdc12bcf0_0 .net8 "B", 7 0, p0x7f6bc3ab2da8;  1 drivers, strength-aware
o0x7f6bc3ab2dd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffdc12bdd0_0 name=_ivl_0
v0x7fffdc12bec0_0 .net *"_ivl_12", 7 0, L_0x7fffdc155280;  1 drivers
; Elide local net with no drivers, v0x7fffdc12bfa0_0 name=_ivl_2
v0x7fffdc12c0d0_0 .net *"_ivl_4", 7 0, L_0x7fffdc1551c0;  1 drivers
o0x7f6bc3ab2e98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffdc12c1b0_0 name=_ivl_8
L_0x7f6bc3a60c78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffdc12c290_0 .net "dir", 0 0, L_0x7f6bc3a60c78;  1 drivers
v0x7fffdc12c350_0 .net "nOE", 0 0, v0x7fffdc139c90_0;  1 drivers
L_0x7fffdc154590 .functor MUXZ 8, L_0x7fffdc1551c0, o0x7f6bc3ab2dd8, v0x7fffdc139c90_0, C4<>;
L_0x7fffdc154680 .functor MUXZ 8, L_0x7fffdc155280, o0x7f6bc3ab2e98, v0x7fffdc139c90_0, C4<>;
S_0x7fffdc12c7b0 .scope module, "ph" "phaser" 5 86, 12 21 0, S_0x7fffdc0cd800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mr";
    .port_info 2 /OUTPUT 10 "seq";
    .port_info 3 /OUTPUT 1 "_phaseFetch";
    .port_info 4 /OUTPUT 1 "phaseFetch";
    .port_info 5 /OUTPUT 1 "phaseDecode";
    .port_info 6 /OUTPUT 1 "phaseExec";
P_0x7fffdc12c940 .param/l "LOG" 0 12 21, +C4<00000000000000000000000000000001>;
L_0x7fffdc14d060 .functor OR 1, L_0x7fffdc14c410, L_0x7fffdc14cfc0, C4<0>, C4<0>;
L_0x7fffdc14d340 .functor OR 1, L_0x7fffdc14c410, L_0x7fffdc14d2a0, C4<0>, C4<0>;
L_0x7fffdc14d620 .functor OR 1, L_0x7fffdc14c410, L_0x7fffdc14d540, C4<0>, C4<0>;
v0x7fffdc12ef80_0 .net "_co", 0 0, L_0x7fffdc14cbc0;  1 drivers
v0x7fffdc12f040_0 .net *"_ivl_11", 0 0, L_0x7fffdc14d2a0;  1 drivers
v0x7fffdc12f100_0 .net *"_ivl_17", 0 0, L_0x7fffdc14d540;  1 drivers
v0x7fffdc12f1f0_0 .net *"_ivl_5", 0 0, L_0x7fffdc14cfc0;  1 drivers
v0x7fffdc12f2d0_0 .net "_phaseFetch", 0 0, L_0x7fffdc14d7f0;  alias, 1 drivers
v0x7fffdc12f410_0 .net "clk", 0 0, v0x7fffdc13a0e0_0;  alias, 1 drivers
v0x7fffdc12f4b0_0 .net "mr", 0 0, L_0x7fffdc14c410;  alias, 1 drivers
v0x7fffdc12f550_0 .net "phaseDecode", 0 0, L_0x7fffdc14d900;  alias, 1 drivers
v0x7fffdc12f5f0_0 .net "phaseDecode_begin", 0 0, L_0x7fffdc14d1b0;  1 drivers
v0x7fffdc12f720_0 .net "phaseDecode_end", 0 0, L_0x7fffdc14d340;  1 drivers
v0x7fffdc12f7c0_0 .net "phaseExec", 0 0, L_0x7fffdc14db70;  alias, 1 drivers
v0x7fffdc12f860_0 .net "phaseExec_begin", 0 0, L_0x7fffdc14d450;  1 drivers
v0x7fffdc12f900_0 .net "phaseExec_end", 0 0, L_0x7fffdc14d620;  1 drivers
v0x7fffdc12f9d0_0 .net "phaseFetch", 0 0, L_0x7fffdc14d730;  alias, 1 drivers
v0x7fffdc12fa70_0 .net "phaseFetch_begin", 0 0, L_0x7fffdc14ced0;  1 drivers
v0x7fffdc12fb40_0 .net "phaseFetch_end", 0 0, L_0x7fffdc14d060;  1 drivers
v0x7fffdc12fc10_0 .net "seq", 9 0, L_0x7fffdc14cd50;  alias, 1 drivers
L_0x7fffdc14ced0 .part L_0x7fffdc14cd50, 0, 1;
L_0x7fffdc14cfc0 .part L_0x7fffdc14cd50, 3, 1;
L_0x7fffdc14d1b0 .part L_0x7fffdc14cd50, 3, 1;
L_0x7fffdc14d2a0 .part L_0x7fffdc14cd50, 7, 1;
L_0x7fffdc14d450 .part L_0x7fffdc14cd50, 7, 1;
L_0x7fffdc14d540 .part L_0x7fffdc14cd50, 8, 1;
S_0x7fffdc12cab0 .scope module, "decade" "hc744017" 12 34, 13 5 0, S_0x7fffdc12c7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cp0";
    .port_info 1 /INPUT 1 "_cp1";
    .port_info 2 /INPUT 1 "mr";
    .port_info 3 /OUTPUT 10 "q";
    .port_info 4 /OUTPUT 1 "_co";
P_0x7fffdc12ccb0 .param/l "LOG" 0 13 6, +C4<00000000000000000000000000000000>;
v0x7fffdc12ce90_0 .net "_co", 0 0, L_0x7fffdc14cbc0;  alias, 1 drivers
L_0x7f6bc3a603c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffdc12cf70_0 .net "_cp1", 0 0, L_0x7f6bc3a603c0;  1 drivers
v0x7fffdc12d030_0 .net *"_ivl_0", 31 0, L_0x7fffdc14cb20;  1 drivers
L_0x7f6bc3a602e8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffdc12d120_0 .net *"_ivl_3", 21 0, L_0x7f6bc3a602e8;  1 drivers
L_0x7f6bc3a60330 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffdc12d200_0 .net/2u *"_ivl_4", 31 0, L_0x7f6bc3a60330;  1 drivers
L_0x7f6bc3a60378 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffdc12d330_0 .net/2s *"_ivl_8", 9 0, L_0x7f6bc3a60378;  1 drivers
v0x7fffdc12d410_0 .net "cp0", 0 0, v0x7fffdc13a0e0_0;  alias, 1 drivers
v0x7fffdc12d4b0_0 .net "mr", 0 0, L_0x7fffdc14c410;  alias, 1 drivers
v0x7fffdc12d570_0 .var "o", 9 0;
v0x7fffdc12d650_0 .net "q", 9 0, L_0x7fffdc14cd50;  alias, 1 drivers
E_0x7fffdc12cdb0 .event edge, v0x7fffdc12d4b0_0;
E_0x7fffdc12ce30/0 .event negedge, v0x7fffdc12cf70_0;
E_0x7fffdc12ce30/1 .event posedge, v0x7fffdc11d9d0_0;
E_0x7fffdc12ce30 .event/or E_0x7fffdc12ce30/0, E_0x7fffdc12ce30/1;
L_0x7fffdc14cb20 .concat [ 10 22 0 0], v0x7fffdc12d570_0, L_0x7f6bc3a602e8;
L_0x7fffdc14cbc0 .cmp/ge 32, L_0x7f6bc3a60330, L_0x7fffdc14cb20;
L_0x7fffdc14cd50 .shift/l 10, L_0x7f6bc3a60378, v0x7fffdc12d570_0;
S_0x7fffdc12d7c0 .scope generate, "genblk1" "genblk1" 12 56, 12 56 0, S_0x7fffdc12c7b0;
 .timescale -9 -9;
E_0x7fffdc12d970/0 .event edge, v0x7fffdc1286e0_0, v0x7fffdc11ed80_0, v0x7fffdc127f00_0, v0x7fffdc127fc0_0;
E_0x7fffdc12d970/1 .event edge, v0x7fffdc12d4b0_0, v0x7fffdc12e030_0, v0x7fffdc12df60_0, v0x7fffdc12e740_0;
E_0x7fffdc12d970/2 .event edge, v0x7fffdc12e670_0, v0x7fffdc12ee50_0, v0x7fffdc12ed80_0;
E_0x7fffdc12d970 .event/or E_0x7fffdc12d970/0, E_0x7fffdc12d970/1, E_0x7fffdc12d970/2;
S_0x7fffdc12da10 .scope module, "phase1" "sr" 12 52, 14 12 0, S_0x7fffdc12c7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "_q";
P_0x7fffdc12dbf0 .param/l "LOG" 0 14 13, +C4<00000000000000000000000000000000>;
L_0x7fffdc14d730/d .functor NOR 1, L_0x7fffdc14d060, L_0x7fffdc14d7f0, C4<0>, C4<0>;
L_0x7fffdc14d730 .delay 1 (90,90,90) L_0x7fffdc14d730/d;
L_0x7fffdc14d7f0/d .functor NOR 1, L_0x7fffdc14ced0, L_0x7fffdc14d730, C4<0>, C4<0>;
L_0x7fffdc14d7f0 .delay 1 (90,90,90) L_0x7fffdc14d7f0/d;
v0x7fffdc12ddf0_0 .net "_q", 0 0, L_0x7fffdc14d7f0;  alias, 1 drivers
v0x7fffdc12dec0_0 .net "q", 0 0, L_0x7fffdc14d730;  alias, 1 drivers
v0x7fffdc12df60_0 .net "r", 0 0, L_0x7fffdc14d060;  alias, 1 drivers
v0x7fffdc12e030_0 .net "s", 0 0, L_0x7fffdc14ced0;  alias, 1 drivers
S_0x7fffdc12e180 .scope module, "phase2" "sr" 12 53, 14 12 0, S_0x7fffdc12c7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "_q";
P_0x7fffdc12e360 .param/l "LOG" 0 14 13, +C4<00000000000000000000000000000000>;
L_0x7fffdc14d900/d .functor NOR 1, L_0x7fffdc14d340, L_0x7fffdc14da10, C4<0>, C4<0>;
L_0x7fffdc14d900 .delay 1 (90,90,90) L_0x7fffdc14d900/d;
L_0x7fffdc14da10/d .functor NOR 1, L_0x7fffdc14d1b0, L_0x7fffdc14d900, C4<0>, C4<0>;
L_0x7fffdc14da10 .delay 1 (90,90,90) L_0x7fffdc14da10/d;
v0x7fffdc12e4a0_0 .net "_q", 0 0, L_0x7fffdc14da10;  1 drivers
v0x7fffdc12e580_0 .net "q", 0 0, L_0x7fffdc14d900;  alias, 1 drivers
v0x7fffdc12e670_0 .net "r", 0 0, L_0x7fffdc14d340;  alias, 1 drivers
v0x7fffdc12e740_0 .net "s", 0 0, L_0x7fffdc14d1b0;  alias, 1 drivers
S_0x7fffdc12e870 .scope module, "phase3" "sr" 12 54, 14 12 0, S_0x7fffdc12c7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "_q";
P_0x7fffdc12eaa0 .param/l "LOG" 0 14 13, +C4<00000000000000000000000000000000>;
L_0x7fffdc14db70/d .functor NOR 1, L_0x7fffdc14d620, L_0x7fffdc14dc80, C4<0>, C4<0>;
L_0x7fffdc14db70 .delay 1 (90,90,90) L_0x7fffdc14db70/d;
L_0x7fffdc14dc80/d .functor NOR 1, L_0x7fffdc14d450, L_0x7fffdc14db70, C4<0>, C4<0>;
L_0x7fffdc14dc80 .delay 1 (90,90,90) L_0x7fffdc14dc80/d;
v0x7fffdc12ebb0_0 .net "_q", 0 0, L_0x7fffdc14dc80;  1 drivers
v0x7fffdc12ec90_0 .net "q", 0 0, L_0x7fffdc14db70;  alias, 1 drivers
v0x7fffdc12ed80_0 .net "r", 0 0, L_0x7fffdc14d620;  alias, 1 drivers
v0x7fffdc12ee50_0 .net "s", 0 0, L_0x7fffdc14d450;  alias, 1 drivers
S_0x7fffdc12fd60 .scope module, "resetPCFF" "hct7474" 5 70, 15 18 0, S_0x7fffdc0cd800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "_SD";
    .port_info 1 /INPUT 1 "_RD";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "CP";
    .port_info 4 /OUTPUT 1 "Q";
    .port_info 5 /OUTPUT 1 "_Q";
P_0x7fffdc003450 .param/l "BLOCKS" 0 15 18, +C4<00000000000000000000000000000001>;
P_0x7fffdc003490 .param/l "DELAY_FALL" 0 15 18, +C4<00000000000000000000000000010010>;
P_0x7fffdc0034d0 .param/l "DELAY_RISE" 0 15 18, +C4<00000000000000000000000000010010>;
P_0x7fffdc003510 .param/l "LOG" 0 15 18, +C4<00000000000000000000000000000000>;
P_0x7fffdc003550 .param/str "NAME" 0 15 18, "7474FF";
L_0x7fffdc14c5a0/d .functor BUFZ 1, v0x7fffdc130920_0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc14c5a0 .delay 1 (180,180,180) L_0x7fffdc14c5a0/d;
L_0x7fffdc14c7f0/d .functor BUFZ 1, v0x7fffdc130b30_0, C4<0>, C4<0>, C4<0>;
L_0x7fffdc14c7f0 .delay 1 (180,180,180) L_0x7fffdc14c7f0/d;
v0x7fffdc130580_0 .net "CP", 0 0, L_0x7fffdc14d730;  alias, 1 drivers
L_0x7f6bc3a602a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffdc130660_0 .net "D", 0 0, L_0x7f6bc3a602a0;  1 drivers
v0x7fffdc130740_0 .net "Q", 0 0, L_0x7fffdc14c5a0;  alias, 1 drivers
v0x7fffdc130920_0 .var "Q_current", 0 0;
v0x7fffdc130a00_0 .var "Q_defined", 0 0;
v0x7fffdc130b30_0 .var "Qb_current", 0 0;
v0x7fffdc130c10_0 .net "_Q", 0 0, L_0x7fffdc14c7f0;  alias, 1 drivers
v0x7fffdc130cf0_0 .net "_RD", 0 0, v0x7fffdc137ee0_0;  1 drivers
L_0x7f6bc3a60258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffdc130dd0_0 .net "_SD", 0 0, L_0x7f6bc3a60258;  1 drivers
S_0x7fffdc130220 .scope generate, "gen_blocks[0]" "gen_blocks[0]" 15 42, 15 42 0, S_0x7fffdc12fd60;
 .timescale -9 -9;
P_0x7fffdc130440 .param/l "i" 0 15 42, +C4<00>;
E_0x7fffdc130520 .event edge, v0x7fffdc130dd0_0, v0x7fffdc130cf0_0;
S_0x7fffdc130fb0 .scope module, "rom_addrbus_hi_buf" "hct74573" 5 150, 16 15 0, S_0x7fffdc0cd800;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "LE";
    .port_info 1 /INPUT 1 "_OE";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
P_0x7fffdc131140 .param/l "LOG" 0 16 21, +C4<00000000000000000000000000000000>;
v0x7fffdc1312c0_0 .net "D", 7 0, L_0x7fffdc152170;  alias, 1 drivers
v0x7fffdc1313d0_0 .net "LE", 0 0, L_0x7fffdc14d730;  alias, 1 drivers
v0x7fffdc131470_0 .net "Q", 7 0, V_0x7fffdc131470_0/m;  1 drivers
v0x7fffdc131540_0 .net "_OE", 0 0, L_0x7fffdc14f220;  alias, 1 drivers
o0x7f6bc3ab3a98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffdc131610_0 name=_ivl_0
v0x7fffdc131720_0 .var "data", 7 0;
E_0x7fffdc12ca70 .event edge, v0x7fffdc11ed80_0, v0x7fffdc128310_0;
L_0x7fffdc153680 .functor MUXZ 8, v0x7fffdc131720_0, o0x7f6bc3ab3a98, L_0x7fffdc14f220, C4<>;
S_0x7fffdc131a10 .scope module, "rom_addrbus_lo_buf" "hct74573" 5 143, 16 15 0, S_0x7fffdc0cd800;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "LE";
    .port_info 1 /INPUT 1 "_OE";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
P_0x7fffdc131bf0 .param/l "LOG" 0 16 21, +C4<00000000000000000000000000000000>;
v0x7fffdc131db0_0 .net8 "D", 7 0, p0x7f6bc3ab3bb8;  1 drivers, strength-aware
v0x7fffdc131eb0_0 .net "LE", 0 0, L_0x7fffdc14d730;  alias, 1 drivers
v0x7fffdc131f70_0 .net "Q", 7 0, V_0x7fffdc131f70_0/m;  1 drivers
v0x7fffdc132040_0 .net "_OE", 0 0, L_0x7fffdc14f220;  alias, 1 drivers
o0x7f6bc3ab3c18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffdc132130_0 name=_ivl_0
v0x7fffdc132260_0 .var "data", 7 0;
E_0x7fffdc131d30 .event edge, v0x7fffdc11ed80_0, v0x7fffdc131db0_0;
L_0x7fffdc153520 .functor MUXZ 8, v0x7fffdc132260_0, o0x7f6bc3ab3c18, L_0x7fffdc14f220, C4<>;
S_0x7fffdc132550 .scope module, "rom_hi" "rom" 5 130, 17 12 0, S_0x7fffdc0cd800;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INOUT 8 "D";
    .port_info 2 /INPUT 1 "_CS";
    .port_info 3 /INPUT 1 "_OE";
P_0x7fffdc132730 .param/l "AWIDTH" 0 17 14, +C4<00000000000000000000000000010000>;
P_0x7fffdc132770 .param/l "DELAY" 0 17 18, +C4<00000000000000000000000010010110>;
P_0x7fffdc1327b0 .param/l "DELAY_FALL" 0 17 17, +C4<00000000000000000000000000101101>;
P_0x7fffdc1327f0 .param/l "DELAY_RISE" 0 17 16, +C4<00000000000000000000000000101101>;
P_0x7fffdc132830 .param/l "DEPTH" 0 17 14, +C4<000000000000000000000000000000010000000000000000>;
P_0x7fffdc132870 .param/l "DWIDTH" 0 17 14, +C4<00000000000000000000000000001000>;
P_0x7fffdc1328b0 .param/str "Filename" 0 17 15, "hi.rom";
P_0x7fffdc1328f0 .param/l "LOG" 0 17 19, +C4<00000000000000000000000000000000>;
L_0x7fffdc151c30 .functor AND 1, L_0x7fffdc151af0, L_0x7fffdc151b90, C4<1>, C4<1>;
v0x7fffdc132e50_0 .net "A", 15 0, L_0x7fffdc153750;  alias, 1 drivers
v0x7fffdc132f50_0 .net "D", 7 0, L_0x7fffdc152170;  alias, 1 drivers
v0x7fffdc133060 .array "Mem", 65535 0, 7 0;
L_0x7f6bc3a60960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffdc133100_0 .net "_CS", 0 0, L_0x7f6bc3a60960;  1 drivers
L_0x7f6bc3a609a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffdc1331c0_0 .net "_OE", 0 0, L_0x7f6bc3a609a8;  1 drivers
v0x7fffdc1332d0_0 .net *"_ivl_1", 0 0, L_0x7fffdc151af0;  1 drivers
L_0x7f6bc3a60918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdc133390_0 .net *"_ivl_11", 1 0, L_0x7f6bc3a60918;  1 drivers
o0x7f6bc3ab3e28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffdc133470_0 name=_ivl_12
v0x7fffdc133550_0 .net *"_ivl_3", 0 0, L_0x7fffdc151b90;  1 drivers
v0x7fffdc133610_0 .net *"_ivl_4", 0 0, L_0x7fffdc151c30;  1 drivers
v0x7fffdc1336d0_0 .net *"_ivl_6", 7 0, L_0x7fffdc151d40;  1 drivers
v0x7fffdc1337b0_0 .net *"_ivl_8", 17 0, L_0x7fffdc151de0;  1 drivers
L_0x7fffdc151af0 .reduce/nor L_0x7f6bc3a60960;
L_0x7fffdc151b90 .reduce/nor L_0x7f6bc3a609a8;
L_0x7fffdc151d40 .array/port v0x7fffdc133060, L_0x7fffdc151de0;
L_0x7fffdc151de0 .concat [ 16 2 0 0], L_0x7fffdc153750, L_0x7f6bc3a60918;
L_0x7fffdc152170 .delay 8 (1500,1500,1500) L_0x7fffdc152170/d;
L_0x7fffdc152170/d .functor MUXZ 8, o0x7f6bc3ab3e28, L_0x7fffdc151d40, L_0x7fffdc151c30, C4<>;
S_0x7fffdc133910 .scope module, "rom_inst_reg" "hct74573" 5 136, 16 15 0, S_0x7fffdc0cd800;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "LE";
    .port_info 1 /INPUT 1 "_OE";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
P_0x7fffdc133aa0 .param/l "LOG" 0 16 21, +C4<00000000000000000000000000000000>;
v0x7fffdc133c70_0 .net8 "D", 7 0, p0x7f6bc3ab3bb8;  alias, 1 drivers, strength-aware
v0x7fffdc133d80_0 .net "LE", 0 0, L_0x7fffdc14d730;  alias, 1 drivers
v0x7fffdc133e20_0 .net "Q", 7 0, V_0x7fffdc133e20_0/m;  1 drivers
v0x7fffdc133ef0_0 .net "_OE", 0 0, L_0x7fffdc14f220;  alias, 1 drivers
o0x7f6bc3ab4008 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffdc133f90_0 name=_ivl_0
v0x7fffdc1340c0_0 .var "data", 7 0;
L_0x7fffdc153480 .functor MUXZ 8, v0x7fffdc1340c0_0, o0x7f6bc3ab4008, L_0x7fffdc14f220, C4<>;
S_0x7fffdc1343b0 .scope module, "rom_lo" "rom" 5 132, 17 12 0, S_0x7fffdc0cd800;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INOUT 8 "D";
    .port_info 2 /INPUT 1 "_CS";
    .port_info 3 /INPUT 1 "_OE";
P_0x7fffdc1346a0 .param/l "AWIDTH" 0 17 14, +C4<00000000000000000000000000010000>;
P_0x7fffdc1346e0 .param/l "DELAY" 0 17 18, +C4<00000000000000000000000010010110>;
P_0x7fffdc134720 .param/l "DELAY_FALL" 0 17 17, +C4<00000000000000000000000000101101>;
P_0x7fffdc134760 .param/l "DELAY_RISE" 0 17 16, +C4<00000000000000000000000000101101>;
P_0x7fffdc1347a0 .param/l "DEPTH" 0 17 14, +C4<000000000000000000000000000000010000000000000000>;
P_0x7fffdc1347e0 .param/l "DWIDTH" 0 17 14, +C4<00000000000000000000000000001000>;
P_0x7fffdc134820 .param/str "Filename" 0 17 15, "lo.rom";
P_0x7fffdc134860 .param/l "LOG" 0 17 19, +C4<00000000000000000000000000000000>;
L_0x7fffdc152c20 .functor AND 1, L_0x7fffdc152ae0, L_0x7fffdc152b80, C4<1>, C4<1>;
v0x7fffdc134d20_0 .net "A", 15 0, L_0x7fffdc153750;  alias, 1 drivers
v0x7fffdc134e30_0 .net8 "D", 7 0, p0x7f6bc3ab3bb8;  alias, 1 drivers, strength-aware
v0x7fffdc134f20 .array "Mem", 65535 0, 7 0;
L_0x7f6bc3a60b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffdc134fc0_0 .net "_CS", 0 0, L_0x7f6bc3a60b10;  1 drivers
L_0x7f6bc3a60b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffdc135080_0 .net "_OE", 0 0, L_0x7f6bc3a60b58;  1 drivers
v0x7fffdc135190_0 .net *"_ivl_1", 0 0, L_0x7fffdc152ae0;  1 drivers
L_0x7f6bc3a60ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdc135250_0 .net *"_ivl_11", 1 0, L_0x7f6bc3a60ac8;  1 drivers
o0x7f6bc3ab41e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffdc135330_0 name=_ivl_12
v0x7fffdc135410_0 .net *"_ivl_3", 0 0, L_0x7fffdc152b80;  1 drivers
v0x7fffdc1354d0_0 .net *"_ivl_4", 0 0, L_0x7fffdc152c20;  1 drivers
v0x7fffdc135590_0 .net *"_ivl_6", 7 0, L_0x7fffdc152d30;  1 drivers
v0x7fffdc135670_0 .net *"_ivl_8", 17 0, L_0x7fffdc152dd0;  1 drivers
L_0x7fffdc152ae0 .reduce/nor L_0x7f6bc3a60b10;
L_0x7fffdc152b80 .reduce/nor L_0x7f6bc3a60b58;
L_0x7fffdc152d30 .array/port v0x7fffdc134f20, L_0x7fffdc152dd0;
L_0x7fffdc152dd0 .concat [ 16 2 0 0], L_0x7fffdc153750, L_0x7f6bc3a60ac8;
L_0x7fffdc152f10 .delay 8 (1500,1500,1500) L_0x7fffdc152f10/d;
L_0x7fffdc152f10/d .functor MUXZ 8, o0x7f6bc3ab41e8, L_0x7fffdc152d30, L_0x7fffdc152c20, C4<>;
S_0x7fffdc1357d0 .scope module, "rom_mid" "rom" 5 131, 17 12 0, S_0x7fffdc0cd800;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INOUT 8 "D";
    .port_info 2 /INPUT 1 "_CS";
    .port_info 3 /INPUT 1 "_OE";
P_0x7fffdc135960 .param/l "AWIDTH" 0 17 14, +C4<00000000000000000000000000010000>;
P_0x7fffdc1359a0 .param/l "DELAY" 0 17 18, +C4<00000000000000000000000010010110>;
P_0x7fffdc1359e0 .param/l "DELAY_FALL" 0 17 17, +C4<00000000000000000000000000101101>;
P_0x7fffdc135a20 .param/l "DELAY_RISE" 0 17 16, +C4<00000000000000000000000000101101>;
P_0x7fffdc135a60 .param/l "DEPTH" 0 17 14, +C4<000000000000000000000000000000010000000000000000>;
P_0x7fffdc135aa0 .param/l "DWIDTH" 0 17 14, +C4<00000000000000000000000000001000>;
P_0x7fffdc135ae0 .param/str "Filename" 0 17 15, "mid.rom";
P_0x7fffdc135b20 .param/l "LOG" 0 17 19, +C4<00000000000000000000000000000000>;
L_0x7fffdc152570 .functor AND 1, L_0x7fffdc152430, L_0x7fffdc1524d0, C4<1>, C4<1>;
v0x7fffdc135fe0_0 .net "A", 15 0, L_0x7fffdc153750;  alias, 1 drivers
v0x7fffdc136110_0 .net "D", 7 0, L_0x7fffdc152860;  1 drivers
v0x7fffdc1361f0 .array "Mem", 65535 0, 7 0;
L_0x7f6bc3a60a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffdc136290_0 .net "_CS", 0 0, L_0x7f6bc3a60a38;  1 drivers
L_0x7f6bc3a60a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffdc136350_0 .net "_OE", 0 0, L_0x7f6bc3a60a80;  1 drivers
v0x7fffdc136460_0 .net *"_ivl_1", 0 0, L_0x7fffdc152430;  1 drivers
L_0x7f6bc3a609f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdc136520_0 .net *"_ivl_11", 1 0, L_0x7f6bc3a609f0;  1 drivers
o0x7f6bc3ab4488 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffdc136600_0 name=_ivl_12
v0x7fffdc1366e0_0 .net *"_ivl_3", 0 0, L_0x7fffdc1524d0;  1 drivers
v0x7fffdc1367a0_0 .net *"_ivl_4", 0 0, L_0x7fffdc152570;  1 drivers
v0x7fffdc136860_0 .net *"_ivl_6", 7 0, L_0x7fffdc152680;  1 drivers
v0x7fffdc136940_0 .net *"_ivl_8", 17 0, L_0x7fffdc152720;  1 drivers
L_0x7fffdc152430 .reduce/nor L_0x7f6bc3a60a38;
L_0x7fffdc1524d0 .reduce/nor L_0x7f6bc3a60a80;
L_0x7fffdc152680 .array/port v0x7fffdc1361f0, L_0x7fffdc152720;
L_0x7fffdc152720 .concat [ 16 2 0 0], L_0x7fffdc153750, L_0x7f6bc3a609f0;
L_0x7fffdc152860 .delay 8 (1500,1500,1500) L_0x7fffdc152860/d;
L_0x7fffdc152860/d .functor MUXZ 8, o0x7f6bc3ab4488, L_0x7fffdc152680, L_0x7fffdc152570, C4<>;
S_0x7fffdc136aa0 .scope module, "rom_rbus_buf" "hct74245" 5 134, 11 11 0, S_0x7fffdc0cd800;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "dir";
    .port_info 1 /INPUT 1 "nOE";
    .port_info 2 /INOUT 8 "A";
    .port_info 3 /INOUT 8 "B";
P_0x7fffdc136c30 .param/l "LOG" 0 11 18, +C4<00000000000000000000000000000000>;
P_0x7fffdc136c70 .param/l "NAME" 0 11 17, C4<000000000000000000000000000000000000000000011011100110100001100100011010000110101>;
o0x7f6bc3ab46f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0x7fffdc154d40 .functor BUFT 8, o0x7f6bc3ab46f8, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffdc154e00 .functor BUFT 8, p0x7f6bc3ab4638, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffdc137040_0 .net8 "A", 7 0, p0x7f6bc3ab4638;  1 drivers, strength-aware
v0x7fffdc137140_0 .net8 "B", 7 0, p0x7f6bc3ab4668;  1 drivers, strength-aware
o0x7f6bc3ab4698 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffdc137220_0 name=_ivl_0
v0x7fffdc137310_0 .net *"_ivl_12", 7 0, L_0x7fffdc154e00;  1 drivers
; Elide local net with no drivers, v0x7fffdc1373f0_0 name=_ivl_2
v0x7fffdc137520_0 .net *"_ivl_4", 7 0, L_0x7fffdc154d40;  1 drivers
o0x7f6bc3ab4758 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffdc137600_0 name=_ivl_8
L_0x7f6bc3a60ba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffdc1376e0_0 .net "dir", 0 0, L_0x7f6bc3a60ba0;  1 drivers
v0x7fffdc1377a0_0 .net "nOE", 0 0, v0x7fffdc139d60_0;  1 drivers
L_0x7fffdc153190 .functor MUXZ 8, L_0x7fffdc154d40, o0x7f6bc3ab4698, v0x7fffdc139d60_0, C4<>;
L_0x7fffdc153280 .functor MUXZ 8, L_0x7fffdc154e00, o0x7f6bc3ab4758, v0x7fffdc139d60_0, C4<>;
  .scope S_0x7fffdc133910;
V_0x7fffdc133e20_0/m .modpath 8 L_0x7fffdc153480 v0x7fffdc133e20_0,
   p0x7f6bc3ab3bb8 (170,170,170, 170,170,170, 170,170,170, 170,170,170) v0x7fffdc133c70_0,
   L_0x7fffdc14d730 (150,150,150, 150,150,150, 150,150,150, 150,150,150) v0x7fffdc133d80_0,
   L_0x7fffdc14f220 (180,180,180, 180,180,180, 180,180,180, 180,180,180) v0x7fffdc133ef0_0;
  .scope S_0x7fffdc1219b0;
V_0x7fffdc1221a0_0/m .modpath 1 L_0x7fffdc14fe00 v0x7fffdc1221a0_0,
   L_0x7fffdc14d730 (250,250,250, 250,250,250, 250,250,250, 250,250,250) v0x7fffdc121f10_0,
   L_0x7fffdc150310 (140,140,140, 140,140,140, 140,140,140, 140,140,140) v0x7fffdc121e50_0;
  .scope S_0x7fffdc1219b0;
V_0x7fffdc122070_0/m .modpath 4 L_0x7fffdc14fbb0 v0x7fffdc122070_0,
   L_0x7fffdc14d730 (200,200,200, 200,200,200, 200,200,200, 200,200,200) v0x7fffdc121f10_0;
  .scope S_0x7fffdc1228e0;
V_0x7fffdc1230c0_0/m .modpath 1 L_0x7fffdc14f880 v0x7fffdc1230c0_0,
   L_0x7fffdc14d730 (250,250,250, 250,250,250, 250,250,250, 250,250,250) v0x7fffdc122df0_0,
   L_0x7fffdc1501f0 (140,140,140, 140,140,140, 140,140,140, 140,140,140) v0x7fffdc122d30_0;
  .scope S_0x7fffdc1228e0;
V_0x7fffdc122fe0_0/m .modpath 4 L_0x7fffdc14f630 v0x7fffdc122fe0_0,
   L_0x7fffdc14d730 (200,200,200, 200,200,200, 200,200,200, 200,200,200) v0x7fffdc122df0_0;
  .scope S_0x7fffdc11e780;
V_0x7fffdc11f060_0/m .modpath 1 L_0x7fffdc151020 v0x7fffdc11f060_0,
   L_0x7fffdc14d730 (250,250,250, 250,250,250, 250,250,250, 250,250,250) v0x7fffdc11ed80_0,
   L_0x7fffdc1515c0 (140,140,140, 140,140,140, 140,140,140, 140,140,140) v0x7fffdc11ecc0_0;
  .scope S_0x7fffdc11e780;
V_0x7fffdc11ef30_0/m .modpath 4 L_0x7fffdc150dd0 v0x7fffdc11ef30_0,
   L_0x7fffdc14d730 (200,200,200, 200,200,200, 200,200,200, 200,200,200) v0x7fffdc11ed80_0;
  .scope S_0x7fffdc11f6b0;
V_0x7fffdc11fe60_0/m .modpath 1 L_0x7fffdc150aa0 v0x7fffdc11fe60_0,
   L_0x7fffdc14d730 (250,250,250, 250,250,250, 250,250,250, 250,250,250) v0x7fffdc11fbc0_0,
   L_0x7fffdc151410 (140,140,140, 140,140,140, 140,140,140, 140,140,140) v0x7fffdc11fb00_0;
  .scope S_0x7fffdc11f6b0;
V_0x7fffdc11fd30_0/m .modpath 4 L_0x7fffdc150850 v0x7fffdc11fd30_0,
   L_0x7fffdc14d730 (200,200,200, 200,200,200, 200,200,200, 200,200,200) v0x7fffdc11fbc0_0;
  .scope S_0x7fffdc129890;
V_0x7fffdc129d70_0/m .modpath 8 L_0x7fffdc154a30 v0x7fffdc129d70_0,
   p0x7f6bc3ab2898 (100,100,100, 100,100,100, 100,100,100, 100,100,100) v0x7fffdc129c70_0,
   L_0x7f6bc3a60cc0 (160,160,160, 160,160,160, 160,160,160, 160,160,160) v0x7fffdc12a310_0,
   v0x7fffdc139bc0_0 (160,160,160, 160,160,160, 160,160,160, 160,160,160) v0x7fffdc12a3d0_0;
  .scope S_0x7fffdc129890;
V_0x7fffdc129c70_0/m .modpath 8 L_0x7fffdc154940 v0x7fffdc129c70_0,
   p0x7f6bc3ab28c8 (100,100,100, 100,100,100, 100,100,100, 100,100,100) v0x7fffdc129d70_0,
   L_0x7f6bc3a60cc0 (160,160,160, 160,160,160, 160,160,160, 160,160,160) v0x7fffdc12a310_0,
   v0x7fffdc139bc0_0 (160,160,160, 160,160,160, 160,160,160, 160,160,160) v0x7fffdc12a3d0_0;
  .scope S_0x7fffdc12b810;
V_0x7fffdc12bcf0_0/m .modpath 8 L_0x7fffdc154680 v0x7fffdc12bcf0_0,
   p0x7f6bc3ab2d78 (100,100,100, 100,100,100, 100,100,100, 100,100,100) v0x7fffdc12bbf0_0,
   L_0x7f6bc3a60c78 (160,160,160, 160,160,160, 160,160,160, 160,160,160) v0x7fffdc12c290_0,
   v0x7fffdc139c90_0 (160,160,160, 160,160,160, 160,160,160, 160,160,160) v0x7fffdc12c350_0;
  .scope S_0x7fffdc12b810;
V_0x7fffdc12bbf0_0/m .modpath 8 L_0x7fffdc154590 v0x7fffdc12bbf0_0,
   p0x7f6bc3ab2da8 (100,100,100, 100,100,100, 100,100,100, 100,100,100) v0x7fffdc12bcf0_0,
   L_0x7f6bc3a60c78 (160,160,160, 160,160,160, 160,160,160, 160,160,160) v0x7fffdc12c290_0,
   v0x7fffdc139c90_0 (160,160,160, 160,160,160, 160,160,160, 160,160,160) v0x7fffdc12c350_0;
  .scope S_0x7fffdc128a80;
V_0x7fffdc128e00_0/m .modpath 8 L_0x7fffdc1541a0 v0x7fffdc128e00_0,
   p0x7f6bc3ab2628 (100,100,100, 100,100,100, 100,100,100, 100,100,100) v0x7fffdc128d00_0,
   L_0x7f6bc3a60c30 (160,160,160, 160,160,160, 160,160,160, 160,160,160) v0x7fffdc129370_0,
   v0x7fffdc139380_0 (160,160,160, 160,160,160, 160,160,160, 160,160,160) v0x7fffdc129430_0;
  .scope S_0x7fffdc128a80;
V_0x7fffdc128d00_0/m .modpath 8 L_0x7fffdc154080 v0x7fffdc128d00_0,
   p0x7f6bc3ab2658 (100,100,100, 100,100,100, 100,100,100, 100,100,100) v0x7fffdc128e00_0,
   L_0x7f6bc3a60c30 (160,160,160, 160,160,160, 160,160,160, 160,160,160) v0x7fffdc129370_0,
   v0x7fffdc139380_0 (160,160,160, 160,160,160, 160,160,160, 160,160,160) v0x7fffdc129430_0;
  .scope S_0x7fffdc12a830;
V_0x7fffdc12ada0_0/m .modpath 8 L_0x7fffdc153d30 v0x7fffdc12ada0_0,
   p0x7f6bc3ab2b08 (100,100,100, 100,100,100, 100,100,100, 100,100,100) v0x7fffdc12aca0_0,
   L_0x7f6bc3a60be8 (160,160,160, 160,160,160, 160,160,160, 160,160,160) v0x7fffdc12b2f0_0,
   v0x7fffdc139420_0 (160,160,160, 160,160,160, 160,160,160, 160,160,160) v0x7fffdc12b3b0_0;
  .scope S_0x7fffdc12a830;
V_0x7fffdc12aca0_0/m .modpath 8 L_0x7fffdc153be0 v0x7fffdc12aca0_0,
   p0x7f6bc3ab2b38 (100,100,100, 100,100,100, 100,100,100, 100,100,100) v0x7fffdc12ada0_0,
   L_0x7f6bc3a60be8 (160,160,160, 160,160,160, 160,160,160, 160,160,160) v0x7fffdc12b2f0_0,
   v0x7fffdc139420_0 (160,160,160, 160,160,160, 160,160,160, 160,160,160) v0x7fffdc12b3b0_0;
  .scope S_0x7fffdc136aa0;
V_0x7fffdc137140_0/m .modpath 8 L_0x7fffdc153280 v0x7fffdc137140_0,
   p0x7f6bc3ab4638 (100,100,100, 100,100,100, 100,100,100, 100,100,100) v0x7fffdc137040_0,
   L_0x7f6bc3a60ba0 (160,160,160, 160,160,160, 160,160,160, 160,160,160) v0x7fffdc1376e0_0,
   v0x7fffdc139d60_0 (160,160,160, 160,160,160, 160,160,160, 160,160,160) v0x7fffdc1377a0_0;
  .scope S_0x7fffdc136aa0;
V_0x7fffdc137040_0/m .modpath 8 L_0x7fffdc153190 v0x7fffdc137040_0,
   p0x7f6bc3ab4668 (100,100,100, 100,100,100, 100,100,100, 100,100,100) v0x7fffdc137140_0,
   L_0x7f6bc3a60ba0 (160,160,160, 160,160,160, 160,160,160, 160,160,160) v0x7fffdc1376e0_0,
   v0x7fffdc139d60_0 (160,160,160, 160,160,160, 160,160,160, 160,160,160) v0x7fffdc1377a0_0;
  .scope S_0x7fffdc130fb0;
V_0x7fffdc131470_0/m .modpath 8 L_0x7fffdc153680 v0x7fffdc131470_0,
   L_0x7fffdc152170 (170,170,170, 170,170,170, 170,170,170, 170,170,170) v0x7fffdc1312c0_0,
   L_0x7fffdc14d730 (150,150,150, 150,150,150, 150,150,150, 150,150,150) v0x7fffdc1313d0_0,
   L_0x7fffdc14f220 (180,180,180, 180,180,180, 180,180,180, 180,180,180) v0x7fffdc131540_0;
  .scope S_0x7fffdc131a10;
V_0x7fffdc131f70_0/m .modpath 8 L_0x7fffdc153520 v0x7fffdc131f70_0,
   p0x7f6bc3ab3bb8 (170,170,170, 170,170,170, 170,170,170, 170,170,170) v0x7fffdc131db0_0,
   L_0x7fffdc14d730 (150,150,150, 150,150,150, 150,150,150, 150,150,150) v0x7fffdc131eb0_0,
   L_0x7fffdc14f220 (180,180,180, 180,180,180, 180,180,180, 180,180,180) v0x7fffdc132040_0;
  .scope S_0x7fffdc0b3220;
V_0x7fffdc0def80_0/m .modpath 8 L_0x7fffdc13aec0 v0x7fffdc0def80_0,
   o0x7f6bc3ab0048 (190,190,190, 190,190,190, 190,190,190, 190,190,190) v0x7fffdc0e8f40_0,
   o0x7f6bc3ab0078 (190,190,190, 190,190,190, 190,190,190, 190,190,190) v0x7fffdc0e7140_0,
   o0x7f6bc3ab00a8 (190,190,190, 190,190,190, 190,190,190, 190,190,190) v0x7fffdc0e6130_0,
   o0x7f6bc3ab0018 (170,170,170, 170,170,170, 170,170,170, 170,170,170) v0x7fffdc0e9ec0_0;
    .scope S_0x7fffdc0b3220;
T_1 ;
    %wait E_0x7fffdc113d30;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdc10d020_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7fffdc10d020_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x7fffdc0e8f40_0;
    %nor/r;
    %load/vec4 v0x7fffdc0e7140_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fffdc0e6130_0;
    %and;
    %load/vec4 v0x7fffdc10d020_0;
    %load/vec4 v0x7fffdc0e9ec0_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x7fffdc10d020_0;
    %store/vec4 v0x7fffdc0ddee0_0, 4, 1;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x7fffdc10d020_0;
    %store/vec4 v0x7fffdc0ddee0_0, 4, 1;
T_1.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fffdc10d020_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffdc10d020_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffdc0c83e0;
T_2 ;
    %wait E_0x7fffdc068310;
    %load/vec4 v0x7fffdc11cc60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x7fffdc11ce00_0, 0, 8;
    %load/vec4 v0x7fffdc11cae0_0;
    %load/vec4 v0x7fffdc11c9e0_0;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v0x7fffdc11cfc0, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffdc0c83e0;
T_3 ;
    %wait E_0x7fffdc05adb0;
    %load/vec4 v0x7fffdc11cbc0_0;
    %nor/r;
    %load/vec4 v0x7fffdc11cc60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fffdc11c9e0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x7fffdc11cfc0, 4;
    %store/vec4 v0x7fffdc11ce00_0, 0, 8;
T_3.0 ;
    %load/vec4 v0x7fffdc11ce00_0;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 99, 0, 8;
    %store/vec4 v0x7fffdc11ce00_0, 0, 8;
T_3.2 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffdc0c83e0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdc11cee0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7fffdc11cee0_0;
    %pad/s 48;
    %cmpi/s 65536, 0, 48;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 255, 255, 8;
    %ix/getv/s 4, v0x7fffdc11cee0_0;
    %store/vec4a v0x7fffdc11cfc0, 4, 0;
    %load/vec4 v0x7fffdc11cee0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffdc11cee0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x7fffdc130220;
T_5 ;
    %wait E_0x7fffdc11eb60;
    %load/vec4 v0x7fffdc130cf0_0;
    %load/vec4 v0x7fffdc130dd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdc130a00_0, 0;
    %load/vec4 v0x7fffdc130660_0;
    %assign/vec4 v0x7fffdc130920_0, 0;
    %load/vec4 v0x7fffdc130660_0;
    %nor/r;
    %assign/vec4 v0x7fffdc130b30_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffdc130220;
T_6 ;
    %wait E_0x7fffdc130520;
    %load/vec4 v0x7fffdc130cf0_0;
    %nor/r;
    %load/vec4 v0x7fffdc130dd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdc130920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdc130b30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fffdc130cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdc130a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdc130920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdc130b30_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fffdc130dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdc130a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdc130920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdc130b30_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x7fffdc130a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fffdc130920_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fffdc130b30_0, 0;
T_6.6 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffdc12fd60;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdc130a00_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x7fffdc12d7c0;
T_8 ;
    %wait E_0x7fffdc12d970;
    %load/vec4 v0x7fffdc12f9d0_0;
    %load/vec4 v0x7fffdc12f550_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffdc12f7c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffdc12fa70_0;
    %load/vec4 v0x7fffdc12fb40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffdc12f5f0_0;
    %load/vec4 v0x7fffdc12f720_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffdc12f860_0;
    %load/vec4 v0x7fffdc12f900_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 12 58 "$display", "%9t PHASER ", $time, " seq=%10b", v0x7fffdc12fc10_0, " phase(FDE=%3b)", S<3,vec4,u3>, " mr=%1b ", v0x7fffdc12f4b0_0, " trigs(Fsr=%2b Dsr=%2b Esr=%2b) ", S<2,vec4,u2>, S<1,vec4,u2>, S<0,vec4,u2> {4 0 0};
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffdc12cab0;
T_9 ;
    %wait E_0x7fffdc12ce30;
    %load/vec4 v0x7fffdc12d4b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0x7fffdc12d570_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x7fffdc12d570_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 10, 0, 32;
    %flag_mov 9, 5;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0x7fffdc12d570_0;
    %addi 1, 0, 10;
    %jmp/1 T_9.3, 9;
T_9.2 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_9.3, 9;
 ; End of false expr.
    %blend;
T_9.3;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %assign/vec4 v0x7fffdc12d570_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffdc12cab0;
T_10 ;
    %wait E_0x7fffdc12cdb0;
    %load/vec4 v0x7fffdc12d4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fffdc12d570_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffdc126450;
T_11 ;
    %wait E_0x7fffdc126650;
    %vpi_func 10 76 "$clog2" 32, v0x7fffdc1286e0_0 {0 0 0};
    %addi 1, 0, 32;
    %vpi_call/w 10 73 "$display", "%9t CTRL_SEL", $time, " hi=%08b", v0x7fffdc128310_0, " seq=%-2d", S<0,vec4,s32>, " phase=%-s", v0x7fffdc128600_0, " amode=%-3s", v0x7fffdc127b00_0 {1 0 0};
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffdc1250b0;
T_12 ;
    %wait E_0x7fffdc125290;
    %vpi_call/w 7 87 "$display", "%9t ", $time, "PC       ", "PC=%2x:%2x PCHITMP=%2x ", v0x7fffdc125430_0, v0x7fffdc1255c0_0, v0x7fffdc1254f0_0, "clk=%1b ", v0x7fffdc125b50_0, "_MR=%1b ", v0x7fffdc1257a0_0, " countEn=%1b _pclo_in=%1b _pc_in=%1b _pclo_load=%1b _pchitmp_in=%1b     Din=%8b ", v0x7fffdc125bf0_0, v0x7fffdc125980_0, v0x7fffdc125840_0, v0x7fffdc125ab0_0, v0x7fffdc1258e0_0, v0x7fffdc125350_0 {0 0 0};
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffdc1248b0;
T_13 ;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fffdc124e60_0, 0, 8;
    %end;
    .thread T_13, $init;
    .scope S_0x7fffdc1248b0;
T_14 ;
    %wait E_0x7fffdc11eb60;
    %load/vec4 v0x7fffdc124f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7fffdc124ca0_0;
    %assign/vec4 v0x7fffdc124e60_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fffdc1228e0;
T_15 ;
    %wait E_0x7fffdc11eb60;
    %load/vec4 v0x7fffdc123180_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffdc123560_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fffdc1232b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x7fffdc122f20_0;
    %assign/vec4 v0x7fffdc123560_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x7fffdc122c50_0;
    %load/vec4 v0x7fffdc122d30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x7fffdc123560_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fffdc123560_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fffdc1228e0;
T_16 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x7fffdc123560_0, 0, 4;
    %end;
    .thread T_16;
    .scope S_0x7fffdc1219b0;
T_17 ;
    %wait E_0x7fffdc11eb60;
    %load/vec4 v0x7fffdc122260_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffdc122560_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fffdc122300_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x7fffdc121fb0_0;
    %assign/vec4 v0x7fffdc122560_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x7fffdc121d70_0;
    %load/vec4 v0x7fffdc121e50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x7fffdc122560_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fffdc122560_0, 0;
T_17.4 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fffdc1219b0;
T_18 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x7fffdc122560_0, 0, 4;
    %end;
    .thread T_18;
    .scope S_0x7fffdc11f6b0;
T_19 ;
    %wait E_0x7fffdc11eb60;
    %load/vec4 v0x7fffdc11ff20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffdc120280_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fffdc11ffc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x7fffdc11fc90_0;
    %assign/vec4 v0x7fffdc120280_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x7fffdc11fa20_0;
    %load/vec4 v0x7fffdc11fb00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x7fffdc120280_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fffdc120280_0, 0;
T_19.4 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fffdc11f6b0;
T_20 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x7fffdc120280_0, 0, 4;
    %end;
    .thread T_20;
    .scope S_0x7fffdc11e780;
T_21 ;
    %wait E_0x7fffdc11eb60;
    %load/vec4 v0x7fffdc11f120_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffdc11f440_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7fffdc11f1e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x7fffdc11ee50_0;
    %assign/vec4 v0x7fffdc11f440_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x7fffdc11ebe0_0;
    %load/vec4 v0x7fffdc11ecc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x7fffdc11f440_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fffdc11f440_0, 0;
T_21.4 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fffdc11e780;
T_22 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x7fffdc11f440_0, 0, 4;
    %end;
    .thread T_22;
    .scope S_0x7fffdc132550;
T_23 ;
    %vpi_call/w 17 31 "$readmemh", P_0x7fffdc1328b0, v0x7fffdc133060 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x7fffdc1357d0;
T_24 ;
    %vpi_call/w 17 31 "$readmemh", P_0x7fffdc135ae0, v0x7fffdc1361f0 {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x7fffdc1343b0;
T_25 ;
    %vpi_call/w 17 31 "$readmemh", P_0x7fffdc134820, v0x7fffdc134f20 {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x7fffdc133910;
T_26 ;
    %wait E_0x7fffdc131d30;
    %load/vec4 v0x7fffdc133d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x7fffdc133c70_0;
    %assign/vec4 v0x7fffdc1340c0_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7fffdc131a10;
T_27 ;
    %wait E_0x7fffdc131d30;
    %load/vec4 v0x7fffdc131eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x7fffdc131db0_0;
    %assign/vec4 v0x7fffdc132260_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fffdc130fb0;
T_28 ;
    %wait E_0x7fffdc12ca70;
    %load/vec4 v0x7fffdc1313d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x7fffdc1312c0_0;
    %assign/vec4 v0x7fffdc131720_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7fffdc0cd490;
T_29 ;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fffdc11e310_0, 0, 8;
    %end;
    .thread T_29, $init;
    .scope S_0x7fffdc0cd490;
T_30 ;
    %wait E_0x7fffdc11d970;
    %load/vec4 v0x7fffdc11e3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x7fffdc11e170_0;
    %assign/vec4 v0x7fffdc11e310_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fffdc0cd120;
T_31 ;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fffdc11dc50_0, 0, 8;
    %end;
    .thread T_31, $init;
    .scope S_0x7fffdc0cd120;
T_32 ;
    %wait E_0x7fffdc11d970;
    %load/vec4 v0x7fffdc11dd30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x7fffdc11dab0_0;
    %assign/vec4 v0x7fffdc11dc50_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fffdc0cd800;
T_33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdc139d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdc139420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdc139380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdc139c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdc139bc0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fffdc13a640_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7fffdc13a6e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdc13a220_0, 0, 32;
    %end;
    .thread T_33, $init;
    .scope S_0x7fffdc0cd800;
T_34 ;
    %vpi_call/w 5 170 "$dumpfile", "dumpfile.vcd" {0 0 0};
    %vpi_call/w 5 171 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffdc0cd800 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x7fffdc0cd800;
T_35 ;
    %wait E_0x7fffdc11d610;
    %vpi_call/w 5 192 "$display", "\000" {0 0 0};
    %load/vec4 v0x7fffdc137c00_0;
    %load/vec4 v0x7fffdc137ce0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 5 193 "$display", "PC=%d >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>", S<0,vec4,u16> {1 0 0};
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x7fffdc0cd800;
T_36 ;
    %wait E_0x7fffdc11d5b0;
    %load/vec4 v0x7fffdc137ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %vpi_call/w 5 198 "$display", "\012%9t RESET SWITCH RELEASE   _RESET_SWITCH=%1b  ======================================================================\012", $time, v0x7fffdc137ee0_0 {0 0 0};
    %jmp T_36.1;
T_36.0 ;
    %vpi_call/w 5 200 "$display", "\012%9t RESET SWITCH           _RESET_SWITCH=%1b  ======================================================================\012", $time, v0x7fffdc137ee0_0 {0 0 0};
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x7fffdc0cd800;
T_37 ;
    %wait E_0x7fffdc11d4e0;
    %load/vec4 v0x7fffdc139690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %vpi_call/w 5 204 "$display", "\012%9t PC RESET RELEASE   _mrPC=%1b  ======================================================================\012", $time, v0x7fffdc139690_0 {0 0 0};
    %jmp T_37.1;
T_37.0 ;
    %vpi_call/w 5 206 "$display", "\012%9t PC RESET           _mrPC=%1b  ======================================================================\012", $time, v0x7fffdc139690_0 {0 0 0};
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x7fffdc0cd800;
T_38 ;
    %wait E_0x7fffdc11d470;
    %vpi_call/w 5 211 "$display", "%9t", $time, " PHASE: FDE=%-s  %1b%1b%1b seq=%10b", v0x7fffdc13ac50_0, v0x7fffdc13a9e0_0, v0x7fffdc13a8a0_0, v0x7fffdc13a940_0, v0x7fffdc13ad10_0 {0 0 0};
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x7fffdc0cd800;
T_39 ;
    %wait E_0x7fffdc11eb60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fffdc13a220_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffdc13a220_0, 0, 32;
    %vpi_call/w 5 217 "$display", "\012%9t", $time, " PHASE: FETCH  INTRUCTION=%4d FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF", v0x7fffdc13a220_0 {0 0 0};
    %jmp T_39;
    .thread T_39;
    .scope S_0x7fffdc0cd800;
T_40 ;
    %wait E_0x7fffdc11d3b0;
    %vpi_call/w 5 221 "$display", "\012%9t", $time, " PHASE: DECODE DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD" {0 0 0};
    %jmp T_40;
    .thread T_40;
    .scope S_0x7fffdc0cd800;
T_41 ;
    %wait E_0x7fffdc11d240;
    %vpi_call/w 5 225 "$display", "\012%9t", $time, " PHASE: EXEC  EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE" {0 0 0};
    %jmp T_41;
    .thread T_41;
    .scope S_0x7fffdc0cd800;
T_42 ;
    %wait E_0x7fffdc11d300;
    %vpi_call/w 5 229 "$display", "%9t ", $time, "ROM      rom=%08b:%08b:%08b", v0x7fffdc132f50_0, v0x7fffdc136110_0, v0x7fffdc134e30_0, " amode=%-3s", v0x7fffdc139e30_0, " addrbus=0x%4x", v0x7fffdc139ed0_0 {0 0 0};
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x7fffdc0cd800;
T_43 ;
    %wait E_0x7fffdc11d2a0;
    %vpi_func 5 234 "$clog2" 32, v0x7fffdc13ad10_0 {0 0 0};
    %addi 1, 0, 32;
    %vpi_call/w 5 234 "$display", "%9t ... seq=%-2d  %8b................", $time, S<0,vec4,s32>, v0x7fffdc13ad10_0 {1 0 0};
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x7fffdc0cd800;
T_44 ;
    %wait E_0x7fffdc11d200;
    %vpi_call/w 5 237 "$display", "%9t ", $time, "ROMBUFFS rom_addrbus_lo_buf=0x%-2x", v0x7fffdc132260_0, " rom_addrbus_hi_buf=0x%-2x", v0x7fffdc131720_0, " rom_inst_reg=%8b", v0x7fffdc1340c0_0 {0 0 0};
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x7fffdc0cd800;
T_45 ;
    %wait E_0x7fffdc0b8080;
    %vpi_call/w 5 244 "$display", "%9t ", $time, "DEVICE       ", "rdev=%04b ldev=%04b targ=%05b aluop=%05b ", v0x7fffdc13ab60_0, v0x7fffdc13a480_0, v0x7fffdc13add0_0, v0x7fffdc13a010_0 {0 0 0};
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x7fffdc0cd800;
T_46 ;
    %wait E_0x7fffdc0c7d50;
    %vpi_call/w 5 249 "$display", "%9t ", $time, "ALU BUS ", " rbus=0x%-2x", v0x7fffdc13aa80_0, " lbus=0x%-2x", v0x7fffdc13a3a0_0, " alu_result_bus=%-2x", v0x7fffdc139f70_0 {0 0 0};
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x7fffdc0cd800;
T_47 ;
    %wait E_0x7fffdc11d970;
    %vpi_call/w 5 256 "$display", "\012%9t", $time, " CLK  +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\012" {0 0 0};
    %jmp T_47;
    .thread T_47;
    .scope S_0x7fffdc0cd800;
T_48 ;
    %wait E_0x7fffdc0ca2d0;
    %vpi_call/w 5 259 "$display", "\012%9t", $time, " CLK  -----------------------------------------------------------------------\012" {0 0 0};
    %jmp T_48;
    .thread T_48;
    .scope S_0x7fffdc0cd800;
T_49 ;
    %wait E_0x7fffdc0d1180;
    %vpi_call/w 5 262 "$display", "rom_hi.D", v0x7fffdc132f50_0 {0 0 0};
    %load/vec4 v0x7fffdc132f50_0;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_49.0, 6;
    %delay 10000, 0;
    %vpi_call/w 5 265 "$display", "END OF PROGRAM" {0 0 0};
    %vpi_call/w 5 266 "$finish" {0 0 0};
T_49.0 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x7fffdc0cd800;
T_50 ;
    %wait E_0x7fffdc06ce40;
    %load/vec4 v0x7fffdc1381a0_0;
    %pad/u 32;
    %load/vec4 v0x7fffdc138240_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x7fffdc138070_0;
    %pad/u 32;
    %add;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_50.0, 5;
    %load/vec4 v0x7fffdc1381a0_0;
    %load/vec4 v0x7fffdc138240_0;
    %add;
    %load/vec4 v0x7fffdc138070_0;
    %add;
    %vpi_call/w 5 274 "$display", "ERROR ILLEGAL ADDR MODE PC/REG/IMM=%3b", S<0,vec4,u1> {1 0 0};
    %vpi_call/w 5 275 "$finish" {0 0 0};
T_50.0 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x7fffdc0cd800;
T_51 ;
    %fork t_1, S_0x7fffdc0ce8d0;
    %jmp t_0;
    .scope S_0x7fffdc0ce8d0;
t_1 ;
    %pushi/vec4 1768843636, 0, 641;
    %store/vec4 v0x7fffdc13a2c0_0, 0, 641;
    %vpi_call/w 5 285 "$display", "\012", "init" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdc137ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdc13a0e0_0, 0;
    %delay 1000, 0;
    %load/vec4 v0x7fffdc13a7c0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_51.0, 6;
    %jmp T_51.1;
T_51.0 ;
    %vpi_call/w 5 295 "$display", "%9t ", $time, " Line:%-5d FAILED: '%b' != '%b'    : phase != PHASE_NONE", 32'sb00000000000000000000000100100001, v0x7fffdc13a7c0_0, P_0x7fffdc01eef0 {0 0 0};
    %vpi_call/w 5 296 "$finish_and_return", 32'sb00000000000000000000000000000001 {0 0 0};
T_51.1 ;
    %load/vec4 v0x7fffdc13ad10_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdc126080_0, 0, 1;
    %callf/vec4 TD_test.SEQ, S_0x7fffdc125dc0;
    %pad/u 10;
    %cmp/e;
    %jmp/0xz  T_51.2, 6;
    %jmp T_51.3;
T_51.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdc126080_0, 0, 1;
    %callf/vec4 TD_test.SEQ, S_0x7fffdc125dc0;
    %vpi_call/w 5 297 "$display", "%9t ", $time, " Line:%-5d FAILED: '%b' != '%b'    : seq != SEQ(1)", 32'sb00000000000000000000000100100011, v0x7fffdc13ad10_0, S<0,vec4,u1> {1 0 0};
    %vpi_call/w 5 298 "$finish_and_return", 32'sb00000000000000000000000000000001 {0 0 0};
T_51.3 ;
    %load/vec4 v0x7fffdc137f80_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_51.4, 6;
    %jmp T_51.5;
T_51.4 ;
    %vpi_call/w 5 298 "$display", "%9t ", $time, " Line:%-5d FAILED: '%b' != '%b'    : _addrmode != AMODE_PC", 32'sb00000000000000000000000100100100, v0x7fffdc137f80_0, P_0x7fffdc01ed70 {0 0 0};
    %vpi_call/w 5 299 "$finish_and_return", 32'sb00000000000000000000000000000001 {0 0 0};
T_51.5 ;
    %load/vec4 v0x7fffdc137c00_0;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_51.6, 6;
    %jmp T_51.7;
T_51.6 ;
    %vpi_call/w 5 300 "$display", "%9t ", $time, " Line:%-5d FAILED: '%b' != '%b'    : PCHI != 8'bx", 32'sb00000000000000000000000100100110, v0x7fffdc137c00_0, 8'bxxxxxxxx {0 0 0};
    %vpi_call/w 5 301 "$finish_and_return", 32'sb00000000000000000000000000000001 {0 0 0};
T_51.7 ;
    %load/vec4 v0x7fffdc137ce0_0;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_51.8, 6;
    %jmp T_51.9;
T_51.8 ;
    %vpi_call/w 5 301 "$display", "%9t ", $time, " Line:%-5d FAILED: '%b' != '%b'    : PCLO != 8'bx", 32'sb00000000000000000000000100100111, v0x7fffdc137ce0_0, 8'bxxxxxxxx {0 0 0};
    %vpi_call/w 5 302 "$finish_and_return", 32'sb00000000000000000000000000000001 {0 0 0};
T_51.9 ;
    %load/vec4 v0x7fffdc139ed0_0;
    %cmpi/e 0, 65535, 16;
    %jmp/0xz  T_51.10, 6;
    %jmp T_51.11;
T_51.10 ;
    %vpi_call/w 5 303 "$display", "%9t ", $time, " Line:%-5d FAILED: '%b' != '%b'    : address_bus != 'z", 32'sb00000000000000000000000100101001, v0x7fffdc139ed0_0, 1'bz {0 0 0};
    %vpi_call/w 5 304 "$finish_and_return", 32'sb00000000000000000000000000000001 {0 0 0};
T_51.11 ;
    %delay 1000, 0;
    %pushi/vec4 3202016416, 0, 162;
    %concati/vec4 2252397790, 0, 32;
    %concati/vec4 2173546941, 0, 33;
    %concati/vec4 2376967609, 0, 32;
    %concati/vec4 2625742284, 0, 32;
    %concati/vec4 2175121813, 0, 32;
    %concati/vec4 2576979341, 0, 32;
    %concati/vec4 3517307284, 0, 32;
    %concati/vec4 2163507661, 0, 32;
    %concati/vec4 3515212929, 0, 32;
    %concati/vec4 2780332313, 0, 32;
    %concati/vec4 2861066500, 0, 35;
    %concati/vec4 3267938532, 0, 36;
    %concati/vec4 3404130002, 0, 32;
    %concati/vec4 3704504538, 0, 32;
    %concati/vec4 7300197, 0, 23;
    %store/vec4 v0x7fffdc13a2c0_0, 0, 641;
    %vpi_call/w 5 301 "$display", "\012", "_mrPC no clocking is ineffective = stay in FETCH addressing mode" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffdc13a180_0, 0, 32;
T_51.12 ;
    %load/vec4 v0x7fffdc13a180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffdc13a180_0, 0, 32;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_51.13, 5;
    %vpi_call/w 5 303 "$display", "count %-5d", v0x7fffdc13a180_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdc13a0e0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdc13a0e0_0, 0;
    %delay 1000, 0;
    %vpi_call/w 5 311 "$display", "\000" {0 0 0};
    %jmp T_51.12;
T_51.13 ;
    %load/vec4 v0x7fffdc137c00_0;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_51.14, 6;
    %jmp T_51.15;
T_51.14 ;
    %vpi_call/w 5 320 "$display", "%9t ", $time, " Line:%-5d FAILED: '%b' != '%b'    : PCHI != 8'bx", 32'sb00000000000000000000000100111010, v0x7fffdc137c00_0, 8'bxxxxxxxx {0 0 0};
    %vpi_call/w 5 321 "$finish_and_return", 32'sb00000000000000000000000000000001 {0 0 0};
T_51.15 ;
    %load/vec4 v0x7fffdc137ce0_0;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_51.16, 6;
    %jmp T_51.17;
T_51.16 ;
    %vpi_call/w 5 321 "$display", "%9t ", $time, " Line:%-5d FAILED: '%b' != '%b'    : PCLO != 8'bx", 32'sb00000000000000000000000100111011, v0x7fffdc137ce0_0, 8'bxxxxxxxx {0 0 0};
    %vpi_call/w 5 322 "$finish_and_return", 32'sb00000000000000000000000000000001 {0 0 0};
T_51.17 ;
    %pushi/vec4 3202016416, 0, 122;
    %concati/vec4 2252399818, 0, 32;
    %concati/vec4 3637166822, 0, 32;
    %concati/vec4 3402121332, 0, 32;
    %concati/vec4 2177749413, 0, 33;
    %concati/vec4 2981134757, 0, 32;
    %concati/vec4 3095468309, 0, 32;
    %concati/vec4 2719629571, 0, 33;
    %concati/vec4 2989635890, 0, 36;
    %concati/vec4 3115955383, 0, 32;
    %concati/vec4 3460356830, 0, 34;
    %concati/vec4 3368698050, 0, 32;
    %concati/vec4 3437808356, 0, 32;
    %concati/vec4 2177734097, 0, 33;
    %concati/vec4 3518076033, 0, 32;
    %concati/vec4 2243530881, 0, 32;
    %concati/vec4 272842032, 0, 30;
    %store/vec4 v0x7fffdc13a2c0_0, 0, 641;
    %vpi_call/w 5 319 "$display", "\012", "_mrPC released : still in FETCH addressing mode after settle and PC=0" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdc137ee0_0, 0;
    %delay 1000, 0;
    %load/vec4 v0x7fffdc137f80_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_51.18, 6;
    %jmp T_51.19;
T_51.18 ;
    %vpi_call/w 5 327 "$display", "%9t ", $time, " Line:%-5d FAILED: '%b' != '%b'    : _addrmode != AMODE_PC", 32'sb00000000000000000000000101000001, v0x7fffdc137f80_0, P_0x7fffdc01ed70 {0 0 0};
    %vpi_call/w 5 328 "$finish_and_return", 32'sb00000000000000000000000000000001 {0 0 0};
T_51.19 ;
    %load/vec4 v0x7fffdc137c00_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_51.20, 6;
    %jmp T_51.21;
T_51.20 ;
    %vpi_call/w 5 328 "$display", "%9t ", $time, " Line:%-5d FAILED: '%b' != '%b'    : PCHI != 8'b0", 32'sb00000000000000000000000101000010, v0x7fffdc137c00_0, 8'b00000000 {0 0 0};
    %vpi_call/w 5 329 "$finish_and_return", 32'sb00000000000000000000000000000001 {0 0 0};
T_51.21 ;
    %load/vec4 v0x7fffdc137ce0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_51.22, 6;
    %jmp T_51.23;
T_51.22 ;
    %vpi_call/w 5 329 "$display", "%9t ", $time, " Line:%-5d FAILED: '%b' != '%b'    : PCLO != 8'b0", 32'sb00000000000000000000000101000011, v0x7fffdc137ce0_0, 8'b00000000 {0 0 0};
    %vpi_call/w 5 330 "$finish_and_return", 32'sb00000000000000000000000000000001 {0 0 0};
T_51.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdc13a0e0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdc13a0e0_0, 0;
    %delay 1000, 0;
    %load/vec4 v0x7fffdc137c00_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_51.24, 6;
    %jmp T_51.25;
T_51.24 ;
    %vpi_call/w 5 335 "$display", "%9t ", $time, " Line:%-5d FAILED: '%b' != '%b'    : PCHI != 8'b0", 32'sb00000000000000000000000101001001, v0x7fffdc137c00_0, 8'b00000000 {0 0 0};
    %vpi_call/w 5 336 "$finish_and_return", 32'sb00000000000000000000000000000001 {0 0 0};
T_51.25 ;
    %load/vec4 v0x7fffdc137ce0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_51.26, 6;
    %jmp T_51.27;
T_51.26 ;
    %vpi_call/w 5 336 "$display", "%9t ", $time, " Line:%-5d FAILED: '%b' != '%b'    : PCLO != 8'b0", 32'sb00000000000000000000000101001010, v0x7fffdc137ce0_0, 8'b00000000 {0 0 0};
    %vpi_call/w 5 337 "$finish_and_return", 32'sb00000000000000000000000000000001 {0 0 0};
T_51.27 ;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x7fffdc13a180_0, 0, 32;
T_51.28 ;
    %load/vec4 v0x7fffdc13a180_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x7fffdc13a180_0, 0, 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_51.29, 5;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdc13a0e0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdc13a0e0_0, 0;
    %vpi_call/w 5 424 "$display", "PC %2x:%2x !!!!!!!!!!!!!!!!!!!!!!!!1 %d", v0x7fffdc137c00_0, v0x7fffdc137ce0_0, v0x7fffdc13a180_0 {0 0 0};
    %jmp T_51.28;
T_51.29 ;
    %vpi_call/w 5 426 "$finish" {0 0 0};
    %end;
    .scope S_0x7fffdc0cd800;
t_0 %join;
    %end;
    .thread T_51;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "-";
    "./../control/../74138/hct74138.v";
    "./../ram/ram.v";
    "test.v";
    "./../pc/../74377/hct74377.v";
    "./../pc/pc.v";
    "./../pc/../counterReg/counterReg.v";
    "./../pc/../counterReg/../74163/hct74163.v";
    "./../control/control.v";
    "./../control/../74245/hct74245.v";
    "./../phaser/phaser.v";
    "./../phaser/../744017/hc744017.v";
    "./../phaser/../srflipflop/sr.v";
    "./../pc/../7474/hct7474.v";
    "./../74573/hct74573.v";
    "./../rom/rom.v";
