# Nice Try Lab 2 Work Plan

## Week 1

Work plan:
- (1h00m) (Monday, 8 Oct, 5:30pm) (all) make rough draft of work plan
- (0h30m) (Tuesday, 9 Oct, in class) (all) talk to teaching team about work plan, especially second part

Input conditioner module:
- (0h30m) (Tuesday, 9 Oct, 8pm) (CX) circuit diagram and testing strategy for input conditioner
- (2h00m) (Wednesday, 10 Oct, 6pm) (CM) complete `inputconditioner.v` and `inputconditioner.t.v`
- (0h15m) (Wednesday, 10 Oct, 6pm) (CM) test script
- (0h30m) (Wednesday, 10 Oct, 8pm) (all) final report description of input conditioner module

Shift register module:
- (0h30m) (Wednesday, 10 Oct, 9am) (CX) circuit diagram and testing strategy for shift register
- (2h00m) (Wednesday, 10 Oct, 6pm) (LN) complete `shiftregister.v` and `shiftregister.t.v`
- (0h30m) (Wednesday, 10 Oct, 8pm) (all) final report description of shift register module

Mid-point check-in:
- (0h15m) (Wednesday, 10 Oct, 8pm) (all) create `midpoint.v`
- (2h00m) (Wednesday, 10 Oct, 8pm) (all) write test sequence and test on FPGA
- (0h10m) (Friday, 12 Oct, in class) (all) demonstrate tests to teaching team

## Week 2

SPI memory:
- () () understand what's going on with SPI memory in general
- () () complete `spimemeory.v`
- () () create finite state machine
- () () SPI memory testing with FPGA

Report:
- () () stuff from Week 1 section
- () () finite state machine diagram and control table
- () () SPI memory testing strategy
