# Verilog_Projects
Projects completed in Verilog while in attendance at CSUF

![Total Files](https://img.shields.io/github/directory-file-count/jge162/Verilog_Projects?color=4078c0&style=for-the-badge)
![File Size](https://img.shields.io/github/repo-size/jge162/Verilog_Projects?color=4078c0&style=for-the-badge)
![Stars](https://img.shields.io/github/stars/jge162/Verilog_Projects?color=4078c0&style=for-the-badge) 
![GitHub closed pull requests](https://img.shields.io/github/issues-pr-closed/jge162/Verilog_Projects?color=red&label=Closed%20Pull%20requests&logo=GitHub&style=for-the-badge)


# Ripple_Carry_Adder
Design a ripple-carry adder (RCA) using full adders as components
<img width="925" alt="Screen Shot 2023-01-23 at 5 38 58 PM" src="https://user-images.githubusercontent.com/31228460/214195524-a938e347-66f9-4154-a43a-74b8735fcf51.png">
<img width="818" alt="Screen Shot 2023-01-23 at 5 40 28 PM" src="https://user-images.githubusercontent.com/31228460/214195675-6f03a843-8135-4774-917c-61a9c90e1266.png">

# Fibonacci Sequence 

This lab will be covering a direct mapped cache, processor and main memory. The program that I opted to use to compile this lab was Modelsim Quartus from Intel because Vivado failed to simulate on Vivado.  

<img width="839" alt="Screenshot 2023-01-24 at 12 07 33 AM" src="https://user-images.githubusercontent.com/31228460/214241289-0b975eaa-04fd-4320-86b1-a67e74451250.png">

