<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_adc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_adc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_ADC_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_ADC_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 ADC</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Analog-to-Digital Converter</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_ADC_SC1n - ADC Status and Control Registers 1</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_ADC_CFG1 - ADC Configuration Register 1</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_ADC_CFG2 - ADC Configuration Register 2</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_ADC_Rn - ADC Data Result Register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_ADC_CV1 - Compare Value Registers</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_ADC_CV2 - Compare Value Registers</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - HW_ADC_SC2 - Status and Control Register 2</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - HW_ADC_SC3 - Status and Control Register 3</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * - HW_ADC_OFS - ADC Offset Correction Register</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * - HW_ADC_PG - ADC Plus-Side Gain Register</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * - HW_ADC_MG - ADC Minus-Side Gain Register</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * - HW_ADC_CLPD - ADC Plus-Side General Calibration Value Register</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * - HW_ADC_CLPS - ADC Plus-Side General Calibration Value Register</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * - HW_ADC_CLP4 - ADC Plus-Side General Calibration Value Register</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * - HW_ADC_CLP3 - ADC Plus-Side General Calibration Value Register</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * - HW_ADC_CLP2 - ADC Plus-Side General Calibration Value Register</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * - HW_ADC_CLP1 - ADC Plus-Side General Calibration Value Register</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * - HW_ADC_CLP0 - ADC Plus-Side General Calibration Value Register</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * - HW_ADC_CLMD - ADC Minus-Side General Calibration Value Register</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * - HW_ADC_CLMS - ADC Minus-Side General Calibration Value Register</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> * - HW_ADC_CLM4 - ADC Minus-Side General Calibration Value Register</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> * - HW_ADC_CLM3 - ADC Minus-Side General Calibration Value Register</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> * - HW_ADC_CLM2 - ADC Minus-Side General Calibration Value Register</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> * - HW_ADC_CLM1 - ADC Minus-Side General Calibration Value Register</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> * - HW_ADC_CLM0 - ADC Minus-Side General Calibration Value Register</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> * - hw_adc_t - Struct containing all module registers.</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define HW_ADC_INSTANCE_COUNT (2U) </span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define HW_ADC0 (0U) </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define HW_ADC1 (1U) </span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> * HW_ADC_SC1n - ADC Status and Control Registers 1</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="union__hw__adc__sc1n.html">  152</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__sc1n.html">_hw_adc_sc1n</a></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;{</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    uint32_t U;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html">  155</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html">_hw_adc_sc1n_bitfields</a></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    {</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#a9a8033da3eb7a122c3dad990b673e641">  157</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#a9a8033da3eb7a122c3dad990b673e641">ADCH</a> : 5;             </div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#a80c7eaa28025a9635c3ca8a43a478d70">  158</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#a80c7eaa28025a9635c3ca8a43a478d70">DIFF</a> : 1;             </div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#a5940f48897e0dab3d761fdce5e4b2215">  159</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#a5940f48897e0dab3d761fdce5e4b2215">AIEN</a> : 1;             </div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#a1ab11e64f20c8225342f07bb802c1058">  160</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#a1ab11e64f20c8225342f07bb802c1058">COCO</a> : 1;             </div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">  161</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 24;       </div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    } B;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;} <a class="code" href="union__hw__adc__sc1n.html">hw_adc_sc1n_t</a>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define HW_ADC_SC1n_COUNT (2U)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define HW_ADC_SC1n_ADDR(x, n)   ((x) + 0x0U + (0x4U * (n)))</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define HW_ADC_SC1n(x, n)        (*(__IO hw_adc_sc1n_t *) HW_ADC_SC1n_ADDR(x, n))</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define HW_ADC_SC1n_RD(x, n)     (HW_ADC_SC1n(x, n).U)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define HW_ADC_SC1n_WR(x, n, v)  (HW_ADC_SC1n(x, n).U = (v))</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define HW_ADC_SC1n_SET(x, n, v) (HW_ADC_SC1n_WR(x, n, HW_ADC_SC1n_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define HW_ADC_SC1n_CLR(x, n, v) (HW_ADC_SC1n_WR(x, n, HW_ADC_SC1n_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define HW_ADC_SC1n_TOG(x, n, v) (HW_ADC_SC1n_WR(x, n, HW_ADC_SC1n_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_SC1n bitfields</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define BP_ADC_SC1n_ADCH     (0U)          </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define BM_ADC_SC1n_ADCH     (0x0000001FU) </span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define BS_ADC_SC1n_ADCH     (5U)          </span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define BR_ADC_SC1n_ADCH(x, n) (HW_ADC_SC1n(x, n).B.ADCH)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define BF_ADC_SC1n_ADCH(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_SC1n_ADCH) &amp; BM_ADC_SC1n_ADCH)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define BW_ADC_SC1n_ADCH(x, n, v) (HW_ADC_SC1n_WR(x, n, (HW_ADC_SC1n_RD(x, n) &amp; ~BM_ADC_SC1n_ADCH) | BF_ADC_SC1n_ADCH(v)))</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define BP_ADC_SC1n_DIFF     (5U)          </span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define BM_ADC_SC1n_DIFF     (0x00000020U) </span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define BS_ADC_SC1n_DIFF     (1U)          </span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define BR_ADC_SC1n_DIFF(x, n) (BITBAND_ACCESS32(HW_ADC_SC1n_ADDR(x, n), BP_ADC_SC1n_DIFF))</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define BF_ADC_SC1n_DIFF(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_SC1n_DIFF) &amp; BM_ADC_SC1n_DIFF)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define BW_ADC_SC1n_DIFF(x, n, v) (BITBAND_ACCESS32(HW_ADC_SC1n_ADDR(x, n), BP_ADC_SC1n_DIFF) = (v))</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define BP_ADC_SC1n_AIEN     (6U)          </span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define BM_ADC_SC1n_AIEN     (0x00000040U) </span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define BS_ADC_SC1n_AIEN     (1U)          </span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define BR_ADC_SC1n_AIEN(x, n) (BITBAND_ACCESS32(HW_ADC_SC1n_ADDR(x, n), BP_ADC_SC1n_AIEN))</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define BF_ADC_SC1n_AIEN(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_SC1n_AIEN) &amp; BM_ADC_SC1n_AIEN)</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define BW_ADC_SC1n_AIEN(x, n, v) (BITBAND_ACCESS32(HW_ADC_SC1n_ADDR(x, n), BP_ADC_SC1n_AIEN) = (v))</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define BP_ADC_SC1n_COCO     (7U)          </span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define BM_ADC_SC1n_COCO     (0x00000080U) </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define BS_ADC_SC1n_COCO     (1U)          </span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define BR_ADC_SC1n_COCO(x, n) (BITBAND_ACCESS32(HW_ADC_SC1n_ADDR(x, n), BP_ADC_SC1n_COCO))</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"> * HW_ADC_CFG1 - ADC Configuration Register 1</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="union__hw__adc__cfg1.html">  348</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__cfg1.html">_hw_adc_cfg1</a></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;{</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    uint32_t U;</div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields.html">  351</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields.html">_hw_adc_cfg1_bitfields</a></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    {</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields.html#a1f3e0e8dc8cc5078e2aa72624cbf1aeb">  353</a></span>&#160;        uint32_t ADICLK : 2;           </div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields.html#a5e7efe4e01650b23477f25c2c7f4493e">  354</a></span>&#160;        uint32_t MODE : 2;             </div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields.html#a765571e3dc18c45f864323fdabf6729a">  355</a></span>&#160;        uint32_t ADLSMP : 1;           </div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields.html#afcde1a9bbd001e795665131c44e91d86">  356</a></span>&#160;        uint32_t ADIV : 2;             </div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields.html#a92962d15eb818c2071afb6911dbceb81">  357</a></span>&#160;        uint32_t ADLPC : 1;            </div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields.html#aced0e1db3a32dc2a9b64a1f0353f0cdd">  358</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 24;       </div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    } B;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;} <a class="code" href="union__hw__adc__cfg1.html">hw_adc_cfg1_t</a>;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define HW_ADC_CFG1_ADDR(x)      ((x) + 0x8U)</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define HW_ADC_CFG1(x)           (*(__IO hw_adc_cfg1_t *) HW_ADC_CFG1_ADDR(x))</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define HW_ADC_CFG1_RD(x)        (HW_ADC_CFG1(x).U)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define HW_ADC_CFG1_WR(x, v)     (HW_ADC_CFG1(x).U = (v))</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define HW_ADC_CFG1_SET(x, v)    (HW_ADC_CFG1_WR(x, HW_ADC_CFG1_RD(x) |  (v)))</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define HW_ADC_CFG1_CLR(x, v)    (HW_ADC_CFG1_WR(x, HW_ADC_CFG1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define HW_ADC_CFG1_TOG(x, v)    (HW_ADC_CFG1_WR(x, HW_ADC_CFG1_RD(x) ^  (v)))</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CFG1 bitfields</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define BP_ADC_CFG1_ADICLK   (0U)          </span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define BM_ADC_CFG1_ADICLK   (0x00000003U) </span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define BS_ADC_CFG1_ADICLK   (2U)          </span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define BR_ADC_CFG1_ADICLK(x) (HW_ADC_CFG1(x).B.ADICLK)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define BF_ADC_CFG1_ADICLK(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CFG1_ADICLK) &amp; BM_ADC_CFG1_ADICLK)</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define BW_ADC_CFG1_ADICLK(x, v) (HW_ADC_CFG1_WR(x, (HW_ADC_CFG1_RD(x) &amp; ~BM_ADC_CFG1_ADICLK) | BF_ADC_CFG1_ADICLK(v)))</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define BP_ADC_CFG1_MODE     (2U)          </span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define BM_ADC_CFG1_MODE     (0x0000000CU) </span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define BS_ADC_CFG1_MODE     (2U)          </span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define BR_ADC_CFG1_MODE(x)  (HW_ADC_CFG1(x).B.MODE)</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define BF_ADC_CFG1_MODE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CFG1_MODE) &amp; BM_ADC_CFG1_MODE)</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define BW_ADC_CFG1_MODE(x, v) (HW_ADC_CFG1_WR(x, (HW_ADC_CFG1_RD(x) &amp; ~BM_ADC_CFG1_MODE) | BF_ADC_CFG1_MODE(v)))</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define BP_ADC_CFG1_ADLSMP   (4U)          </span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define BM_ADC_CFG1_ADLSMP   (0x00000010U) </span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define BS_ADC_CFG1_ADLSMP   (1U)          </span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define BR_ADC_CFG1_ADLSMP(x) (BITBAND_ACCESS32(HW_ADC_CFG1_ADDR(x), BP_ADC_CFG1_ADLSMP))</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define BF_ADC_CFG1_ADLSMP(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CFG1_ADLSMP) &amp; BM_ADC_CFG1_ADLSMP)</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define BW_ADC_CFG1_ADLSMP(x, v) (BITBAND_ACCESS32(HW_ADC_CFG1_ADDR(x), BP_ADC_CFG1_ADLSMP) = (v))</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define BP_ADC_CFG1_ADIV     (5U)          </span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define BM_ADC_CFG1_ADIV     (0x00000060U) </span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define BS_ADC_CFG1_ADIV     (2U)          </span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define BR_ADC_CFG1_ADIV(x)  (HW_ADC_CFG1(x).B.ADIV)</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define BF_ADC_CFG1_ADIV(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CFG1_ADIV) &amp; BM_ADC_CFG1_ADIV)</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define BW_ADC_CFG1_ADIV(x, v) (HW_ADC_CFG1_WR(x, (HW_ADC_CFG1_RD(x) &amp; ~BM_ADC_CFG1_ADIV) | BF_ADC_CFG1_ADIV(v)))</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define BP_ADC_CFG1_ADLPC    (7U)          </span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define BM_ADC_CFG1_ADLPC    (0x00000080U) </span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define BS_ADC_CFG1_ADLPC    (1U)          </span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define BR_ADC_CFG1_ADLPC(x) (BITBAND_ACCESS32(HW_ADC_CFG1_ADDR(x), BP_ADC_CFG1_ADLPC))</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define BF_ADC_CFG1_ADLPC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CFG1_ADLPC) &amp; BM_ADC_CFG1_ADLPC)</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define BW_ADC_CFG1_ADLPC(x, v) (BITBAND_ACCESS32(HW_ADC_CFG1_ADDR(x), BP_ADC_CFG1_ADLPC) = (v))</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment"> * HW_ADC_CFG2 - ADC Configuration Register 2</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="union__hw__adc__cfg2.html">  537</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__cfg2.html">_hw_adc_cfg2</a></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;{</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    uint32_t U;</div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields.html">  540</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields.html">_hw_adc_cfg2_bitfields</a></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    {</div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields.html#a07ae2b4f85c1ea830865629171563839">  542</a></span>&#160;        uint32_t ADLSTS : 2;           </div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields.html#a49fcc455b9f44002505aa30c3485e2df">  543</a></span>&#160;        uint32_t ADHSC : 1;            </div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields.html#a513579d889ea00f33a7e2cca1b5e5efe">  544</a></span>&#160;        uint32_t ADACKEN : 1;          </div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields.html#a6aee43ed7fc373cb381eb1c441316991">  545</a></span>&#160;        uint32_t MUXSEL : 1;           </div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields.html#a954acbb2c955057b104e9c8790cdb4fb">  546</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 27;       </div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    } B;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;} <a class="code" href="union__hw__adc__cfg2.html">hw_adc_cfg2_t</a>;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define HW_ADC_CFG2_ADDR(x)      ((x) + 0xCU)</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define HW_ADC_CFG2(x)           (*(__IO hw_adc_cfg2_t *) HW_ADC_CFG2_ADDR(x))</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define HW_ADC_CFG2_RD(x)        (HW_ADC_CFG2(x).U)</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define HW_ADC_CFG2_WR(x, v)     (HW_ADC_CFG2(x).U = (v))</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define HW_ADC_CFG2_SET(x, v)    (HW_ADC_CFG2_WR(x, HW_ADC_CFG2_RD(x) |  (v)))</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define HW_ADC_CFG2_CLR(x, v)    (HW_ADC_CFG2_WR(x, HW_ADC_CFG2_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define HW_ADC_CFG2_TOG(x, v)    (HW_ADC_CFG2_WR(x, HW_ADC_CFG2_RD(x) ^  (v)))</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CFG2 bitfields</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define BP_ADC_CFG2_ADLSTS   (0U)          </span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define BM_ADC_CFG2_ADLSTS   (0x00000003U) </span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define BS_ADC_CFG2_ADLSTS   (2U)          </span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define BR_ADC_CFG2_ADLSTS(x) (HW_ADC_CFG2(x).B.ADLSTS)</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define BF_ADC_CFG2_ADLSTS(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CFG2_ADLSTS) &amp; BM_ADC_CFG2_ADLSTS)</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define BW_ADC_CFG2_ADLSTS(x, v) (HW_ADC_CFG2_WR(x, (HW_ADC_CFG2_RD(x) &amp; ~BM_ADC_CFG2_ADLSTS) | BF_ADC_CFG2_ADLSTS(v)))</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define BP_ADC_CFG2_ADHSC    (2U)          </span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define BM_ADC_CFG2_ADHSC    (0x00000004U) </span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define BS_ADC_CFG2_ADHSC    (1U)          </span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define BR_ADC_CFG2_ADHSC(x) (BITBAND_ACCESS32(HW_ADC_CFG2_ADDR(x), BP_ADC_CFG2_ADHSC))</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define BF_ADC_CFG2_ADHSC(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CFG2_ADHSC) &amp; BM_ADC_CFG2_ADHSC)</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define BW_ADC_CFG2_ADHSC(x, v) (BITBAND_ACCESS32(HW_ADC_CFG2_ADDR(x), BP_ADC_CFG2_ADHSC) = (v))</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define BP_ADC_CFG2_ADACKEN  (3U)          </span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define BM_ADC_CFG2_ADACKEN  (0x00000008U) </span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define BS_ADC_CFG2_ADACKEN  (1U)          </span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define BR_ADC_CFG2_ADACKEN(x) (BITBAND_ACCESS32(HW_ADC_CFG2_ADDR(x), BP_ADC_CFG2_ADACKEN))</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define BF_ADC_CFG2_ADACKEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CFG2_ADACKEN) &amp; BM_ADC_CFG2_ADACKEN)</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define BW_ADC_CFG2_ADACKEN(x, v) (BITBAND_ACCESS32(HW_ADC_CFG2_ADDR(x), BP_ADC_CFG2_ADACKEN) = (v))</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define BP_ADC_CFG2_MUXSEL   (4U)          </span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define BM_ADC_CFG2_MUXSEL   (0x00000010U) </span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define BS_ADC_CFG2_MUXSEL   (1U)          </span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define BR_ADC_CFG2_MUXSEL(x) (BITBAND_ACCESS32(HW_ADC_CFG2_ADDR(x), BP_ADC_CFG2_MUXSEL))</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define BF_ADC_CFG2_MUXSEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CFG2_MUXSEL) &amp; BM_ADC_CFG2_MUXSEL)</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define BW_ADC_CFG2_MUXSEL(x, v) (BITBAND_ACCESS32(HW_ADC_CFG2_ADDR(x), BP_ADC_CFG2_MUXSEL) = (v))</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment"> * HW_ADC_Rn - ADC Data Result Register</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="union__hw__adc__rn.html">  712</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__rn.html">_hw_adc_rn</a></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;{</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    uint32_t U;</div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="struct__hw__adc__rn_1_1__hw__adc__rn__bitfields.html">  715</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__rn_1_1__hw__adc__rn__bitfields.html">_hw_adc_rn_bitfields</a></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    {</div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="struct__hw__adc__rn_1_1__hw__adc__rn__bitfields.html#a9db99992ceef769dbff4d7dcdeadd32d">  717</a></span>&#160;        uint32_t D : 16;               </div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="struct__hw__adc__rn_1_1__hw__adc__rn__bitfields.html#a77b3db2914be205381a26874f3c24bc1">  718</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 16;       </div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    } B;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;} <a class="code" href="union__hw__adc__rn.html">hw_adc_rn_t</a>;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define HW_ADC_Rn_COUNT (2U)</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define HW_ADC_Rn_ADDR(x, n)     ((x) + 0x10U + (0x4U * (n)))</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define HW_ADC_Rn(x, n)          (*(__I hw_adc_rn_t *) HW_ADC_Rn_ADDR(x, n))</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define HW_ADC_Rn_RD(x, n)       (HW_ADC_Rn(x, n).U)</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_Rn bitfields</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define BP_ADC_Rn_D          (0U)          </span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define BM_ADC_Rn_D          (0x0000FFFFU) </span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define BS_ADC_Rn_D          (16U)         </span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define BR_ADC_Rn_D(x, n)    (HW_ADC_Rn(x, n).B.D)</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment"> * HW_ADC_CV1 - Compare Value Registers</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="union__hw__adc__cv1.html">  768</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__cv1.html">_hw_adc_cv1</a></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;{</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    uint32_t U;</div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="struct__hw__adc__cv1_1_1__hw__adc__cv1__bitfields.html">  771</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__cv1_1_1__hw__adc__cv1__bitfields.html">_hw_adc_cv1_bitfields</a></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    {</div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="struct__hw__adc__cv1_1_1__hw__adc__cv1__bitfields.html#ace126b24fbcbfe6d18d4e1a179a4e901">  773</a></span>&#160;        uint32_t CV : 16;              </div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="struct__hw__adc__cv1_1_1__hw__adc__cv1__bitfields.html#a26238fc7824125d0d1201b088e9f14e2">  774</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 16;       </div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    } B;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;} <a class="code" href="union__hw__adc__cv1.html">hw_adc_cv1_t</a>;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define HW_ADC_CV1_ADDR(x)       ((x) + 0x18U)</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define HW_ADC_CV1(x)            (*(__IO hw_adc_cv1_t *) HW_ADC_CV1_ADDR(x))</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define HW_ADC_CV1_RD(x)         (HW_ADC_CV1(x).U)</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define HW_ADC_CV1_WR(x, v)      (HW_ADC_CV1(x).U = (v))</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define HW_ADC_CV1_SET(x, v)     (HW_ADC_CV1_WR(x, HW_ADC_CV1_RD(x) |  (v)))</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define HW_ADC_CV1_CLR(x, v)     (HW_ADC_CV1_WR(x, HW_ADC_CV1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define HW_ADC_CV1_TOG(x, v)     (HW_ADC_CV1_WR(x, HW_ADC_CV1_RD(x) ^  (v)))</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CV1 bitfields</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define BP_ADC_CV1_CV        (0U)          </span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define BM_ADC_CV1_CV        (0x0000FFFFU) </span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define BS_ADC_CV1_CV        (16U)         </span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define BR_ADC_CV1_CV(x)     (HW_ADC_CV1(x).B.CV)</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define BF_ADC_CV1_CV(v)     ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CV1_CV) &amp; BM_ADC_CV1_CV)</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define BW_ADC_CV1_CV(x, v)  (HW_ADC_CV1_WR(x, (HW_ADC_CV1_RD(x) &amp; ~BM_ADC_CV1_CV) | BF_ADC_CV1_CV(v)))</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment"> * HW_ADC_CV2 - Compare Value Registers</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="union__hw__adc__cv2.html">  832</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__cv2.html">_hw_adc_cv2</a></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;{</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    uint32_t U;</div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="struct__hw__adc__cv2_1_1__hw__adc__cv2__bitfields.html">  835</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__cv2_1_1__hw__adc__cv2__bitfields.html">_hw_adc_cv2_bitfields</a></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    {</div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="struct__hw__adc__cv2_1_1__hw__adc__cv2__bitfields.html#afc31543312cd3e32183666bb03077738">  837</a></span>&#160;        uint32_t CV : 16;              </div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="struct__hw__adc__cv2_1_1__hw__adc__cv2__bitfields.html#a3a109abaf02b9cd536b5e57be772825b">  838</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 16;       </div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    } B;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;} <a class="code" href="union__hw__adc__cv2.html">hw_adc_cv2_t</a>;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define HW_ADC_CV2_ADDR(x)       ((x) + 0x1CU)</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define HW_ADC_CV2(x)            (*(__IO hw_adc_cv2_t *) HW_ADC_CV2_ADDR(x))</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define HW_ADC_CV2_RD(x)         (HW_ADC_CV2(x).U)</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define HW_ADC_CV2_WR(x, v)      (HW_ADC_CV2(x).U = (v))</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define HW_ADC_CV2_SET(x, v)     (HW_ADC_CV2_WR(x, HW_ADC_CV2_RD(x) |  (v)))</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define HW_ADC_CV2_CLR(x, v)     (HW_ADC_CV2_WR(x, HW_ADC_CV2_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define HW_ADC_CV2_TOG(x, v)     (HW_ADC_CV2_WR(x, HW_ADC_CV2_RD(x) ^  (v)))</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CV2 bitfields</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define BP_ADC_CV2_CV        (0U)          </span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define BM_ADC_CV2_CV        (0x0000FFFFU) </span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define BS_ADC_CV2_CV        (16U)         </span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define BR_ADC_CV2_CV(x)     (HW_ADC_CV2(x).B.CV)</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define BF_ADC_CV2_CV(v)     ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CV2_CV) &amp; BM_ADC_CV2_CV)</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define BW_ADC_CV2_CV(x, v)  (HW_ADC_CV2_WR(x, (HW_ADC_CV2_RD(x) &amp; ~BM_ADC_CV2_CV) | BF_ADC_CV2_CV(v)))</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment"> * HW_ADC_SC2 - Status and Control Register 2</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="union__hw__adc__sc2.html">  891</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__sc2.html">_hw_adc_sc2</a></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;{</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    uint32_t U;</div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc2_1_1__hw__adc__sc2__bitfields.html">  894</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__sc2_1_1__hw__adc__sc2__bitfields.html">_hw_adc_sc2_bitfields</a></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    {</div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc2_1_1__hw__adc__sc2__bitfields.html#a3d9281aa34cc80265a57a153d02446fb">  896</a></span>&#160;        uint32_t REFSEL : 2;           </div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc2_1_1__hw__adc__sc2__bitfields.html#a7375be1b61219135dfdb3ca5e5a1e9ac">  897</a></span>&#160;        uint32_t DMAEN : 1;            </div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc2_1_1__hw__adc__sc2__bitfields.html#a538e0345e9881deb07ccefedb061b06e">  898</a></span>&#160;        uint32_t ACREN : 1;            </div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc2_1_1__hw__adc__sc2__bitfields.html#a4855c44d5aa7c5ac672e45cb666f7b92">  899</a></span>&#160;        uint32_t ACFGT : 1;            </div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc2_1_1__hw__adc__sc2__bitfields.html#a12089dac8dbb16a7c44bdd6c0f4de282">  900</a></span>&#160;        uint32_t ACFE : 1;             </div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc2_1_1__hw__adc__sc2__bitfields.html#ad8fb509999f4eef0853e961883f70247">  901</a></span>&#160;        uint32_t ADTRG : 1;            </div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc2_1_1__hw__adc__sc2__bitfields.html#accc71697ec693fde2436e2ebedd20128">  902</a></span>&#160;        uint32_t ADACT : 1;            </div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc2_1_1__hw__adc__sc2__bitfields.html#a6101b8604a8ee115ad068f1eb15af8ce">  903</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 24;       </div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    } B;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;} <a class="code" href="union__hw__adc__sc2.html">hw_adc_sc2_t</a>;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define HW_ADC_SC2_ADDR(x)       ((x) + 0x20U)</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define HW_ADC_SC2(x)            (*(__IO hw_adc_sc2_t *) HW_ADC_SC2_ADDR(x))</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define HW_ADC_SC2_RD(x)         (HW_ADC_SC2(x).U)</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define HW_ADC_SC2_WR(x, v)      (HW_ADC_SC2(x).U = (v))</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define HW_ADC_SC2_SET(x, v)     (HW_ADC_SC2_WR(x, HW_ADC_SC2_RD(x) |  (v)))</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define HW_ADC_SC2_CLR(x, v)     (HW_ADC_SC2_WR(x, HW_ADC_SC2_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define HW_ADC_SC2_TOG(x, v)     (HW_ADC_SC2_WR(x, HW_ADC_SC2_RD(x) ^  (v)))</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_SC2 bitfields</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define BP_ADC_SC2_REFSEL    (0U)          </span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define BM_ADC_SC2_REFSEL    (0x00000003U) </span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define BS_ADC_SC2_REFSEL    (2U)          </span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define BR_ADC_SC2_REFSEL(x) (HW_ADC_SC2(x).B.REFSEL)</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define BF_ADC_SC2_REFSEL(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_SC2_REFSEL) &amp; BM_ADC_SC2_REFSEL)</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define BW_ADC_SC2_REFSEL(x, v) (HW_ADC_SC2_WR(x, (HW_ADC_SC2_RD(x) &amp; ~BM_ADC_SC2_REFSEL) | BF_ADC_SC2_REFSEL(v)))</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define BP_ADC_SC2_DMAEN     (2U)          </span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define BM_ADC_SC2_DMAEN     (0x00000004U) </span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define BS_ADC_SC2_DMAEN     (1U)          </span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define BR_ADC_SC2_DMAEN(x)  (BITBAND_ACCESS32(HW_ADC_SC2_ADDR(x), BP_ADC_SC2_DMAEN))</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define BF_ADC_SC2_DMAEN(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_SC2_DMAEN) &amp; BM_ADC_SC2_DMAEN)</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define BW_ADC_SC2_DMAEN(x, v) (BITBAND_ACCESS32(HW_ADC_SC2_ADDR(x), BP_ADC_SC2_DMAEN) = (v))</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define BP_ADC_SC2_ACREN     (3U)          </span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define BM_ADC_SC2_ACREN     (0x00000008U) </span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define BS_ADC_SC2_ACREN     (1U)          </span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define BR_ADC_SC2_ACREN(x)  (BITBAND_ACCESS32(HW_ADC_SC2_ADDR(x), BP_ADC_SC2_ACREN))</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define BF_ADC_SC2_ACREN(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_SC2_ACREN) &amp; BM_ADC_SC2_ACREN)</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define BW_ADC_SC2_ACREN(x, v) (BITBAND_ACCESS32(HW_ADC_SC2_ADDR(x), BP_ADC_SC2_ACREN) = (v))</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define BP_ADC_SC2_ACFGT     (4U)          </span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define BM_ADC_SC2_ACFGT     (0x00000010U) </span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define BS_ADC_SC2_ACFGT     (1U)          </span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define BR_ADC_SC2_ACFGT(x)  (BITBAND_ACCESS32(HW_ADC_SC2_ADDR(x), BP_ADC_SC2_ACFGT))</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define BF_ADC_SC2_ACFGT(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_SC2_ACFGT) &amp; BM_ADC_SC2_ACFGT)</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define BW_ADC_SC2_ACFGT(x, v) (BITBAND_ACCESS32(HW_ADC_SC2_ADDR(x), BP_ADC_SC2_ACFGT) = (v))</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define BP_ADC_SC2_ACFE      (5U)          </span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define BM_ADC_SC2_ACFE      (0x00000020U) </span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define BS_ADC_SC2_ACFE      (1U)          </span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define BR_ADC_SC2_ACFE(x)   (BITBAND_ACCESS32(HW_ADC_SC2_ADDR(x), BP_ADC_SC2_ACFE))</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define BF_ADC_SC2_ACFE(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_SC2_ACFE) &amp; BM_ADC_SC2_ACFE)</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define BW_ADC_SC2_ACFE(x, v) (BITBAND_ACCESS32(HW_ADC_SC2_ADDR(x), BP_ADC_SC2_ACFE) = (v))</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define BP_ADC_SC2_ADTRG     (6U)          </span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define BM_ADC_SC2_ADTRG     (0x00000040U) </span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define BS_ADC_SC2_ADTRG     (1U)          </span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define BR_ADC_SC2_ADTRG(x)  (BITBAND_ACCESS32(HW_ADC_SC2_ADDR(x), BP_ADC_SC2_ADTRG))</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define BF_ADC_SC2_ADTRG(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_SC2_ADTRG) &amp; BM_ADC_SC2_ADTRG)</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define BW_ADC_SC2_ADTRG(x, v) (BITBAND_ACCESS32(HW_ADC_SC2_ADDR(x), BP_ADC_SC2_ADTRG) = (v))</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define BP_ADC_SC2_ADACT     (7U)          </span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define BM_ADC_SC2_ADACT     (0x00000080U) </span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define BS_ADC_SC2_ADACT     (1U)          </span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define BR_ADC_SC2_ADACT(x)  (BITBAND_ACCESS32(HW_ADC_SC2_ADDR(x), BP_ADC_SC2_ADACT))</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment"> * HW_ADC_SC3 - Status and Control Register 3</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="union__hw__adc__sc3.html"> 1118</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__sc3.html">_hw_adc_sc3</a></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;{</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    uint32_t U;</div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc3_1_1__hw__adc__sc3__bitfields.html"> 1121</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__sc3_1_1__hw__adc__sc3__bitfields.html">_hw_adc_sc3_bitfields</a></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    {</div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc3_1_1__hw__adc__sc3__bitfields.html#acd530315d997b7e8067f4a8135ee33c1"> 1123</a></span>&#160;        uint32_t AVGS : 2;             </div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc3_1_1__hw__adc__sc3__bitfields.html#a029515f723f30d9c4f3f133577e67a95"> 1124</a></span>&#160;        uint32_t AVGE : 1;             </div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc3_1_1__hw__adc__sc3__bitfields.html#ab78c6bbc05915c154b5c6428b379c54d"> 1125</a></span>&#160;        uint32_t ADCO : 1;             </div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc3_1_1__hw__adc__sc3__bitfields.html#ad08ac67386f43da951c582b90097af84"> 1126</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 2;        </div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc3_1_1__hw__adc__sc3__bitfields.html#af56bcb1d3324d34ee0780e24b4335578"> 1127</a></span>&#160;        uint32_t CALF : 1;             </div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc3_1_1__hw__adc__sc3__bitfields.html#a494982a33e12b2b825d1ca226a9d4a2c"> 1128</a></span>&#160;        uint32_t CAL : 1;              </div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="struct__hw__adc__sc3_1_1__hw__adc__sc3__bitfields.html#a738e9ad7e008601c18703096b7637ac9"> 1129</a></span>&#160;        uint32_t RESERVED1 : 24;       </div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    } B;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;} <a class="code" href="union__hw__adc__sc3.html">hw_adc_sc3_t</a>;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define HW_ADC_SC3_ADDR(x)       ((x) + 0x24U)</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define HW_ADC_SC3(x)            (*(__IO hw_adc_sc3_t *) HW_ADC_SC3_ADDR(x))</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define HW_ADC_SC3_RD(x)         (HW_ADC_SC3(x).U)</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define HW_ADC_SC3_WR(x, v)      (HW_ADC_SC3(x).U = (v))</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define HW_ADC_SC3_SET(x, v)     (HW_ADC_SC3_WR(x, HW_ADC_SC3_RD(x) |  (v)))</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define HW_ADC_SC3_CLR(x, v)     (HW_ADC_SC3_WR(x, HW_ADC_SC3_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define HW_ADC_SC3_TOG(x, v)     (HW_ADC_SC3_WR(x, HW_ADC_SC3_RD(x) ^  (v)))</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_SC3 bitfields</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define BP_ADC_SC3_AVGS      (0U)          </span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define BM_ADC_SC3_AVGS      (0x00000003U) </span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define BS_ADC_SC3_AVGS      (2U)          </span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define BR_ADC_SC3_AVGS(x)   (HW_ADC_SC3(x).B.AVGS)</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define BF_ADC_SC3_AVGS(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_SC3_AVGS) &amp; BM_ADC_SC3_AVGS)</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define BW_ADC_SC3_AVGS(x, v) (HW_ADC_SC3_WR(x, (HW_ADC_SC3_RD(x) &amp; ~BM_ADC_SC3_AVGS) | BF_ADC_SC3_AVGS(v)))</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define BP_ADC_SC3_AVGE      (2U)          </span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define BM_ADC_SC3_AVGE      (0x00000004U) </span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define BS_ADC_SC3_AVGE      (1U)          </span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define BR_ADC_SC3_AVGE(x)   (BITBAND_ACCESS32(HW_ADC_SC3_ADDR(x), BP_ADC_SC3_AVGE))</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define BF_ADC_SC3_AVGE(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_SC3_AVGE) &amp; BM_ADC_SC3_AVGE)</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define BW_ADC_SC3_AVGE(x, v) (BITBAND_ACCESS32(HW_ADC_SC3_ADDR(x), BP_ADC_SC3_AVGE) = (v))</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define BP_ADC_SC3_ADCO      (3U)          </span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">#define BM_ADC_SC3_ADCO      (0x00000008U) </span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define BS_ADC_SC3_ADCO      (1U)          </span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define BR_ADC_SC3_ADCO(x)   (BITBAND_ACCESS32(HW_ADC_SC3_ADDR(x), BP_ADC_SC3_ADCO))</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define BF_ADC_SC3_ADCO(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_SC3_ADCO) &amp; BM_ADC_SC3_ADCO)</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define BW_ADC_SC3_ADCO(x, v) (BITBAND_ACCESS32(HW_ADC_SC3_ADDR(x), BP_ADC_SC3_ADCO) = (v))</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define BP_ADC_SC3_CALF      (6U)          </span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define BM_ADC_SC3_CALF      (0x00000040U) </span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define BS_ADC_SC3_CALF      (1U)          </span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#define BR_ADC_SC3_CALF(x)   (BITBAND_ACCESS32(HW_ADC_SC3_ADDR(x), BP_ADC_SC3_CALF))</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define BP_ADC_SC3_CAL       (7U)          </span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define BM_ADC_SC3_CAL       (0x00000080U) </span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define BS_ADC_SC3_CAL       (1U)          </span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define BR_ADC_SC3_CAL(x)    (BITBAND_ACCESS32(HW_ADC_SC3_ADDR(x), BP_ADC_SC3_CAL))</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define BF_ADC_SC3_CAL(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_SC3_CAL) &amp; BM_ADC_SC3_CAL)</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define BW_ADC_SC3_CAL(x, v) (BITBAND_ACCESS32(HW_ADC_SC3_ADDR(x), BP_ADC_SC3_CAL) = (v))</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment"> * HW_ADC_OFS - ADC Offset Correction Register</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;</div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="union__hw__adc__ofs.html"> 1289</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__ofs.html">_hw_adc_ofs</a></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;{</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    uint32_t U;</div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="struct__hw__adc__ofs_1_1__hw__adc__ofs__bitfields.html"> 1292</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__ofs_1_1__hw__adc__ofs__bitfields.html">_hw_adc_ofs_bitfields</a></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    {</div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="struct__hw__adc__ofs_1_1__hw__adc__ofs__bitfields.html#af4a1295133f0086198a84b71ab525435"> 1294</a></span>&#160;        uint32_t OFS : 16;             </div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="struct__hw__adc__ofs_1_1__hw__adc__ofs__bitfields.html#a848c44c4c6a0a74a8a58510e316b0282"> 1295</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 16;       </div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    } B;</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;} <a class="code" href="union__hw__adc__ofs.html">hw_adc_ofs_t</a>;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define HW_ADC_OFS_ADDR(x)       ((x) + 0x28U)</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#define HW_ADC_OFS(x)            (*(__IO hw_adc_ofs_t *) HW_ADC_OFS_ADDR(x))</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define HW_ADC_OFS_RD(x)         (HW_ADC_OFS(x).U)</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define HW_ADC_OFS_WR(x, v)      (HW_ADC_OFS(x).U = (v))</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#define HW_ADC_OFS_SET(x, v)     (HW_ADC_OFS_WR(x, HW_ADC_OFS_RD(x) |  (v)))</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define HW_ADC_OFS_CLR(x, v)     (HW_ADC_OFS_WR(x, HW_ADC_OFS_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#define HW_ADC_OFS_TOG(x, v)     (HW_ADC_OFS_WR(x, HW_ADC_OFS_RD(x) ^  (v)))</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_OFS bitfields</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define BP_ADC_OFS_OFS       (0U)          </span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#define BM_ADC_OFS_OFS       (0x0000FFFFU) </span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#define BS_ADC_OFS_OFS       (16U)         </span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define BR_ADC_OFS_OFS(x)    (HW_ADC_OFS(x).B.OFS)</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define BF_ADC_OFS_OFS(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_OFS_OFS) &amp; BM_ADC_OFS_OFS)</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define BW_ADC_OFS_OFS(x, v) (HW_ADC_OFS_WR(x, (HW_ADC_OFS_RD(x) &amp; ~BM_ADC_OFS_OFS) | BF_ADC_OFS_OFS(v)))</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="comment"> * HW_ADC_PG - ADC Plus-Side Gain Register</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="union__hw__adc__pg.html"> 1351</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__pg.html">_hw_adc_pg</a></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;{</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;    uint32_t U;</div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="struct__hw__adc__pg_1_1__hw__adc__pg__bitfields.html"> 1354</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__pg_1_1__hw__adc__pg__bitfields.html">_hw_adc_pg_bitfields</a></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;    {</div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="struct__hw__adc__pg_1_1__hw__adc__pg__bitfields.html#a2de8c340f0cfd9324bfec255396dd330"> 1356</a></span>&#160;        uint32_t PG : 16;              </div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="struct__hw__adc__pg_1_1__hw__adc__pg__bitfields.html#a222cd4893465c503d06675c00f989599"> 1357</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 16;       </div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    } B;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;} <a class="code" href="union__hw__adc__pg.html">hw_adc_pg_t</a>;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define HW_ADC_PG_ADDR(x)        ((x) + 0x2CU)</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define HW_ADC_PG(x)             (*(__IO hw_adc_pg_t *) HW_ADC_PG_ADDR(x))</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define HW_ADC_PG_RD(x)          (HW_ADC_PG(x).U)</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define HW_ADC_PG_WR(x, v)       (HW_ADC_PG(x).U = (v))</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define HW_ADC_PG_SET(x, v)      (HW_ADC_PG_WR(x, HW_ADC_PG_RD(x) |  (v)))</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#define HW_ADC_PG_CLR(x, v)      (HW_ADC_PG_WR(x, HW_ADC_PG_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define HW_ADC_PG_TOG(x, v)      (HW_ADC_PG_WR(x, HW_ADC_PG_RD(x) ^  (v)))</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_PG bitfields</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define BP_ADC_PG_PG         (0U)          </span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define BM_ADC_PG_PG         (0x0000FFFFU) </span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define BS_ADC_PG_PG         (16U)         </span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define BR_ADC_PG_PG(x)      (HW_ADC_PG(x).B.PG)</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define BF_ADC_PG_PG(v)      ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_PG_PG) &amp; BM_ADC_PG_PG)</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">#define BW_ADC_PG_PG(x, v)   (HW_ADC_PG_WR(x, (HW_ADC_PG_RD(x) &amp; ~BM_ADC_PG_PG) | BF_ADC_PG_PG(v)))</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment"> * HW_ADC_MG - ADC Minus-Side Gain Register</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;</div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="union__hw__adc__mg.html"> 1413</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__mg.html">_hw_adc_mg</a></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;{</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    uint32_t U;</div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="struct__hw__adc__mg_1_1__hw__adc__mg__bitfields.html"> 1416</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__mg_1_1__hw__adc__mg__bitfields.html">_hw_adc_mg_bitfields</a></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    {</div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="struct__hw__adc__mg_1_1__hw__adc__mg__bitfields.html#afda0091ac017403ae24abde09d7ea50a"> 1418</a></span>&#160;        uint32_t MG : 16;              </div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="struct__hw__adc__mg_1_1__hw__adc__mg__bitfields.html#a52ed7fff224bb09a9d9b17a04bb0e997"> 1419</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 16;       </div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    } B;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;} <a class="code" href="union__hw__adc__mg.html">hw_adc_mg_t</a>;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define HW_ADC_MG_ADDR(x)        ((x) + 0x30U)</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define HW_ADC_MG(x)             (*(__IO hw_adc_mg_t *) HW_ADC_MG_ADDR(x))</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define HW_ADC_MG_RD(x)          (HW_ADC_MG(x).U)</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define HW_ADC_MG_WR(x, v)       (HW_ADC_MG(x).U = (v))</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define HW_ADC_MG_SET(x, v)      (HW_ADC_MG_WR(x, HW_ADC_MG_RD(x) |  (v)))</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor">#define HW_ADC_MG_CLR(x, v)      (HW_ADC_MG_WR(x, HW_ADC_MG_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define HW_ADC_MG_TOG(x, v)      (HW_ADC_MG_WR(x, HW_ADC_MG_RD(x) ^  (v)))</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_MG bitfields</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#define BP_ADC_MG_MG         (0U)          </span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define BM_ADC_MG_MG         (0x0000FFFFU) </span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define BS_ADC_MG_MG         (16U)         </span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define BR_ADC_MG_MG(x)      (HW_ADC_MG(x).B.MG)</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#define BF_ADC_MG_MG(v)      ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_MG_MG) &amp; BM_ADC_MG_MG)</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define BW_ADC_MG_MG(x, v)   (HW_ADC_MG_WR(x, (HW_ADC_MG_RD(x) &amp; ~BM_ADC_MG_MG) | BF_ADC_MG_MG(v)))</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment"> * HW_ADC_CLPD - ADC Plus-Side General Calibration Value Register</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;</div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="union__hw__adc__clpd.html"> 1476</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__clpd.html">_hw_adc_clpd</a></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;{</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    uint32_t U;</div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="struct__hw__adc__clpd_1_1__hw__adc__clpd__bitfields.html"> 1479</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__clpd_1_1__hw__adc__clpd__bitfields.html">_hw_adc_clpd_bitfields</a></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    {</div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="struct__hw__adc__clpd_1_1__hw__adc__clpd__bitfields.html#af1ef5dde1fe1a549da77b50b0dbd1eeb"> 1481</a></span>&#160;        uint32_t CLPD : 6;             </div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="struct__hw__adc__clpd_1_1__hw__adc__clpd__bitfields.html#a50e1995dc6ab50753974368940a3b584"> 1482</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 26;       </div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;    } B;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;} <a class="code" href="union__hw__adc__clpd.html">hw_adc_clpd_t</a>;</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define HW_ADC_CLPD_ADDR(x)      ((x) + 0x34U)</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#define HW_ADC_CLPD(x)           (*(__IO hw_adc_clpd_t *) HW_ADC_CLPD_ADDR(x))</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define HW_ADC_CLPD_RD(x)        (HW_ADC_CLPD(x).U)</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#define HW_ADC_CLPD_WR(x, v)     (HW_ADC_CLPD(x).U = (v))</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define HW_ADC_CLPD_SET(x, v)    (HW_ADC_CLPD_WR(x, HW_ADC_CLPD_RD(x) |  (v)))</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define HW_ADC_CLPD_CLR(x, v)    (HW_ADC_CLPD_WR(x, HW_ADC_CLPD_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define HW_ADC_CLPD_TOG(x, v)    (HW_ADC_CLPD_WR(x, HW_ADC_CLPD_RD(x) ^  (v)))</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLPD bitfields</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define BP_ADC_CLPD_CLPD     (0U)          </span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#define BM_ADC_CLPD_CLPD     (0x0000003FU) </span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#define BS_ADC_CLPD_CLPD     (6U)          </span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define BR_ADC_CLPD_CLPD(x)  (HW_ADC_CLPD(x).B.CLPD)</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define BF_ADC_CLPD_CLPD(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CLPD_CLPD) &amp; BM_ADC_CLPD_CLPD)</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define BW_ADC_CLPD_CLPD(x, v) (HW_ADC_CLPD_WR(x, (HW_ADC_CLPD_RD(x) &amp; ~BM_ADC_CLPD_CLPD) | BF_ADC_CLPD_CLPD(v)))</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="comment"> * HW_ADC_CLPS - ADC Plus-Side General Calibration Value Register</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;</div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="union__hw__adc__clps.html"> 1535</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__clps.html">_hw_adc_clps</a></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;{</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;    uint32_t U;</div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="struct__hw__adc__clps_1_1__hw__adc__clps__bitfields.html"> 1538</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__clps_1_1__hw__adc__clps__bitfields.html">_hw_adc_clps_bitfields</a></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    {</div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="struct__hw__adc__clps_1_1__hw__adc__clps__bitfields.html#ae8609d95b09e11d58e83f58cf85cbcf6"> 1540</a></span>&#160;        uint32_t CLPS : 6;             </div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="struct__hw__adc__clps_1_1__hw__adc__clps__bitfields.html#af941cd34fcae767e5e25f7fbaa09ab31"> 1541</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 26;       </div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;    } B;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;} <a class="code" href="union__hw__adc__clps.html">hw_adc_clps_t</a>;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define HW_ADC_CLPS_ADDR(x)      ((x) + 0x38U)</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define HW_ADC_CLPS(x)           (*(__IO hw_adc_clps_t *) HW_ADC_CLPS_ADDR(x))</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define HW_ADC_CLPS_RD(x)        (HW_ADC_CLPS(x).U)</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define HW_ADC_CLPS_WR(x, v)     (HW_ADC_CLPS(x).U = (v))</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define HW_ADC_CLPS_SET(x, v)    (HW_ADC_CLPS_WR(x, HW_ADC_CLPS_RD(x) |  (v)))</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define HW_ADC_CLPS_CLR(x, v)    (HW_ADC_CLPS_WR(x, HW_ADC_CLPS_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define HW_ADC_CLPS_TOG(x, v)    (HW_ADC_CLPS_WR(x, HW_ADC_CLPS_RD(x) ^  (v)))</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLPS bitfields</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define BP_ADC_CLPS_CLPS     (0U)          </span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define BM_ADC_CLPS_CLPS     (0x0000003FU) </span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define BS_ADC_CLPS_CLPS     (6U)          </span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define BR_ADC_CLPS_CLPS(x)  (HW_ADC_CLPS(x).B.CLPS)</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define BF_ADC_CLPS_CLPS(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CLPS_CLPS) &amp; BM_ADC_CLPS_CLPS)</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define BW_ADC_CLPS_CLPS(x, v) (HW_ADC_CLPS_WR(x, (HW_ADC_CLPS_RD(x) &amp; ~BM_ADC_CLPS_CLPS) | BF_ADC_CLPS_CLPS(v)))</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="comment"> * HW_ADC_CLP4 - ADC Plus-Side General Calibration Value Register</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;</div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="union__hw__adc__clp4.html"> 1594</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__clp4.html">_hw_adc_clp4</a></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;{</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;    uint32_t U;</div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="struct__hw__adc__clp4_1_1__hw__adc__clp4__bitfields.html"> 1597</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__clp4_1_1__hw__adc__clp4__bitfields.html">_hw_adc_clp4_bitfields</a></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    {</div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="struct__hw__adc__clp4_1_1__hw__adc__clp4__bitfields.html#a6fdf3c07ee3cb5155ae50fee7c51d0d1"> 1599</a></span>&#160;        uint32_t CLP4 : 10;            </div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="struct__hw__adc__clp4_1_1__hw__adc__clp4__bitfields.html#ab000c0d9d5ab772b3f06a9a2a1c48593"> 1600</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 22;       </div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;    } B;</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;} <a class="code" href="union__hw__adc__clp4.html">hw_adc_clp4_t</a>;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define HW_ADC_CLP4_ADDR(x)      ((x) + 0x3CU)</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define HW_ADC_CLP4(x)           (*(__IO hw_adc_clp4_t *) HW_ADC_CLP4_ADDR(x))</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define HW_ADC_CLP4_RD(x)        (HW_ADC_CLP4(x).U)</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define HW_ADC_CLP4_WR(x, v)     (HW_ADC_CLP4(x).U = (v))</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define HW_ADC_CLP4_SET(x, v)    (HW_ADC_CLP4_WR(x, HW_ADC_CLP4_RD(x) |  (v)))</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define HW_ADC_CLP4_CLR(x, v)    (HW_ADC_CLP4_WR(x, HW_ADC_CLP4_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define HW_ADC_CLP4_TOG(x, v)    (HW_ADC_CLP4_WR(x, HW_ADC_CLP4_RD(x) ^  (v)))</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLP4 bitfields</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define BP_ADC_CLP4_CLP4     (0U)          </span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define BM_ADC_CLP4_CLP4     (0x000003FFU) </span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define BS_ADC_CLP4_CLP4     (10U)         </span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define BR_ADC_CLP4_CLP4(x)  (HW_ADC_CLP4(x).B.CLP4)</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">#define BF_ADC_CLP4_CLP4(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CLP4_CLP4) &amp; BM_ADC_CLP4_CLP4)</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define BW_ADC_CLP4_CLP4(x, v) (HW_ADC_CLP4_WR(x, (HW_ADC_CLP4_RD(x) &amp; ~BM_ADC_CLP4_CLP4) | BF_ADC_CLP4_CLP4(v)))</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="comment"> * HW_ADC_CLP3 - ADC Plus-Side General Calibration Value Register</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="union__hw__adc__clp3.html"> 1653</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__clp3.html">_hw_adc_clp3</a></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;{</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;    uint32_t U;</div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="struct__hw__adc__clp3_1_1__hw__adc__clp3__bitfields.html"> 1656</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__clp3_1_1__hw__adc__clp3__bitfields.html">_hw_adc_clp3_bitfields</a></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;    {</div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="struct__hw__adc__clp3_1_1__hw__adc__clp3__bitfields.html#a081ce62f02601cd39e7074f4913a5002"> 1658</a></span>&#160;        uint32_t CLP3 : 9;             </div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="struct__hw__adc__clp3_1_1__hw__adc__clp3__bitfields.html#ac7fe43ce1be4a00dd53e73e0aae3bc1a"> 1659</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 23;       </div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;    } B;</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;} <a class="code" href="union__hw__adc__clp3.html">hw_adc_clp3_t</a>;</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define HW_ADC_CLP3_ADDR(x)      ((x) + 0x40U)</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define HW_ADC_CLP3(x)           (*(__IO hw_adc_clp3_t *) HW_ADC_CLP3_ADDR(x))</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">#define HW_ADC_CLP3_RD(x)        (HW_ADC_CLP3(x).U)</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define HW_ADC_CLP3_WR(x, v)     (HW_ADC_CLP3(x).U = (v))</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define HW_ADC_CLP3_SET(x, v)    (HW_ADC_CLP3_WR(x, HW_ADC_CLP3_RD(x) |  (v)))</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">#define HW_ADC_CLP3_CLR(x, v)    (HW_ADC_CLP3_WR(x, HW_ADC_CLP3_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor">#define HW_ADC_CLP3_TOG(x, v)    (HW_ADC_CLP3_WR(x, HW_ADC_CLP3_RD(x) ^  (v)))</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLP3 bitfields</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define BP_ADC_CLP3_CLP3     (0U)          </span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor">#define BM_ADC_CLP3_CLP3     (0x000001FFU) </span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define BS_ADC_CLP3_CLP3     (9U)          </span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define BR_ADC_CLP3_CLP3(x)  (HW_ADC_CLP3(x).B.CLP3)</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define BF_ADC_CLP3_CLP3(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CLP3_CLP3) &amp; BM_ADC_CLP3_CLP3)</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#define BW_ADC_CLP3_CLP3(x, v) (HW_ADC_CLP3_WR(x, (HW_ADC_CLP3_RD(x) &amp; ~BM_ADC_CLP3_CLP3) | BF_ADC_CLP3_CLP3(v)))</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment"> * HW_ADC_CLP2 - ADC Plus-Side General Calibration Value Register</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;</div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="union__hw__adc__clp2.html"> 1712</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__clp2.html">_hw_adc_clp2</a></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;{</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;    uint32_t U;</div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="struct__hw__adc__clp2_1_1__hw__adc__clp2__bitfields.html"> 1715</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__clp2_1_1__hw__adc__clp2__bitfields.html">_hw_adc_clp2_bitfields</a></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;    {</div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="struct__hw__adc__clp2_1_1__hw__adc__clp2__bitfields.html#a13e107ca99be702140390ca7b4e8721d"> 1717</a></span>&#160;        uint32_t CLP2 : 8;             </div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="struct__hw__adc__clp2_1_1__hw__adc__clp2__bitfields.html#a189d30a549e4153d2792fa479c02a6ec"> 1718</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 24;       </div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;    } B;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;} <a class="code" href="union__hw__adc__clp2.html">hw_adc_clp2_t</a>;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#define HW_ADC_CLP2_ADDR(x)      ((x) + 0x44U)</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor">#define HW_ADC_CLP2(x)           (*(__IO hw_adc_clp2_t *) HW_ADC_CLP2_ADDR(x))</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#define HW_ADC_CLP2_RD(x)        (HW_ADC_CLP2(x).U)</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor">#define HW_ADC_CLP2_WR(x, v)     (HW_ADC_CLP2(x).U = (v))</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#define HW_ADC_CLP2_SET(x, v)    (HW_ADC_CLP2_WR(x, HW_ADC_CLP2_RD(x) |  (v)))</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define HW_ADC_CLP2_CLR(x, v)    (HW_ADC_CLP2_WR(x, HW_ADC_CLP2_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor">#define HW_ADC_CLP2_TOG(x, v)    (HW_ADC_CLP2_WR(x, HW_ADC_CLP2_RD(x) ^  (v)))</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLP2 bitfields</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor">#define BP_ADC_CLP2_CLP2     (0U)          </span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define BM_ADC_CLP2_CLP2     (0x000000FFU) </span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor">#define BS_ADC_CLP2_CLP2     (8U)          </span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor">#define BR_ADC_CLP2_CLP2(x)  (HW_ADC_CLP2(x).B.CLP2)</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor">#define BF_ADC_CLP2_CLP2(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CLP2_CLP2) &amp; BM_ADC_CLP2_CLP2)</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor">#define BW_ADC_CLP2_CLP2(x, v) (HW_ADC_CLP2_WR(x, (HW_ADC_CLP2_RD(x) &amp; ~BM_ADC_CLP2_CLP2) | BF_ADC_CLP2_CLP2(v)))</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment"> * HW_ADC_CLP1 - ADC Plus-Side General Calibration Value Register</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;</div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="union__hw__adc__clp1.html"> 1771</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__clp1.html">_hw_adc_clp1</a></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;{</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;    uint32_t U;</div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="struct__hw__adc__clp1_1_1__hw__adc__clp1__bitfields.html"> 1774</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__clp1_1_1__hw__adc__clp1__bitfields.html">_hw_adc_clp1_bitfields</a></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;    {</div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="struct__hw__adc__clp1_1_1__hw__adc__clp1__bitfields.html#a27579dd9dbdc919b954f0e979960f62a"> 1776</a></span>&#160;        uint32_t CLP1 : 7;             </div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="struct__hw__adc__clp1_1_1__hw__adc__clp1__bitfields.html#ae5b4e71fca4ff42a292d9f6f10117449"> 1777</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 25;       </div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;    } B;</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;} <a class="code" href="union__hw__adc__clp1.html">hw_adc_clp1_t</a>;</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor">#define HW_ADC_CLP1_ADDR(x)      ((x) + 0x48U)</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor">#define HW_ADC_CLP1(x)           (*(__IO hw_adc_clp1_t *) HW_ADC_CLP1_ADDR(x))</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">#define HW_ADC_CLP1_RD(x)        (HW_ADC_CLP1(x).U)</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define HW_ADC_CLP1_WR(x, v)     (HW_ADC_CLP1(x).U = (v))</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#define HW_ADC_CLP1_SET(x, v)    (HW_ADC_CLP1_WR(x, HW_ADC_CLP1_RD(x) |  (v)))</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">#define HW_ADC_CLP1_CLR(x, v)    (HW_ADC_CLP1_WR(x, HW_ADC_CLP1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor">#define HW_ADC_CLP1_TOG(x, v)    (HW_ADC_CLP1_WR(x, HW_ADC_CLP1_RD(x) ^  (v)))</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLP1 bitfields</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor">#define BP_ADC_CLP1_CLP1     (0U)          </span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#define BM_ADC_CLP1_CLP1     (0x0000007FU) </span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">#define BS_ADC_CLP1_CLP1     (7U)          </span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor">#define BR_ADC_CLP1_CLP1(x)  (HW_ADC_CLP1(x).B.CLP1)</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">#define BF_ADC_CLP1_CLP1(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CLP1_CLP1) &amp; BM_ADC_CLP1_CLP1)</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#define BW_ADC_CLP1_CLP1(x, v) (HW_ADC_CLP1_WR(x, (HW_ADC_CLP1_RD(x) &amp; ~BM_ADC_CLP1_CLP1) | BF_ADC_CLP1_CLP1(v)))</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="comment"> * HW_ADC_CLP0 - ADC Plus-Side General Calibration Value Register</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;</div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="union__hw__adc__clp0.html"> 1830</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__clp0.html">_hw_adc_clp0</a></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;{</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;    uint32_t U;</div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="struct__hw__adc__clp0_1_1__hw__adc__clp0__bitfields.html"> 1833</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__clp0_1_1__hw__adc__clp0__bitfields.html">_hw_adc_clp0_bitfields</a></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;    {</div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="struct__hw__adc__clp0_1_1__hw__adc__clp0__bitfields.html#a79cc23894a1cc8305a82730c0e106a59"> 1835</a></span>&#160;        uint32_t CLP0 : 6;             </div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="struct__hw__adc__clp0_1_1__hw__adc__clp0__bitfields.html#aef53153bd58c26f2df021810de0f760a"> 1836</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 26;       </div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;    } B;</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;} <a class="code" href="union__hw__adc__clp0.html">hw_adc_clp0_t</a>;</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">#define HW_ADC_CLP0_ADDR(x)      ((x) + 0x4CU)</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor">#define HW_ADC_CLP0(x)           (*(__IO hw_adc_clp0_t *) HW_ADC_CLP0_ADDR(x))</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">#define HW_ADC_CLP0_RD(x)        (HW_ADC_CLP0(x).U)</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#define HW_ADC_CLP0_WR(x, v)     (HW_ADC_CLP0(x).U = (v))</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define HW_ADC_CLP0_SET(x, v)    (HW_ADC_CLP0_WR(x, HW_ADC_CLP0_RD(x) |  (v)))</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">#define HW_ADC_CLP0_CLR(x, v)    (HW_ADC_CLP0_WR(x, HW_ADC_CLP0_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#define HW_ADC_CLP0_TOG(x, v)    (HW_ADC_CLP0_WR(x, HW_ADC_CLP0_RD(x) ^  (v)))</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLP0 bitfields</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define BP_ADC_CLP0_CLP0     (0U)          </span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#define BM_ADC_CLP0_CLP0     (0x0000003FU) </span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define BS_ADC_CLP0_CLP0     (6U)          </span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define BR_ADC_CLP0_CLP0(x)  (HW_ADC_CLP0(x).B.CLP0)</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">#define BF_ADC_CLP0_CLP0(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CLP0_CLP0) &amp; BM_ADC_CLP0_CLP0)</span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#define BW_ADC_CLP0_CLP0(x, v) (HW_ADC_CLP0_WR(x, (HW_ADC_CLP0_RD(x) &amp; ~BM_ADC_CLP0_CLP0) | BF_ADC_CLP0_CLP0(v)))</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="comment"> * HW_ADC_CLMD - ADC Minus-Side General Calibration Value Register</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;</div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="union__hw__adc__clmd.html"> 1895</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__clmd.html">_hw_adc_clmd</a></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;{</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;    uint32_t U;</div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="struct__hw__adc__clmd_1_1__hw__adc__clmd__bitfields.html"> 1898</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__clmd_1_1__hw__adc__clmd__bitfields.html">_hw_adc_clmd_bitfields</a></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;    {</div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="struct__hw__adc__clmd_1_1__hw__adc__clmd__bitfields.html#ae2d5575d04b0e440a2bde1559419d479"> 1900</a></span>&#160;        uint32_t CLMD : 6;             </div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="struct__hw__adc__clmd_1_1__hw__adc__clmd__bitfields.html#ac84eeb11eb74f514a8cf5aac01ed657e"> 1901</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 26;       </div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;    } B;</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;} <a class="code" href="union__hw__adc__clmd.html">hw_adc_clmd_t</a>;</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">#define HW_ADC_CLMD_ADDR(x)      ((x) + 0x54U)</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define HW_ADC_CLMD(x)           (*(__IO hw_adc_clmd_t *) HW_ADC_CLMD_ADDR(x))</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#define HW_ADC_CLMD_RD(x)        (HW_ADC_CLMD(x).U)</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#define HW_ADC_CLMD_WR(x, v)     (HW_ADC_CLMD(x).U = (v))</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#define HW_ADC_CLMD_SET(x, v)    (HW_ADC_CLMD_WR(x, HW_ADC_CLMD_RD(x) |  (v)))</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor">#define HW_ADC_CLMD_CLR(x, v)    (HW_ADC_CLMD_WR(x, HW_ADC_CLMD_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">#define HW_ADC_CLMD_TOG(x, v)    (HW_ADC_CLMD_WR(x, HW_ADC_CLMD_RD(x) ^  (v)))</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLMD bitfields</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor">#define BP_ADC_CLMD_CLMD     (0U)          </span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define BM_ADC_CLMD_CLMD     (0x0000003FU) </span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define BS_ADC_CLMD_CLMD     (6U)          </span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define BR_ADC_CLMD_CLMD(x)  (HW_ADC_CLMD(x).B.CLMD)</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#define BF_ADC_CLMD_CLMD(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CLMD_CLMD) &amp; BM_ADC_CLMD_CLMD)</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define BW_ADC_CLMD_CLMD(x, v) (HW_ADC_CLMD_WR(x, (HW_ADC_CLMD_RD(x) &amp; ~BM_ADC_CLMD_CLMD) | BF_ADC_CLMD_CLMD(v)))</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="comment"> * HW_ADC_CLMS - ADC Minus-Side General Calibration Value Register</span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;</div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="union__hw__adc__clms.html"> 1954</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__clms.html">_hw_adc_clms</a></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;{</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;    uint32_t U;</div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="struct__hw__adc__clms_1_1__hw__adc__clms__bitfields.html"> 1957</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__clms_1_1__hw__adc__clms__bitfields.html">_hw_adc_clms_bitfields</a></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;    {</div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="struct__hw__adc__clms_1_1__hw__adc__clms__bitfields.html#a5bc177fbf60988e13dde12e116a06326"> 1959</a></span>&#160;        uint32_t CLMS : 6;             </div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="struct__hw__adc__clms_1_1__hw__adc__clms__bitfields.html#a57bd858771503ebb39e9ba968a82676d"> 1960</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 26;       </div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;    } B;</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;} <a class="code" href="union__hw__adc__clms.html">hw_adc_clms_t</a>;</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor">#define HW_ADC_CLMS_ADDR(x)      ((x) + 0x58U)</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor">#define HW_ADC_CLMS(x)           (*(__IO hw_adc_clms_t *) HW_ADC_CLMS_ADDR(x))</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor">#define HW_ADC_CLMS_RD(x)        (HW_ADC_CLMS(x).U)</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor">#define HW_ADC_CLMS_WR(x, v)     (HW_ADC_CLMS(x).U = (v))</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">#define HW_ADC_CLMS_SET(x, v)    (HW_ADC_CLMS_WR(x, HW_ADC_CLMS_RD(x) |  (v)))</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor">#define HW_ADC_CLMS_CLR(x, v)    (HW_ADC_CLMS_WR(x, HW_ADC_CLMS_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">#define HW_ADC_CLMS_TOG(x, v)    (HW_ADC_CLMS_WR(x, HW_ADC_CLMS_RD(x) ^  (v)))</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLMS bitfields</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor">#define BP_ADC_CLMS_CLMS     (0U)          </span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define BM_ADC_CLMS_CLMS     (0x0000003FU) </span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#define BS_ADC_CLMS_CLMS     (6U)          </span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">#define BR_ADC_CLMS_CLMS(x)  (HW_ADC_CLMS(x).B.CLMS)</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">#define BF_ADC_CLMS_CLMS(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CLMS_CLMS) &amp; BM_ADC_CLMS_CLMS)</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">#define BW_ADC_CLMS_CLMS(x, v) (HW_ADC_CLMS_WR(x, (HW_ADC_CLMS_RD(x) &amp; ~BM_ADC_CLMS_CLMS) | BF_ADC_CLMS_CLMS(v)))</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="comment"> * HW_ADC_CLM4 - ADC Minus-Side General Calibration Value Register</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;</div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="union__hw__adc__clm4.html"> 2013</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__clm4.html">_hw_adc_clm4</a></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;{</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;    uint32_t U;</div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="struct__hw__adc__clm4_1_1__hw__adc__clm4__bitfields.html"> 2016</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__clm4_1_1__hw__adc__clm4__bitfields.html">_hw_adc_clm4_bitfields</a></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;    {</div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="struct__hw__adc__clm4_1_1__hw__adc__clm4__bitfields.html#aa5abbe770d6926d9906f7c794e0a22ad"> 2018</a></span>&#160;        uint32_t CLM4 : 10;            </div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="struct__hw__adc__clm4_1_1__hw__adc__clm4__bitfields.html#a5b778a00ea759b45b209fbfedd479f22"> 2019</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 22;       </div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;    } B;</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;} <a class="code" href="union__hw__adc__clm4.html">hw_adc_clm4_t</a>;</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">#define HW_ADC_CLM4_ADDR(x)      ((x) + 0x5CU)</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor">#define HW_ADC_CLM4(x)           (*(__IO hw_adc_clm4_t *) HW_ADC_CLM4_ADDR(x))</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor">#define HW_ADC_CLM4_RD(x)        (HW_ADC_CLM4(x).U)</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor">#define HW_ADC_CLM4_WR(x, v)     (HW_ADC_CLM4(x).U = (v))</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">#define HW_ADC_CLM4_SET(x, v)    (HW_ADC_CLM4_WR(x, HW_ADC_CLM4_RD(x) |  (v)))</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">#define HW_ADC_CLM4_CLR(x, v)    (HW_ADC_CLM4_WR(x, HW_ADC_CLM4_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#define HW_ADC_CLM4_TOG(x, v)    (HW_ADC_CLM4_WR(x, HW_ADC_CLM4_RD(x) ^  (v)))</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLM4 bitfields</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor">#define BP_ADC_CLM4_CLM4     (0U)          </span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">#define BM_ADC_CLM4_CLM4     (0x000003FFU) </span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#define BS_ADC_CLM4_CLM4     (10U)         </span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">#define BR_ADC_CLM4_CLM4(x)  (HW_ADC_CLM4(x).B.CLM4)</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#define BF_ADC_CLM4_CLM4(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CLM4_CLM4) &amp; BM_ADC_CLM4_CLM4)</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#define BW_ADC_CLM4_CLM4(x, v) (HW_ADC_CLM4_WR(x, (HW_ADC_CLM4_RD(x) &amp; ~BM_ADC_CLM4_CLM4) | BF_ADC_CLM4_CLM4(v)))</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="comment"> * HW_ADC_CLM3 - ADC Minus-Side General Calibration Value Register</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;</div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="union__hw__adc__clm3.html"> 2072</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__clm3.html">_hw_adc_clm3</a></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;{</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;    uint32_t U;</div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="struct__hw__adc__clm3_1_1__hw__adc__clm3__bitfields.html"> 2075</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__clm3_1_1__hw__adc__clm3__bitfields.html">_hw_adc_clm3_bitfields</a></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;    {</div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="struct__hw__adc__clm3_1_1__hw__adc__clm3__bitfields.html#a7930b2769f9c878c477f0d9df3da7308"> 2077</a></span>&#160;        uint32_t CLM3 : 9;             </div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="struct__hw__adc__clm3_1_1__hw__adc__clm3__bitfields.html#ad70851f4884941c6ad15474aff166dd5"> 2078</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 23;       </div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;    } B;</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;} <a class="code" href="union__hw__adc__clm3.html">hw_adc_clm3_t</a>;</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#define HW_ADC_CLM3_ADDR(x)      ((x) + 0x60U)</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">#define HW_ADC_CLM3(x)           (*(__IO hw_adc_clm3_t *) HW_ADC_CLM3_ADDR(x))</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">#define HW_ADC_CLM3_RD(x)        (HW_ADC_CLM3(x).U)</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#define HW_ADC_CLM3_WR(x, v)     (HW_ADC_CLM3(x).U = (v))</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor">#define HW_ADC_CLM3_SET(x, v)    (HW_ADC_CLM3_WR(x, HW_ADC_CLM3_RD(x) |  (v)))</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor">#define HW_ADC_CLM3_CLR(x, v)    (HW_ADC_CLM3_WR(x, HW_ADC_CLM3_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">#define HW_ADC_CLM3_TOG(x, v)    (HW_ADC_CLM3_WR(x, HW_ADC_CLM3_RD(x) ^  (v)))</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLM3 bitfields</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define BP_ADC_CLM3_CLM3     (0U)          </span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">#define BM_ADC_CLM3_CLM3     (0x000001FFU) </span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define BS_ADC_CLM3_CLM3     (9U)          </span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">#define BR_ADC_CLM3_CLM3(x)  (HW_ADC_CLM3(x).B.CLM3)</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor">#define BF_ADC_CLM3_CLM3(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CLM3_CLM3) &amp; BM_ADC_CLM3_CLM3)</span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor">#define BW_ADC_CLM3_CLM3(x, v) (HW_ADC_CLM3_WR(x, (HW_ADC_CLM3_RD(x) &amp; ~BM_ADC_CLM3_CLM3) | BF_ADC_CLM3_CLM3(v)))</span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="comment"> * HW_ADC_CLM2 - ADC Minus-Side General Calibration Value Register</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;</div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="union__hw__adc__clm2.html"> 2131</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__clm2.html">_hw_adc_clm2</a></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;{</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;    uint32_t U;</div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="struct__hw__adc__clm2_1_1__hw__adc__clm2__bitfields.html"> 2134</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__clm2_1_1__hw__adc__clm2__bitfields.html">_hw_adc_clm2_bitfields</a></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;    {</div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="struct__hw__adc__clm2_1_1__hw__adc__clm2__bitfields.html#a69e70c4cf49d4331b324ca7b5b3e9161"> 2136</a></span>&#160;        uint32_t CLM2 : 8;             </div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="struct__hw__adc__clm2_1_1__hw__adc__clm2__bitfields.html#a6a74c6111750ed38dd04421798a6b3c2"> 2137</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 24;       </div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;    } B;</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;} <a class="code" href="union__hw__adc__clm2.html">hw_adc_clm2_t</a>;</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor">#define HW_ADC_CLM2_ADDR(x)      ((x) + 0x64U)</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor">#define HW_ADC_CLM2(x)           (*(__IO hw_adc_clm2_t *) HW_ADC_CLM2_ADDR(x))</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">#define HW_ADC_CLM2_RD(x)        (HW_ADC_CLM2(x).U)</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor">#define HW_ADC_CLM2_WR(x, v)     (HW_ADC_CLM2(x).U = (v))</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#define HW_ADC_CLM2_SET(x, v)    (HW_ADC_CLM2_WR(x, HW_ADC_CLM2_RD(x) |  (v)))</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor">#define HW_ADC_CLM2_CLR(x, v)    (HW_ADC_CLM2_WR(x, HW_ADC_CLM2_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor">#define HW_ADC_CLM2_TOG(x, v)    (HW_ADC_CLM2_WR(x, HW_ADC_CLM2_RD(x) ^  (v)))</span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLM2 bitfields</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">#define BP_ADC_CLM2_CLM2     (0U)          </span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">#define BM_ADC_CLM2_CLM2     (0x000000FFU) </span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor">#define BS_ADC_CLM2_CLM2     (8U)          </span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">#define BR_ADC_CLM2_CLM2(x)  (HW_ADC_CLM2(x).B.CLM2)</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">#define BF_ADC_CLM2_CLM2(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CLM2_CLM2) &amp; BM_ADC_CLM2_CLM2)</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor">#define BW_ADC_CLM2_CLM2(x, v) (HW_ADC_CLM2_WR(x, (HW_ADC_CLM2_RD(x) &amp; ~BM_ADC_CLM2_CLM2) | BF_ADC_CLM2_CLM2(v)))</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="comment"> * HW_ADC_CLM1 - ADC Minus-Side General Calibration Value Register</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;</div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="union__hw__adc__clm1.html"> 2190</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__clm1.html">_hw_adc_clm1</a></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;{</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;    uint32_t U;</div><div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="struct__hw__adc__clm1_1_1__hw__adc__clm1__bitfields.html"> 2193</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__clm1_1_1__hw__adc__clm1__bitfields.html">_hw_adc_clm1_bitfields</a></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;    {</div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="struct__hw__adc__clm1_1_1__hw__adc__clm1__bitfields.html#abf1911530093aa9f65785cccea9f37ad"> 2195</a></span>&#160;        uint32_t CLM1 : 7;             </div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="struct__hw__adc__clm1_1_1__hw__adc__clm1__bitfields.html#aad5731b46b332ccbbaeff16ddaa68582"> 2196</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 25;       </div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;    } B;</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;} <a class="code" href="union__hw__adc__clm1.html">hw_adc_clm1_t</a>;</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor">#define HW_ADC_CLM1_ADDR(x)      ((x) + 0x68U)</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor">#define HW_ADC_CLM1(x)           (*(__IO hw_adc_clm1_t *) HW_ADC_CLM1_ADDR(x))</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor">#define HW_ADC_CLM1_RD(x)        (HW_ADC_CLM1(x).U)</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor">#define HW_ADC_CLM1_WR(x, v)     (HW_ADC_CLM1(x).U = (v))</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">#define HW_ADC_CLM1_SET(x, v)    (HW_ADC_CLM1_WR(x, HW_ADC_CLM1_RD(x) |  (v)))</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor">#define HW_ADC_CLM1_CLR(x, v)    (HW_ADC_CLM1_WR(x, HW_ADC_CLM1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor">#define HW_ADC_CLM1_TOG(x, v)    (HW_ADC_CLM1_WR(x, HW_ADC_CLM1_RD(x) ^  (v)))</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLM1 bitfields</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor">#define BP_ADC_CLM1_CLM1     (0U)          </span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor">#define BM_ADC_CLM1_CLM1     (0x0000007FU) </span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor">#define BS_ADC_CLM1_CLM1     (7U)          </span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor">#define BR_ADC_CLM1_CLM1(x)  (HW_ADC_CLM1(x).B.CLM1)</span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">#define BF_ADC_CLM1_CLM1(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CLM1_CLM1) &amp; BM_ADC_CLM1_CLM1)</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor">#define BW_ADC_CLM1_CLM1(x, v) (HW_ADC_CLM1_WR(x, (HW_ADC_CLM1_RD(x) &amp; ~BM_ADC_CLM1_CLM1) | BF_ADC_CLM1_CLM1(v)))</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="comment"> * HW_ADC_CLM0 - ADC Minus-Side General Calibration Value Register</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;</div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="union__hw__adc__clm0.html"> 2249</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__adc__clm0.html">_hw_adc_clm0</a></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;{</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;    uint32_t U;</div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="struct__hw__adc__clm0_1_1__hw__adc__clm0__bitfields.html"> 2252</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__adc__clm0_1_1__hw__adc__clm0__bitfields.html">_hw_adc_clm0_bitfields</a></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;    {</div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="struct__hw__adc__clm0_1_1__hw__adc__clm0__bitfields.html#ac0a9407d03b684b2356d78a5460ccaab"> 2254</a></span>&#160;        uint32_t CLM0 : 6;             </div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="struct__hw__adc__clm0_1_1__hw__adc__clm0__bitfields.html#aba248e4a1854b23c0d9e2791cede0d71"> 2255</a></span>&#160;        uint32_t <a class="code" href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">RESERVED0</a> : 26;       </div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;    } B;</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;} <a class="code" href="union__hw__adc__clm0.html">hw_adc_clm0_t</a>;</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor">#define HW_ADC_CLM0_ADDR(x)      ((x) + 0x6CU)</span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">#define HW_ADC_CLM0(x)           (*(__IO hw_adc_clm0_t *) HW_ADC_CLM0_ADDR(x))</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor">#define HW_ADC_CLM0_RD(x)        (HW_ADC_CLM0(x).U)</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">#define HW_ADC_CLM0_WR(x, v)     (HW_ADC_CLM0(x).U = (v))</span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor">#define HW_ADC_CLM0_SET(x, v)    (HW_ADC_CLM0_WR(x, HW_ADC_CLM0_RD(x) |  (v)))</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor">#define HW_ADC_CLM0_CLR(x, v)    (HW_ADC_CLM0_WR(x, HW_ADC_CLM0_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor">#define HW_ADC_CLM0_TOG(x, v)    (HW_ADC_CLM0_WR(x, HW_ADC_CLM0_RD(x) ^  (v)))</span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="comment"> * Constants &amp; macros for individual ADC_CLM0 bitfields</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define BP_ADC_CLM0_CLM0     (0U)          </span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#define BM_ADC_CLM0_CLM0     (0x0000003FU) </span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor">#define BS_ADC_CLM0_CLM0     (6U)          </span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#define BR_ADC_CLM0_CLM0(x)  (HW_ADC_CLM0(x).B.CLM0)</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#define BF_ADC_CLM0_CLM0(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_ADC_CLM0_CLM0) &amp; BM_ADC_CLM0_CLM0)</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#define BW_ADC_CLM0_CLM0(x, v) (HW_ADC_CLM0_WR(x, (HW_ADC_CLM0_RD(x) &amp; ~BM_ADC_CLM0_CLM0) | BF_ADC_CLM0_CLM0(v)))</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="comment"> * hw_adc_t - module struct</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="struct__hw__adc.html"> 2304</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__adc.html">_hw_adc</a></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;{</div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#a53ed1272b44a1a74bb07fa80a5a1f7d2"> 2306</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__sc1n.html">hw_adc_sc1n_t</a> SC1n[2];            </div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#a3c23c49ae8be95469b9e12844efa3942"> 2307</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__cfg1.html">hw_adc_cfg1_t</a> <a class="code" href="struct__hw__adc.html#a3c23c49ae8be95469b9e12844efa3942">CFG1</a>;               </div><div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#afb4756c11d123acdda0385371478f5ed"> 2308</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__cfg2.html">hw_adc_cfg2_t</a> <a class="code" href="struct__hw__adc.html#afb4756c11d123acdda0385371478f5ed">CFG2</a>;               </div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#a6c97822d9f34a22267bf4c6c37820965"> 2309</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__adc__rn.html">hw_adc_rn_t</a> Rn[2];                 </div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#aba2f2d11c5b29e7d1ee7bf47957834dd"> 2310</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__cv1.html">hw_adc_cv1_t</a> <a class="code" href="struct__hw__adc.html#aba2f2d11c5b29e7d1ee7bf47957834dd">CV1</a>;                 </div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#a493cd16657860f376172a537134e398c"> 2311</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__cv2.html">hw_adc_cv2_t</a> <a class="code" href="struct__hw__adc.html#a493cd16657860f376172a537134e398c">CV2</a>;                 </div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#a1defe1c9e0a5b5d3d5a9791c58d1dde7"> 2312</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__sc2.html">hw_adc_sc2_t</a> <a class="code" href="struct__hw__adc.html#a1defe1c9e0a5b5d3d5a9791c58d1dde7">SC2</a>;                 </div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#a86cbb0cb0d04dd07f06b98f8624c7bfd"> 2313</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__sc3.html">hw_adc_sc3_t</a> <a class="code" href="struct__hw__adc.html#a86cbb0cb0d04dd07f06b98f8624c7bfd">SC3</a>;                 </div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#a8eb5ec94c3a10efd8b76e03b017c283f"> 2314</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__ofs.html">hw_adc_ofs_t</a> <a class="code" href="struct__hw__adc.html#a8eb5ec94c3a10efd8b76e03b017c283f">OFS</a>;                 </div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#a996981b3835d1b42d3cdacbc8f7b060c"> 2315</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__pg.html">hw_adc_pg_t</a> <a class="code" href="struct__hw__adc.html#a996981b3835d1b42d3cdacbc8f7b060c">PG</a>;                   </div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#ad0bf8a55fde0c12dd8cd242161962726"> 2316</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__mg.html">hw_adc_mg_t</a> <a class="code" href="struct__hw__adc.html#ad0bf8a55fde0c12dd8cd242161962726">MG</a>;                   </div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#adaf4644020e5454c427067af1ffeab4d"> 2317</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__clpd.html">hw_adc_clpd_t</a> <a class="code" href="struct__hw__adc.html#adaf4644020e5454c427067af1ffeab4d">CLPD</a>;               </div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#a6bf5d6e0cb50eba695d55fbe6631dc6a"> 2318</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__clps.html">hw_adc_clps_t</a> <a class="code" href="struct__hw__adc.html#a6bf5d6e0cb50eba695d55fbe6631dc6a">CLPS</a>;               </div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#a4057fb376c2379347370a5d5df2d597d"> 2319</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__clp4.html">hw_adc_clp4_t</a> <a class="code" href="struct__hw__adc.html#a4057fb376c2379347370a5d5df2d597d">CLP4</a>;               </div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#a570e4efa2070cb865546b5a6923e5037"> 2320</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__clp3.html">hw_adc_clp3_t</a> <a class="code" href="struct__hw__adc.html#a570e4efa2070cb865546b5a6923e5037">CLP3</a>;               </div><div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#ac2bf719008b390353a1e16d209962f3a"> 2321</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__clp2.html">hw_adc_clp2_t</a> <a class="code" href="struct__hw__adc.html#ac2bf719008b390353a1e16d209962f3a">CLP2</a>;               </div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#a94b53ba3df7aabd1524f1260fb7b6578"> 2322</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__clp1.html">hw_adc_clp1_t</a> <a class="code" href="struct__hw__adc.html#a94b53ba3df7aabd1524f1260fb7b6578">CLP1</a>;               </div><div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#ab032ac0a055e3ddd1768894d520cdd4e"> 2323</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__clp0.html">hw_adc_clp0_t</a> <a class="code" href="struct__hw__adc.html#ab032ac0a055e3ddd1768894d520cdd4e">CLP0</a>;               </div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;    uint8_t _reserved0[4];</div><div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#a29eae2b2e05ea54c1a231548ecbcbcb4"> 2325</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__clmd.html">hw_adc_clmd_t</a> <a class="code" href="struct__hw__adc.html#a29eae2b2e05ea54c1a231548ecbcbcb4">CLMD</a>;               </div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#ac9196e46d2b22fd8fa82c93406aaaf71"> 2326</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__clms.html">hw_adc_clms_t</a> <a class="code" href="struct__hw__adc.html#ac9196e46d2b22fd8fa82c93406aaaf71">CLMS</a>;               </div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#a19a939ee1f1317b94a5d8fcda77c336f"> 2327</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__clm4.html">hw_adc_clm4_t</a> <a class="code" href="struct__hw__adc.html#a19a939ee1f1317b94a5d8fcda77c336f">CLM4</a>;               </div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#a57e632a8e8752ae4f1ecb894a91dd36e"> 2328</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__clm3.html">hw_adc_clm3_t</a> <a class="code" href="struct__hw__adc.html#a57e632a8e8752ae4f1ecb894a91dd36e">CLM3</a>;               </div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#abb34fd6c80ea526543d3f84fe9836e0d"> 2329</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__clm2.html">hw_adc_clm2_t</a> <a class="code" href="struct__hw__adc.html#abb34fd6c80ea526543d3f84fe9836e0d">CLM2</a>;               </div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#a896fd830a70731d0a8db21d7f65c3cbb"> 2330</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__clm1.html">hw_adc_clm1_t</a> <a class="code" href="struct__hw__adc.html#a896fd830a70731d0a8db21d7f65c3cbb">CLM1</a>;               </div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="struct__hw__adc.html#af5fa35e4bd18dc84579ab900ea0e8dcb"> 2331</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__adc__clm0.html">hw_adc_clm0_t</a> <a class="code" href="struct__hw__adc.html#af5fa35e4bd18dc84579ab900ea0e8dcb">CLM0</a>;               </div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;} <a class="code" href="struct__hw__adc.html">hw_adc_t</a>;</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor">#define HW_ADC(x)      (*(hw_adc_t *)(x))</span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_ADC_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct__hw__adc_html_a29eae2b2e05ea54c1a231548ecbcbcb4"><div class="ttname"><a href="struct__hw__adc.html#a29eae2b2e05ea54c1a231548ecbcbcb4">_hw_adc::CLMD</a></div><div class="ttdeci">__IO hw_adc_clmd_t CLMD</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2325</div></div>
<div class="ttc" id="struct__hw__adc_html_ac2bf719008b390353a1e16d209962f3a"><div class="ttname"><a href="struct__hw__adc.html#ac2bf719008b390353a1e16d209962f3a">_hw_adc::CLP2</a></div><div class="ttdeci">__IO hw_adc_clp2_t CLP2</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2321</div></div>
<div class="ttc" id="struct__hw__adc__clp4_1_1__hw__adc__clp4__bitfields_html"><div class="ttname"><a href="struct__hw__adc__clp4_1_1__hw__adc__clp4__bitfields.html">_hw_adc_clp4::_hw_adc_clp4_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1597</div></div>
<div class="ttc" id="struct__hw__adc__ofs_1_1__hw__adc__ofs__bitfields_html"><div class="ttname"><a href="struct__hw__adc__ofs_1_1__hw__adc__ofs__bitfields.html">_hw_adc_ofs::_hw_adc_ofs_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1292</div></div>
<div class="ttc" id="struct__hw__adc_html_a86cbb0cb0d04dd07f06b98f8624c7bfd"><div class="ttname"><a href="struct__hw__adc.html#a86cbb0cb0d04dd07f06b98f8624c7bfd">_hw_adc::SC3</a></div><div class="ttdeci">__IO hw_adc_sc3_t SC3</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2313</div></div>
<div class="ttc" id="union__hw__adc__clm3_html"><div class="ttname"><a href="union__hw__adc__clm3.html">_hw_adc_clm3</a></div><div class="ttdoc">HW_ADC_CLM3 - ADC Minus-Side General Calibration Value Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2072</div></div>
<div class="ttc" id="union__hw__adc__cv2_html"><div class="ttname"><a href="union__hw__adc__cv2.html">_hw_adc_cv2</a></div><div class="ttdoc">HW_ADC_CV2 - Compare Value Registers (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:832</div></div>
<div class="ttc" id="struct__hw__adc_html_a493cd16657860f376172a537134e398c"><div class="ttname"><a href="struct__hw__adc.html#a493cd16657860f376172a537134e398c">_hw_adc::CV2</a></div><div class="ttdeci">__IO hw_adc_cv2_t CV2</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2311</div></div>
<div class="ttc" id="struct__hw__adc__cv1_1_1__hw__adc__cv1__bitfields_html"><div class="ttname"><a href="struct__hw__adc__cv1_1_1__hw__adc__cv1__bitfields.html">_hw_adc_cv1::_hw_adc_cv1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:771</div></div>
<div class="ttc" id="struct__hw__adc__clm0_1_1__hw__adc__clm0__bitfields_html"><div class="ttname"><a href="struct__hw__adc__clm0_1_1__hw__adc__clm0__bitfields.html">_hw_adc_clm0::_hw_adc_clm0_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2252</div></div>
<div class="ttc" id="struct__hw__adc_html"><div class="ttname"><a href="struct__hw__adc.html">_hw_adc</a></div><div class="ttdoc">All ADC module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2304</div></div>
<div class="ttc" id="core__ca9_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_ca9.h:223</div></div>
<div class="ttc" id="union__hw__adc__clm0_html"><div class="ttname"><a href="union__hw__adc__clm0.html">_hw_adc_clm0</a></div><div class="ttdoc">HW_ADC_CLM0 - ADC Minus-Side General Calibration Value Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2249</div></div>
<div class="ttc" id="struct__hw__adc__clm3_1_1__hw__adc__clm3__bitfields_html"><div class="ttname"><a href="struct__hw__adc__clm3_1_1__hw__adc__clm3__bitfields.html">_hw_adc_clm3::_hw_adc_clm3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2075</div></div>
<div class="ttc" id="struct__hw__adc_html_abb34fd6c80ea526543d3f84fe9836e0d"><div class="ttname"><a href="struct__hw__adc.html#abb34fd6c80ea526543d3f84fe9836e0d">_hw_adc::CLM2</a></div><div class="ttdeci">__IO hw_adc_clm2_t CLM2</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2329</div></div>
<div class="ttc" id="struct__hw__adc__cv2_1_1__hw__adc__cv2__bitfields_html"><div class="ttname"><a href="struct__hw__adc__cv2_1_1__hw__adc__cv2__bitfields.html">_hw_adc_cv2::_hw_adc_cv2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:835</div></div>
<div class="ttc" id="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields_html_ade1156a3b9dee2e3b0c85d8d0d09ff6b"><div class="ttname"><a href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#ade1156a3b9dee2e3b0c85d8d0d09ff6b">_hw_adc_sc1n::_hw_adc_sc1n_bitfields::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:161</div></div>
<div class="ttc" id="struct__hw__adc__rn_1_1__hw__adc__rn__bitfields_html"><div class="ttname"><a href="struct__hw__adc__rn_1_1__hw__adc__rn__bitfields.html">_hw_adc_rn::_hw_adc_rn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:715</div></div>
<div class="ttc" id="union__hw__adc__clms_html"><div class="ttname"><a href="union__hw__adc__clms.html">_hw_adc_clms</a></div><div class="ttdoc">HW_ADC_CLMS - ADC Minus-Side General Calibration Value Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1954</div></div>
<div class="ttc" id="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields_html_a80c7eaa28025a9635c3ca8a43a478d70"><div class="ttname"><a href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#a80c7eaa28025a9635c3ca8a43a478d70">_hw_adc_sc1n::_hw_adc_sc1n_bitfields::DIFF</a></div><div class="ttdeci">uint32_t DIFF</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:158</div></div>
<div class="ttc" id="union__hw__adc__clm4_html"><div class="ttname"><a href="union__hw__adc__clm4.html">_hw_adc_clm4</a></div><div class="ttdoc">HW_ADC_CLM4 - ADC Minus-Side General Calibration Value Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2013</div></div>
<div class="ttc" id="struct__hw__adc__clm1_1_1__hw__adc__clm1__bitfields_html"><div class="ttname"><a href="struct__hw__adc__clm1_1_1__hw__adc__clm1__bitfields.html">_hw_adc_clm1::_hw_adc_clm1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2193</div></div>
<div class="ttc" id="struct__hw__adc__clp3_1_1__hw__adc__clp3__bitfields_html"><div class="ttname"><a href="struct__hw__adc__clp3_1_1__hw__adc__clp3__bitfields.html">_hw_adc_clp3::_hw_adc_clp3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1656</div></div>
<div class="ttc" id="struct__hw__adc__clp2_1_1__hw__adc__clp2__bitfields_html"><div class="ttname"><a href="struct__hw__adc__clp2_1_1__hw__adc__clp2__bitfields.html">_hw_adc_clp2::_hw_adc_clp2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1715</div></div>
<div class="ttc" id="struct__hw__adc_html_ad0bf8a55fde0c12dd8cd242161962726"><div class="ttname"><a href="struct__hw__adc.html#ad0bf8a55fde0c12dd8cd242161962726">_hw_adc::MG</a></div><div class="ttdeci">__IO hw_adc_mg_t MG</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2316</div></div>
<div class="ttc" id="union__hw__adc__clm1_html"><div class="ttname"><a href="union__hw__adc__clm1.html">_hw_adc_clm1</a></div><div class="ttdoc">HW_ADC_CLM1 - ADC Minus-Side General Calibration Value Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2190</div></div>
<div class="ttc" id="struct__hw__adc_html_a6bf5d6e0cb50eba695d55fbe6631dc6a"><div class="ttname"><a href="struct__hw__adc.html#a6bf5d6e0cb50eba695d55fbe6631dc6a">_hw_adc::CLPS</a></div><div class="ttdeci">__IO hw_adc_clps_t CLPS</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2318</div></div>
<div class="ttc" id="union__hw__adc__clpd_html"><div class="ttname"><a href="union__hw__adc__clpd.html">_hw_adc_clpd</a></div><div class="ttdoc">HW_ADC_CLPD - ADC Plus-Side General Calibration Value Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1476</div></div>
<div class="ttc" id="struct__hw__adc__sc3_1_1__hw__adc__sc3__bitfields_html"><div class="ttname"><a href="struct__hw__adc__sc3_1_1__hw__adc__sc3__bitfields.html">_hw_adc_sc3::_hw_adc_sc3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1121</div></div>
<div class="ttc" id="union__hw__adc__sc2_html"><div class="ttname"><a href="union__hw__adc__sc2.html">_hw_adc_sc2</a></div><div class="ttdoc">HW_ADC_SC2 - Status and Control Register 2 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:891</div></div>
<div class="ttc" id="struct__hw__adc__clp1_1_1__hw__adc__clp1__bitfields_html"><div class="ttname"><a href="struct__hw__adc__clp1_1_1__hw__adc__clp1__bitfields.html">_hw_adc_clp1::_hw_adc_clp1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1774</div></div>
<div class="ttc" id="union__hw__adc__clp3_html"><div class="ttname"><a href="union__hw__adc__clp3.html">_hw_adc_clp3</a></div><div class="ttdoc">HW_ADC_CLP3 - ADC Plus-Side General Calibration Value Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1653</div></div>
<div class="ttc" id="struct__hw__adc_html_ab032ac0a055e3ddd1768894d520cdd4e"><div class="ttname"><a href="struct__hw__adc.html#ab032ac0a055e3ddd1768894d520cdd4e">_hw_adc::CLP0</a></div><div class="ttdeci">__IO hw_adc_clp0_t CLP0</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2323</div></div>
<div class="ttc" id="struct__hw__adc__clm4_1_1__hw__adc__clm4__bitfields_html"><div class="ttname"><a href="struct__hw__adc__clm4_1_1__hw__adc__clm4__bitfields.html">_hw_adc_clm4::_hw_adc_clm4_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2016</div></div>
<div class="ttc" id="struct__hw__adc_html_aba2f2d11c5b29e7d1ee7bf47957834dd"><div class="ttname"><a href="struct__hw__adc.html#aba2f2d11c5b29e7d1ee7bf47957834dd">_hw_adc::CV1</a></div><div class="ttdeci">__IO hw_adc_cv1_t CV1</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2310</div></div>
<div class="ttc" id="struct__hw__adc__sc2_1_1__hw__adc__sc2__bitfields_html"><div class="ttname"><a href="struct__hw__adc__sc2_1_1__hw__adc__sc2__bitfields.html">_hw_adc_sc2::_hw_adc_sc2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:894</div></div>
<div class="ttc" id="union__hw__adc__rn_html"><div class="ttname"><a href="union__hw__adc__rn.html">_hw_adc_rn</a></div><div class="ttdoc">HW_ADC_Rn - ADC Data Result Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:712</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__adc_html_a8eb5ec94c3a10efd8b76e03b017c283f"><div class="ttname"><a href="struct__hw__adc.html#a8eb5ec94c3a10efd8b76e03b017c283f">_hw_adc::OFS</a></div><div class="ttdeci">__IO hw_adc_ofs_t OFS</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2314</div></div>
<div class="ttc" id="union__hw__adc__clp0_html"><div class="ttname"><a href="union__hw__adc__clp0.html">_hw_adc_clp0</a></div><div class="ttdoc">HW_ADC_CLP0 - ADC Plus-Side General Calibration Value Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1830</div></div>
<div class="ttc" id="struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields_html"><div class="ttname"><a href="struct__hw__adc__cfg1_1_1__hw__adc__cfg1__bitfields.html">_hw_adc_cfg1::_hw_adc_cfg1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:351</div></div>
<div class="ttc" id="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields_html_a9a8033da3eb7a122c3dad990b673e641"><div class="ttname"><a href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#a9a8033da3eb7a122c3dad990b673e641">_hw_adc_sc1n::_hw_adc_sc1n_bitfields::ADCH</a></div><div class="ttdeci">uint32_t ADCH</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:157</div></div>
<div class="ttc" id="union__hw__adc__clm2_html"><div class="ttname"><a href="union__hw__adc__clm2.html">_hw_adc_clm2</a></div><div class="ttdoc">HW_ADC_CLM2 - ADC Minus-Side General Calibration Value Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2131</div></div>
<div class="ttc" id="struct__hw__adc_html_af5fa35e4bd18dc84579ab900ea0e8dcb"><div class="ttname"><a href="struct__hw__adc.html#af5fa35e4bd18dc84579ab900ea0e8dcb">_hw_adc::CLM0</a></div><div class="ttdeci">__IO hw_adc_clm0_t CLM0</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2331</div></div>
<div class="ttc" id="struct__hw__adc_html_a3c23c49ae8be95469b9e12844efa3942"><div class="ttname"><a href="struct__hw__adc.html#a3c23c49ae8be95469b9e12844efa3942">_hw_adc::CFG1</a></div><div class="ttdeci">__IO hw_adc_cfg1_t CFG1</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2307</div></div>
<div class="ttc" id="union__hw__adc__pg_html"><div class="ttname"><a href="union__hw__adc__pg.html">_hw_adc_pg</a></div><div class="ttdoc">HW_ADC_PG - ADC Plus-Side Gain Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1351</div></div>
<div class="ttc" id="union__hw__adc__clps_html"><div class="ttname"><a href="union__hw__adc__clps.html">_hw_adc_clps</a></div><div class="ttdoc">HW_ADC_CLPS - ADC Plus-Side General Calibration Value Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1535</div></div>
<div class="ttc" id="struct__hw__adc_html_a19a939ee1f1317b94a5d8fcda77c336f"><div class="ttname"><a href="struct__hw__adc.html#a19a939ee1f1317b94a5d8fcda77c336f">_hw_adc::CLM4</a></div><div class="ttdeci">__IO hw_adc_clm4_t CLM4</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2327</div></div>
<div class="ttc" id="struct__hw__adc_html_a4057fb376c2379347370a5d5df2d597d"><div class="ttname"><a href="struct__hw__adc.html#a4057fb376c2379347370a5d5df2d597d">_hw_adc::CLP4</a></div><div class="ttdeci">__IO hw_adc_clp4_t CLP4</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2319</div></div>
<div class="ttc" id="struct__hw__adc_html_a57e632a8e8752ae4f1ecb894a91dd36e"><div class="ttname"><a href="struct__hw__adc.html#a57e632a8e8752ae4f1ecb894a91dd36e">_hw_adc::CLM3</a></div><div class="ttdeci">__IO hw_adc_clm3_t CLM3</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2328</div></div>
<div class="ttc" id="struct__hw__adc_html_a570e4efa2070cb865546b5a6923e5037"><div class="ttname"><a href="struct__hw__adc.html#a570e4efa2070cb865546b5a6923e5037">_hw_adc::CLP3</a></div><div class="ttdeci">__IO hw_adc_clp3_t CLP3</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2320</div></div>
<div class="ttc" id="struct__hw__adc__clm2_1_1__hw__adc__clm2__bitfields_html"><div class="ttname"><a href="struct__hw__adc__clm2_1_1__hw__adc__clm2__bitfields.html">_hw_adc_clm2::_hw_adc_clm2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2134</div></div>
<div class="ttc" id="union__hw__adc__clmd_html"><div class="ttname"><a href="union__hw__adc__clmd.html">_hw_adc_clmd</a></div><div class="ttdoc">HW_ADC_CLMD - ADC Minus-Side General Calibration Value Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1895</div></div>
<div class="ttc" id="union__hw__adc__cfg1_html"><div class="ttname"><a href="union__hw__adc__cfg1.html">_hw_adc_cfg1</a></div><div class="ttdoc">HW_ADC_CFG1 - ADC Configuration Register 1 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:348</div></div>
<div class="ttc" id="union__hw__adc__clp4_html"><div class="ttname"><a href="union__hw__adc__clp4.html">_hw_adc_clp4</a></div><div class="ttdoc">HW_ADC_CLP4 - ADC Plus-Side General Calibration Value Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1594</div></div>
<div class="ttc" id="struct__hw__adc_html_afb4756c11d123acdda0385371478f5ed"><div class="ttname"><a href="struct__hw__adc.html#afb4756c11d123acdda0385371478f5ed">_hw_adc::CFG2</a></div><div class="ttdeci">__IO hw_adc_cfg2_t CFG2</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2308</div></div>
<div class="ttc" id="struct__hw__adc__clp0_1_1__hw__adc__clp0__bitfields_html"><div class="ttname"><a href="struct__hw__adc__clp0_1_1__hw__adc__clp0__bitfields.html">_hw_adc_clp0::_hw_adc_clp0_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1833</div></div>
<div class="ttc" id="struct__hw__adc_html_a1defe1c9e0a5b5d3d5a9791c58d1dde7"><div class="ttname"><a href="struct__hw__adc.html#a1defe1c9e0a5b5d3d5a9791c58d1dde7">_hw_adc::SC2</a></div><div class="ttdeci">__IO hw_adc_sc2_t SC2</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2312</div></div>
<div class="ttc" id="struct__hw__adc_html_a896fd830a70731d0a8db21d7f65c3cbb"><div class="ttname"><a href="struct__hw__adc.html#a896fd830a70731d0a8db21d7f65c3cbb">_hw_adc::CLM1</a></div><div class="ttdeci">__IO hw_adc_clm1_t CLM1</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2330</div></div>
<div class="ttc" id="union__hw__adc__clp1_html"><div class="ttname"><a href="union__hw__adc__clp1.html">_hw_adc_clp1</a></div><div class="ttdoc">HW_ADC_CLP1 - ADC Plus-Side General Calibration Value Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1771</div></div>
<div class="ttc" id="struct__hw__adc_html_a996981b3835d1b42d3cdacbc8f7b060c"><div class="ttname"><a href="struct__hw__adc.html#a996981b3835d1b42d3cdacbc8f7b060c">_hw_adc::PG</a></div><div class="ttdeci">__IO hw_adc_pg_t PG</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2315</div></div>
<div class="ttc" id="struct__hw__adc__clpd_1_1__hw__adc__clpd__bitfields_html"><div class="ttname"><a href="struct__hw__adc__clpd_1_1__hw__adc__clpd__bitfields.html">_hw_adc_clpd::_hw_adc_clpd_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1479</div></div>
<div class="ttc" id="struct__hw__adc__mg_1_1__hw__adc__mg__bitfields_html"><div class="ttname"><a href="struct__hw__adc__mg_1_1__hw__adc__mg__bitfields.html">_hw_adc_mg::_hw_adc_mg_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1416</div></div>
<div class="ttc" id="union__hw__adc__ofs_html"><div class="ttname"><a href="union__hw__adc__ofs.html">_hw_adc_ofs</a></div><div class="ttdoc">HW_ADC_OFS - ADC Offset Correction Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1289</div></div>
<div class="ttc" id="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields_html"><div class="ttname"><a href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html">_hw_adc_sc1n::_hw_adc_sc1n_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:155</div></div>
<div class="ttc" id="struct__hw__adc__pg_1_1__hw__adc__pg__bitfields_html"><div class="ttname"><a href="struct__hw__adc__pg_1_1__hw__adc__pg__bitfields.html">_hw_adc_pg::_hw_adc_pg_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1354</div></div>
<div class="ttc" id="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields_html_a5940f48897e0dab3d761fdce5e4b2215"><div class="ttname"><a href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#a5940f48897e0dab3d761fdce5e4b2215">_hw_adc_sc1n::_hw_adc_sc1n_bitfields::AIEN</a></div><div class="ttdeci">uint32_t AIEN</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:159</div></div>
<div class="ttc" id="struct__hw__adc__clms_1_1__hw__adc__clms__bitfields_html"><div class="ttname"><a href="struct__hw__adc__clms_1_1__hw__adc__clms__bitfields.html">_hw_adc_clms::_hw_adc_clms_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1957</div></div>
<div class="ttc" id="struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields_html"><div class="ttname"><a href="struct__hw__adc__cfg2_1_1__hw__adc__cfg2__bitfields.html">_hw_adc_cfg2::_hw_adc_cfg2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:540</div></div>
<div class="ttc" id="union__hw__adc__cfg2_html"><div class="ttname"><a href="union__hw__adc__cfg2.html">_hw_adc_cfg2</a></div><div class="ttdoc">HW_ADC_CFG2 - ADC Configuration Register 2 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:537</div></div>
<div class="ttc" id="union__hw__adc__cv1_html"><div class="ttname"><a href="union__hw__adc__cv1.html">_hw_adc_cv1</a></div><div class="ttdoc">HW_ADC_CV1 - Compare Value Registers (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:768</div></div>
<div class="ttc" id="union__hw__adc__mg_html"><div class="ttname"><a href="union__hw__adc__mg.html">_hw_adc_mg</a></div><div class="ttdoc">HW_ADC_MG - ADC Minus-Side Gain Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1413</div></div>
<div class="ttc" id="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields_html_a1ab11e64f20c8225342f07bb802c1058"><div class="ttname"><a href="struct__hw__adc__sc1n_1_1__hw__adc__sc1n__bitfields.html#a1ab11e64f20c8225342f07bb802c1058">_hw_adc_sc1n::_hw_adc_sc1n_bitfields::COCO</a></div><div class="ttdeci">uint32_t COCO</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:160</div></div>
<div class="ttc" id="struct__hw__adc_html_ac9196e46d2b22fd8fa82c93406aaaf71"><div class="ttname"><a href="struct__hw__adc.html#ac9196e46d2b22fd8fa82c93406aaaf71">_hw_adc::CLMS</a></div><div class="ttdeci">__IO hw_adc_clms_t CLMS</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2326</div></div>
<div class="ttc" id="union__hw__adc__sc3_html"><div class="ttname"><a href="union__hw__adc__sc3.html">_hw_adc_sc3</a></div><div class="ttdoc">HW_ADC_SC3 - Status and Control Register 3 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1118</div></div>
<div class="ttc" id="struct__hw__adc_html_a94b53ba3df7aabd1524f1260fb7b6578"><div class="ttname"><a href="struct__hw__adc.html#a94b53ba3df7aabd1524f1260fb7b6578">_hw_adc::CLP1</a></div><div class="ttdeci">__IO hw_adc_clp1_t CLP1</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2322</div></div>
<div class="ttc" id="struct__hw__adc__clmd_1_1__hw__adc__clmd__bitfields_html"><div class="ttname"><a href="struct__hw__adc__clmd_1_1__hw__adc__clmd__bitfields.html">_hw_adc_clmd::_hw_adc_clmd_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1898</div></div>
<div class="ttc" id="union__hw__adc__sc1n_html"><div class="ttname"><a href="union__hw__adc__sc1n.html">_hw_adc_sc1n</a></div><div class="ttdoc">HW_ADC_SC1n - ADC Status and Control Registers 1 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:152</div></div>
<div class="ttc" id="struct__hw__adc_html_adaf4644020e5454c427067af1ffeab4d"><div class="ttname"><a href="struct__hw__adc.html#adaf4644020e5454c427067af1ffeab4d">_hw_adc::CLPD</a></div><div class="ttdeci">__IO hw_adc_clpd_t CLPD</div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:2317</div></div>
<div class="ttc" id="union__hw__adc__clp2_html"><div class="ttname"><a href="union__hw__adc__clp2.html">_hw_adc_clp2</a></div><div class="ttdoc">HW_ADC_CLP2 - ADC Plus-Side General Calibration Value Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1712</div></div>
<div class="ttc" id="struct__hw__adc__clps_1_1__hw__adc__clps__bitfields_html"><div class="ttname"><a href="struct__hw__adc__clps_1_1__hw__adc__clps__bitfields.html">_hw_adc_clps::_hw_adc_clps_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_adc.h:1538</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
