$date
	Thu Sep 18 15:59:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module train_tb $end
$var wire 4 ! train_pass [3:0] $end
$var reg 4 " train_req [3:0] $end
$scope module uut $end
$var wire 4 # train_req [3:0] $end
$var reg 4 $ train_pass [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#10000
b1 !
b1 $
b1 "
b1 #
#20000
b10 !
b10 $
b11 "
b11 #
#30000
b100 !
b100 $
b110 "
b110 #
#40000
b1000 !
b1000 $
b1111 "
b1111 #
#50000
b1000 !
b1000 $
b1000 "
b1000 #
#60000
