Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Jul 10 14:23:09 2025
| Host         : DESKTOP-K4298A2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_buzzer_timing_summary_routed.rpt -pb top_buzzer_timing_summary_routed.pb -rpx top_buzzer_timing_summary_routed.rpx -warn_on_violation
| Design       : top_buzzer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.480        0.000                      0                  220        0.199        0.000                      0                  220        4.500        0.000                       0                   221  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.480        0.000                      0                  220        0.199        0.000                      0                  220        4.500        0.000                       0                   221  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 r_clk_cnt_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_buzzer_frequency_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.054ns (25.023%)  route 3.158ns (74.977%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.572     5.093    clk_IBUF_BUFG
    SLICE_X56Y48         FDCE                                         r  r_clk_cnt_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDCE (Prop_fdce_C_Q)         0.478     5.571 r  r_clk_cnt_reg[3][3]/Q
                         net (fo=2, routed)           0.992     6.563    r_clk_cnt_reg[3][3]
    SLICE_X56Y51         LUT4 (Prop_lut4_I0_O)        0.298     6.861 f  r_clk_cnt[3][21]_i_7/O
                         net (fo=1, routed)           0.670     7.531    u_btnR_debounce/r_clk_cnt_reg[3][0]_2
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.655 r  u_btnR_debounce/r_clk_cnt[3][21]_i_3/O
                         net (fo=23, routed)          0.984     8.640    u_btnR_debounce/r_clk_cnt[3][21]_i_3_n_0
    SLICE_X57Y48         LUT3 (Prop_lut3_I1_O)        0.154     8.794 r  u_btnR_debounce/r_buzzer_frequency[3]_i_1/O
                         net (fo=1, routed)           0.512     9.305    u_btnR_debounce_n_22
    SLICE_X52Y48         FDCE                                         r  r_buzzer_frequency_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.453    14.794    clk_IBUF_BUFG
    SLICE_X52Y48         FDCE                                         r  r_buzzer_frequency_reg[3]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X52Y48         FDCE (Setup_fdce_C_D)       -0.234    14.785    r_buzzer_frequency_reg[3]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 r_clk_cnt_reg[1][20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_buzzer_frequency_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.987ns (24.142%)  route 3.101ns (75.858%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X59Y56         FDCE                                         r  r_clk_cnt_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  r_clk_cnt_reg[1][20]/Q
                         net (fo=2, routed)           0.947     6.512    r_clk_cnt_reg[1][20]
    SLICE_X60Y54         LUT4 (Prop_lut4_I2_O)        0.296     6.808 f  r_clk_cnt[1][21]_i_5/O
                         net (fo=1, routed)           0.850     7.658    u_btnL_debounce/r_clk_cnt_reg[1][0]_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.782 r  u_btnL_debounce/r_clk_cnt[1][21]_i_3/O
                         net (fo=23, routed)          0.723     8.506    u_btnL_debounce/r_clk_cnt[1][21]_i_3_n_0
    SLICE_X60Y55         LUT3 (Prop_lut3_I1_O)        0.148     8.654 r  u_btnL_debounce/r_buzzer_frequency[1]_i_1/O
                         net (fo=1, routed)           0.581     9.234    u_btnL_debounce_n_22
    SLICE_X58Y55         FDCE                                         r  r_buzzer_frequency_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X58Y55         FDCE                                         r  r_buzzer_frequency_reg[1]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y55         FDCE (Setup_fdce_C_D)       -0.307    14.779    r_buzzer_frequency_reg[1]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 r_clk_cnt_reg[2][20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_buzzer_frequency_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.027ns (24.648%)  route 3.140ns (75.351%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  r_clk_cnt_reg[2][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.478     5.625 f  r_clk_cnt_reg[2][20]/Q
                         net (fo=2, routed)           1.100     6.725    r_clk_cnt_reg[2][20]
    SLICE_X58Y51         LUT4 (Prop_lut4_I0_O)        0.301     7.026 f  r_clk_cnt[2][21]_i_5/O
                         net (fo=1, routed)           0.804     7.829    u_btnC_debounce/r_clk_cnt_reg[2][0]_0
    SLICE_X60Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.953 r  u_btnC_debounce/r_clk_cnt[2][21]_i_3/O
                         net (fo=23, routed)          0.670     8.623    u_btnC_debounce/r_clk_cnt[2][21]_i_3_n_0
    SLICE_X61Y50         LUT3 (Prop_lut3_I1_O)        0.124     8.747 r  u_btnC_debounce/r_buzzer_frequency[2]_i_1/O
                         net (fo=1, routed)           0.566     9.313    u_btnC_debounce_n_22
    SLICE_X59Y50         FDCE                                         r  r_buzzer_frequency_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X59Y50         FDCE                                         r  r_buzzer_frequency_reg[2]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y50         FDCE (Setup_fdce_C_D)       -0.103    14.984    r_buzzer_frequency_reg[2]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 r_clk_cnt_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_buzzer_frequency_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.856ns (20.269%)  route 3.367ns (79.731%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.559     5.080    clk_IBUF_BUFG
    SLICE_X55Y54         FDCE                                         r  r_clk_cnt_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  r_clk_cnt_reg[4][2]/Q
                         net (fo=2, routed)           1.230     6.766    r_clk_cnt_reg[4][2]
    SLICE_X55Y55         LUT4 (Prop_lut4_I1_O)        0.124     6.890 f  r_clk_cnt[4][21]_i_6/O
                         net (fo=1, routed)           0.940     7.829    u_btnD_debounce/r_clk_cnt_reg[4][1]_1
    SLICE_X55Y56         LUT6 (Prop_lut6_I3_O)        0.124     7.953 r  u_btnD_debounce/r_clk_cnt[4][21]_i_3/O
                         net (fo=22, routed)          1.198     9.151    u_btnD_debounce/r_clk_cnt[4][21]_i_3_n_0
    SLICE_X53Y54         LUT3 (Prop_lut3_I1_O)        0.152     9.303 r  u_btnD_debounce/r_buzzer_frequency[4]_i_1/O
                         net (fo=1, routed)           0.000     9.303    u_btnD_debounce_n_22
    SLICE_X53Y54         FDCE                                         r  r_buzzer_frequency_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X53Y54         FDCE                                         r  r_buzzer_frequency_reg[4]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y54         FDCE (Setup_fdce_C_D)        0.047    15.053    r_buzzer_frequency_reg[4]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 r_clk_cnt_reg[2][20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_clk_cnt_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.027ns (25.475%)  route 3.004ns (74.525%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  r_clk_cnt_reg[2][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.478     5.625 r  r_clk_cnt_reg[2][20]/Q
                         net (fo=2, routed)           1.100     6.725    r_clk_cnt_reg[2][20]
    SLICE_X58Y51         LUT4 (Prop_lut4_I0_O)        0.301     7.026 r  r_clk_cnt[2][21]_i_5/O
                         net (fo=1, routed)           0.804     7.829    u_btnC_debounce/r_clk_cnt_reg[2][0]_0
    SLICE_X60Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.953 f  u_btnC_debounce/r_clk_cnt[2][21]_i_3/O
                         net (fo=23, routed)          1.101     9.054    u_btnC_debounce/r_clk_cnt[2][21]_i_3_n_0
    SLICE_X58Y49         LUT2 (Prop_lut2_I1_O)        0.124     9.178 r  u_btnC_debounce/r_clk_cnt[2][0]_i_1/O
                         net (fo=1, routed)           0.000     9.178    u_btnC_debounce_n_21
    SLICE_X58Y49         FDCE                                         r  r_clk_cnt_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X58Y49         FDCE                                         r  r_clk_cnt_reg[2][0]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X58Y49         FDCE (Setup_fdce_C_D)        0.029    15.034    r_clk_cnt_reg[2][0]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 r_clk_cnt_reg[2][20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_clk_cnt_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.027ns (25.521%)  route 2.997ns (74.479%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  r_clk_cnt_reg[2][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.478     5.625 r  r_clk_cnt_reg[2][20]/Q
                         net (fo=2, routed)           1.100     6.725    r_clk_cnt_reg[2][20]
    SLICE_X58Y51         LUT4 (Prop_lut4_I0_O)        0.301     7.026 r  r_clk_cnt[2][21]_i_5/O
                         net (fo=1, routed)           0.804     7.829    u_btnC_debounce/r_clk_cnt_reg[2][0]_0
    SLICE_X60Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.953 f  u_btnC_debounce/r_clk_cnt[2][21]_i_3/O
                         net (fo=23, routed)          1.094     9.047    u_btnC_debounce/r_clk_cnt[2][21]_i_3_n_0
    SLICE_X58Y49         LUT2 (Prop_lut2_I1_O)        0.124     9.171 r  u_btnC_debounce/r_clk_cnt[2][2]_i_1/O
                         net (fo=1, routed)           0.000     9.171    u_btnC_debounce_n_19
    SLICE_X58Y49         FDCE                                         r  r_clk_cnt_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X58Y49         FDCE                                         r  r_clk_cnt_reg[2][2]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X58Y49         FDCE (Setup_fdce_C_D)        0.031    15.036    r_clk_cnt_reg[2][2]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 r_clk_cnt_reg[2][20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_clk_cnt_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 1.055ns (25.989%)  route 3.004ns (74.011%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  r_clk_cnt_reg[2][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.478     5.625 r  r_clk_cnt_reg[2][20]/Q
                         net (fo=2, routed)           1.100     6.725    r_clk_cnt_reg[2][20]
    SLICE_X58Y51         LUT4 (Prop_lut4_I0_O)        0.301     7.026 r  r_clk_cnt[2][21]_i_5/O
                         net (fo=1, routed)           0.804     7.829    u_btnC_debounce/r_clk_cnt_reg[2][0]_0
    SLICE_X60Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.953 f  u_btnC_debounce/r_clk_cnt[2][21]_i_3/O
                         net (fo=23, routed)          1.101     9.054    u_btnC_debounce/r_clk_cnt[2][21]_i_3_n_0
    SLICE_X58Y49         LUT2 (Prop_lut2_I1_O)        0.152     9.206 r  u_btnC_debounce/r_clk_cnt[2][1]_i_1/O
                         net (fo=1, routed)           0.000     9.206    u_btnC_debounce_n_20
    SLICE_X58Y49         FDCE                                         r  r_clk_cnt_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X58Y49         FDCE                                         r  r_clk_cnt_reg[2][1]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X58Y49         FDCE (Setup_fdce_C_D)        0.075    15.080    r_clk_cnt_reg[2][1]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 r_clk_cnt_reg[2][20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_clk_cnt_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.055ns (26.036%)  route 2.997ns (73.964%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  r_clk_cnt_reg[2][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.478     5.625 r  r_clk_cnt_reg[2][20]/Q
                         net (fo=2, routed)           1.100     6.725    r_clk_cnt_reg[2][20]
    SLICE_X58Y51         LUT4 (Prop_lut4_I0_O)        0.301     7.026 r  r_clk_cnt[2][21]_i_5/O
                         net (fo=1, routed)           0.804     7.829    u_btnC_debounce/r_clk_cnt_reg[2][0]_0
    SLICE_X60Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.953 f  u_btnC_debounce/r_clk_cnt[2][21]_i_3/O
                         net (fo=23, routed)          1.094     9.047    u_btnC_debounce/r_clk_cnt[2][21]_i_3_n_0
    SLICE_X58Y49         LUT2 (Prop_lut2_I1_O)        0.152     9.199 r  u_btnC_debounce/r_clk_cnt[2][3]_i_1/O
                         net (fo=1, routed)           0.000     9.199    u_btnC_debounce_n_18
    SLICE_X58Y49         FDCE                                         r  r_clk_cnt_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X58Y49         FDCE                                         r  r_clk_cnt_reg[2][3]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X58Y49         FDCE (Setup_fdce_C_D)        0.075    15.080    r_clk_cnt_reg[2][3]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 r_clk_cnt_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_clk_cnt_reg[2][21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 2.253ns (55.604%)  route 1.799ns (44.396%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.638     5.159    clk_IBUF_BUFG
    SLICE_X58Y49         FDCE                                         r  r_clk_cnt_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDCE (Prop_fdce_C_Q)         0.419     5.578 r  r_clk_cnt_reg[2][1]/Q
                         net (fo=2, routed)           0.842     6.420    r_clk_cnt_reg[2][1]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.251 r  r_clk_cnt_reg[2][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.251    r_clk_cnt_reg[2][4]_i_2_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.365 r  r_clk_cnt_reg[2][8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.365    r_clk_cnt_reg[2][8]_i_2_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.479 r  r_clk_cnt_reg[2][12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.479    r_clk_cnt_reg[2][12]_i_2_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  r_clk_cnt_reg[2][16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.593    r_clk_cnt_reg[2][16]_i_2_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.707 r  r_clk_cnt_reg[2][20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.707    r_clk_cnt_reg[2][20]_i_2_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.929 r  r_clk_cnt_reg[2][21]_i_2/O[0]
                         net (fo=1, routed)           0.957     8.886    u_btnC_debounce/O[0]
    SLICE_X60Y52         LUT2 (Prop_lut2_I0_O)        0.325     9.211 r  u_btnC_debounce/r_clk_cnt[2][21]_i_1/O
                         net (fo=1, routed)           0.000     9.211    u_btnC_debounce_n_0
    SLICE_X60Y52         FDCE                                         r  r_clk_cnt_reg[2][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  r_clk_cnt_reg[2][21]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X60Y52         FDCE (Setup_fdce_C_D)        0.118    15.112    r_clk_cnt_reg[2][21]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 u_btnR_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btnR_debounce/btn_state_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.828ns (21.939%)  route 2.946ns (78.061%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.571     5.092    u_btnR_debounce/CLK
    SLICE_X55Y45         FDCE                                         r  u_btnR_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDCE (Prop_fdce_C_Q)         0.456     5.548 r  u_btnR_debounce/count_reg[3]/Q
                         net (fo=2, routed)           1.119     6.668    u_btnR_debounce/count_reg_n_0_[3]
    SLICE_X55Y45         LUT6 (Prop_lut6_I3_O)        0.124     6.792 f  u_btnR_debounce/btn_state_i_4__1/O
                         net (fo=1, routed)           0.511     7.302    u_btnR_debounce/btn_state_i_4__1_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.426 f  u_btnR_debounce/btn_state_i_3__1/O
                         net (fo=21, routed)          0.695     8.121    u_btnR_debounce/btn_state_i_3__1_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I4_O)        0.124     8.245 r  u_btnR_debounce/btn_state_i_1__1/O
                         net (fo=1, routed)           0.621     8.866    u_btnR_debounce/btn_state
    SLICE_X55Y48         FDCE                                         r  u_btnR_debounce/btn_state_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.453    14.794    u_btnR_debounce/CLK
    SLICE_X55Y48         FDCE                                         r  u_btnR_debounce/btn_state_reg/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X55Y48         FDCE (Setup_fdce_C_CE)      -0.205    14.828    u_btnR_debounce/btn_state_reg
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  5.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_btnR_debounce/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btnR_debounce/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.072%)  route 0.146ns (43.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.569     1.452    u_btnR_debounce/CLK
    SLICE_X57Y48         FDCE                                         r  u_btnR_debounce/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDCE (Prop_fdce_C_Q)         0.141     1.593 f  u_btnR_debounce/count_reg[14]/Q
                         net (fo=22, routed)          0.146     1.739    u_btnR_debounce/count_reg_n_0_[14]
    SLICE_X56Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.784 r  u_btnR_debounce/count[13]_i_1__1/O
                         net (fo=1, routed)           0.000     1.784    u_btnR_debounce/count[13]_i_1__1_n_0
    SLICE_X56Y48         FDCE                                         r  u_btnR_debounce/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.838     1.965    u_btnR_debounce/CLK
    SLICE_X56Y48         FDCE                                         r  u_btnR_debounce/count_reg[13]/C
                         clock pessimism             -0.500     1.465    
    SLICE_X56Y48         FDCE (Hold_fdce_C_D)         0.120     1.585    u_btnR_debounce/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_btnD_debounce/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_buzzer_frequency_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.212ns (66.562%)  route 0.107ns (33.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.564     1.447    u_btnD_debounce/CLK
    SLICE_X52Y54         FDCE                                         r  u_btnD_debounce/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  u_btnD_debounce/btn_state_reg/Q
                         net (fo=5, routed)           0.107     1.718    u_btnD_debounce/w_btnD
    SLICE_X53Y54         LUT3 (Prop_lut3_I0_O)        0.048     1.766 r  u_btnD_debounce/r_buzzer_frequency[4]_i_1/O
                         net (fo=1, routed)           0.000     1.766    u_btnD_debounce_n_22
    SLICE_X53Y54         FDCE                                         r  r_buzzer_frequency_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.834     1.962    clk_IBUF_BUFG
    SLICE_X53Y54         FDCE                                         r  r_buzzer_frequency_reg[4]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X53Y54         FDCE (Hold_fdce_C_D)         0.105     1.565    r_buzzer_frequency_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_btnU_debounce/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btnU_debounce/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.637%)  route 0.154ns (42.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.595     1.478    u_btnU_debounce/CLK
    SLICE_X60Y47         FDCE                                         r  u_btnU_debounce/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDCE (Prop_fdce_C_Q)         0.164     1.642 f  u_btnU_debounce/count_reg[14]/Q
                         net (fo=22, routed)          0.154     1.796    u_btnU_debounce/count[14]
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.841 r  u_btnU_debounce/count[19]_i_1/O
                         net (fo=1, routed)           0.000     1.841    u_btnU_debounce/count[19]_i_1_n_0
    SLICE_X60Y48         FDCE                                         r  u_btnU_debounce/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.865     1.992    u_btnU_debounce/CLK
    SLICE_X60Y48         FDCE                                         r  u_btnU_debounce/count_reg[19]/C
                         clock pessimism             -0.498     1.494    
    SLICE_X60Y48         FDCE (Hold_fdce_C_D)         0.121     1.615    u_btnU_debounce/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u_btnR_debounce/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btnR_debounce/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.761%)  route 0.195ns (51.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.569     1.452    u_btnR_debounce/CLK
    SLICE_X57Y48         FDCE                                         r  u_btnR_debounce/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDCE (Prop_fdce_C_Q)         0.141     1.593 f  u_btnR_debounce/count_reg[15]/Q
                         net (fo=22, routed)          0.195     1.789    u_btnR_debounce/count_reg_n_0_[15]
    SLICE_X56Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.834 r  u_btnR_debounce/count[16]_i_1__1/O
                         net (fo=1, routed)           0.000     1.834    u_btnR_debounce/count[16]_i_1__1_n_0
    SLICE_X56Y48         FDCE                                         r  u_btnR_debounce/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.838     1.965    u_btnR_debounce/CLK
    SLICE_X56Y48         FDCE                                         r  u_btnR_debounce/count_reg[16]/C
                         clock pessimism             -0.500     1.465    
    SLICE_X56Y48         FDCE (Hold_fdce_C_D)         0.121     1.586    u_btnR_debounce/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_btnL_debounce/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btnL_debounce/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.312%)  route 0.176ns (48.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.592     1.475    u_btnL_debounce/CLK
    SLICE_X62Y58         FDCE                                         r  u_btnL_debounce/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDCE (Prop_fdce_C_Q)         0.141     1.616 f  u_btnL_debounce/count_reg[15]/Q
                         net (fo=22, routed)          0.176     1.793    u_btnL_debounce/count_reg_n_0_[15]
    SLICE_X62Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.838 r  u_btnL_debounce/count[11]_i_1__3/O
                         net (fo=1, routed)           0.000     1.838    u_btnL_debounce/count[11]_i_1__3_n_0
    SLICE_X62Y57         FDCE                                         r  u_btnL_debounce/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.862     1.990    u_btnL_debounce/CLK
    SLICE_X62Y57         FDCE                                         r  u_btnL_debounce/count_reg[11]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X62Y57         FDCE (Hold_fdce_C_D)         0.092     1.583    u_btnL_debounce/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_btnL_debounce/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btnL_debounce/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.170%)  route 0.177ns (48.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.592     1.475    u_btnL_debounce/CLK
    SLICE_X62Y58         FDCE                                         r  u_btnL_debounce/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDCE (Prop_fdce_C_Q)         0.141     1.616 f  u_btnL_debounce/count_reg[15]/Q
                         net (fo=22, routed)          0.177     1.794    u_btnL_debounce/count_reg_n_0_[15]
    SLICE_X62Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.839 r  u_btnL_debounce/count[10]_i_1__3/O
                         net (fo=1, routed)           0.000     1.839    u_btnL_debounce/count[10]_i_1__3_n_0
    SLICE_X62Y57         FDCE                                         r  u_btnL_debounce/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.862     1.990    u_btnL_debounce/CLK
    SLICE_X62Y57         FDCE                                         r  u_btnL_debounce/count_reg[10]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X62Y57         FDCE (Hold_fdce_C_D)         0.091     1.582    u_btnL_debounce/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_btnU_debounce/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btnU_debounce/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.594     1.477    u_btnU_debounce/CLK
    SLICE_X59Y44         FDCE                                         r  u_btnU_debounce/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  u_btnU_debounce/count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.786    u_btnU_debounce/count[0]
    SLICE_X59Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  u_btnU_debounce/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    u_btnU_debounce/count[0]_i_1_n_0
    SLICE_X59Y44         FDCE                                         r  u_btnU_debounce/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.864     1.991    u_btnU_debounce/CLK
    SLICE_X59Y44         FDCE                                         r  u_btnU_debounce/count_reg[0]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X59Y44         FDCE (Hold_fdce_C_D)         0.091     1.568    u_btnU_debounce/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_btnD_debounce/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btnD_debounce/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.565     1.448    u_btnD_debounce/CLK
    SLICE_X51Y52         FDCE                                         r  u_btnD_debounce/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDCE (Prop_fdce_C_Q)         0.141     1.589 f  u_btnD_debounce/count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.758    u_btnD_debounce/count_reg_n_0_[0]
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  u_btnD_debounce/count[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.803    u_btnD_debounce/count[0]_i_1__2_n_0
    SLICE_X51Y52         FDCE                                         r  u_btnD_debounce/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.835     1.963    u_btnD_debounce/CLK
    SLICE_X51Y52         FDCE                                         r  u_btnD_debounce/count_reg[0]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X51Y52         FDCE (Hold_fdce_C_D)         0.091     1.539    u_btnD_debounce/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_btnD_debounce/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btnD_debounce/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.308%)  route 0.170ns (47.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.564     1.447    u_btnD_debounce/CLK
    SLICE_X51Y54         FDCE                                         r  u_btnD_debounce/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  u_btnD_debounce/count_reg[14]/Q
                         net (fo=22, routed)          0.170     1.758    u_btnD_debounce/count_reg_n_0_[14]
    SLICE_X51Y54         LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  u_btnD_debounce/count[15]_i_1__2/O
                         net (fo=1, routed)           0.000     1.803    u_btnD_debounce/count[15]_i_1__2_n_0
    SLICE_X51Y54         FDCE                                         r  u_btnD_debounce/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.834     1.962    u_btnD_debounce/CLK
    SLICE_X51Y54         FDCE                                         r  u_btnD_debounce/count_reg[15]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X51Y54         FDCE (Hold_fdce_C_D)         0.092     1.539    u_btnD_debounce/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_btnD_debounce/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btnD_debounce/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.441%)  route 0.169ns (47.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.564     1.447    u_btnD_debounce/CLK
    SLICE_X51Y54         FDCE                                         r  u_btnD_debounce/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  u_btnD_debounce/count_reg[15]/Q
                         net (fo=22, routed)          0.169     1.757    u_btnD_debounce/count_reg_n_0_[15]
    SLICE_X51Y54         LUT6 (Prop_lut6_I3_O)        0.045     1.802 r  u_btnD_debounce/count[14]_i_1__2/O
                         net (fo=1, routed)           0.000     1.802    u_btnD_debounce/count[14]_i_1__2_n_0
    SLICE_X51Y54         FDCE                                         r  u_btnD_debounce/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.834     1.962    u_btnD_debounce/CLK
    SLICE_X51Y54         FDCE                                         r  u_btnD_debounce/count_reg[14]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X51Y54         FDCE (Hold_fdce_C_D)         0.091     1.538    u_btnD_debounce/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y46   r_buzzer_frequency_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y55   r_buzzer_frequency_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y50   r_buzzer_frequency_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y48   r_buzzer_frequency_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y54   r_buzzer_frequency_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y46   r_clk_cnt_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y49   r_clk_cnt_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y48   r_clk_cnt_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y48   r_clk_cnt_reg[0][12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   r_buzzer_frequency_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   r_buzzer_frequency_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   r_buzzer_frequency_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   r_buzzer_frequency_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y50   r_buzzer_frequency_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y50   r_buzzer_frequency_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y48   r_buzzer_frequency_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y48   r_buzzer_frequency_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y54   r_buzzer_frequency_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y54   r_buzzer_frequency_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   r_buzzer_frequency_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   r_buzzer_frequency_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   r_buzzer_frequency_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   r_buzzer_frequency_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y50   r_buzzer_frequency_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y50   r_buzzer_frequency_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y48   r_buzzer_frequency_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y48   r_buzzer_frequency_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y54   r_buzzer_frequency_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y54   r_buzzer_frequency_reg[4]/C



