#! /usr/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x11d5520 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x1214360_0 .var "Clk", 0 0;
v0x1214400_0 .var "Start", 0 0;
v0x1214510_0 .var/i "counter", 31 0;
v0x12145b0_0 .var/i "flush", 31 0;
v0x1214690_0 .var/i "i", 31 0;
v0x12147c0_0 .var/i "outfile", 31 0;
v0x12148a0_0 .var/i "stall", 31 0;
S_0x11b7870 .scope module, "CPU" "CPU" 2 13, 3 1 0, S_0x11d5520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "start_i"
    .port_info 2 /NODIR 0 ""
L_0x1214e10 .functor AND 1, L_0x1227700, v0x12038e0_0, C4<1>, C4<1>;
L_0x1214f20 .functor BUFZ 1, v0x1203ba0_0, C4<0>, C4<0>, C4<0>;
L_0x1215050 .functor OR 1, v0x1203ba0_0, L_0x1214e10, C4<0>, C4<0>;
L_0x1226410 .functor BUFZ 28, v0x1210130_0, C4<0000000000000000000000000000>, C4<0000000000000000000000000000>, C4<0000000000000000000000000000>;
v0x1210270_0 .net "ALUCtrl", 2 0, v0x1202560_0;  1 drivers
v0x1210380_0 .net "ALUOp", 1 0, L_0x1227b30;  1 drivers
v0x1210440_0 .net "ALUSrc", 0 0, L_0x1227c90;  1 drivers
v0x1210510_0 .net "ALU_data", 31 0, L_0x122a360;  1 drivers
v0x12105e0_0 .net "ALU_ex", 31 0, v0x1201f50_0;  1 drivers
v0x12106d0_0 .net "ALU_i2", 31 0, L_0x12284e0;  1 drivers
v0x12107c0_0 .net "ALU_mem", 31 0, L_0x1229dd0;  1 drivers
v0x1210860_0 .net "EX_id", 3 0, L_0x1227050;  1 drivers
v0x1210940_0 .net "IDEX_flush", 0 0, v0x1205ca0_0;  1 drivers
v0x1210a70_0 .net "M_ex", 1 0, L_0x1227840;  1 drivers
v0x1210b50_0 .net "M_id", 1 0, L_0x1227140;  1 drivers
v0x1210c30_0 .net "MemRead", 0 0, L_0x1229bb0;  1 drivers
v0x1210cd0_0 .net "MemWrite", 0 0, L_0x1229a90;  1 drivers
v0x1210d70_0 .net "MemtoReg", 0 0, L_0x122a2c0;  1 drivers
v0x1210e10_0 .net "RS_Src_Ctr", 1 0, v0x1205010_0;  1 drivers
v0x1210f00_0 .net "RT_Src_Ctr", 1 0, v0x12051e0_0;  1 drivers
v0x1210ff0_0 .net "RegDst", 0 0, L_0x1227f30;  1 drivers
v0x12111a0_0 .net "Reg_Write", 0 0, L_0x122a170;  1 drivers
v0x1211240_0 .net "Sign_extend_o", 31 0, L_0x1227fd0;  1 drivers
v0x12112e0_0 .net "WB_ex", 1 0, L_0x1227a90;  1 drivers
v0x1211380_0 .net "WB_id", 1 0, L_0x1227270;  1 drivers
v0x1211420_0 .net "WB_mem", 1 0, L_0x1228710;  1 drivers
v0x1211500_0 .net "Write_Data", 31 0, L_0x122a560;  1 drivers
v0x1211650_0 .net "Write_Register", 4 0, L_0x122a760;  1 drivers
v0x1211710_0 .net "Write_Register_ex", 4 0, L_0x1229750;  1 drivers
v0x12117d0_0 .net "Write_Register_mem", 4 0, L_0x122a0d0;  1 drivers
v0x1211870_0 .net "Zero", 0 0, v0x1201010_0;  1 drivers
v0x1211940_0 .net *"_s32", 27 0, L_0x1226410;  1 drivers
v0x12119e0_0 .net *"_s37", 3 0, L_0x12265c0;  1 drivers
v0x1211ac0_0 .net *"_s46", 0 0, L_0x12273d0;  1 drivers
L_0x7fe2a0929258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1211b80_0 .net/2s *"_s48", 1 0, L_0x7fe2a0929258;  1 drivers
L_0x7fe2a09292a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1211c60_0 .net/2s *"_s50", 1 0, L_0x7fe2a09292a0;  1 drivers
v0x1211d40_0 .net *"_s52", 1 0, L_0x1227590;  1 drivers
v0x12110d0_0 .net "beq_flush", 0 0, L_0x1215050;  1 drivers
v0x1211ff0_0 .net "branch_addr", 31 0, L_0x1215230;  1 drivers
v0x12120e0_0 .net "clk_i", 0 0, v0x1214360_0;  1 drivers
v0x1212180_0 .net "control_id", 7 0, L_0x1226df0;  1 drivers
v0x1212290_0 .net "ctrl_branch", 0 0, v0x12038e0_0;  1 drivers
v0x1212330_0 .net "dm_Write_Data", 31 0, L_0x1229ca0;  1 drivers
v0x12123d0_0 .net "dm_data", 31 0, L_0x122a4c0;  1 drivers
v0x12124a0_0 .net "dm_o", 31 0, v0x120f9f0_0;  1 drivers
v0x1212570_0 .net "equal", 0 0, L_0x1227700;  1 drivers
v0x1212610_0 .net "imm", 15 0, L_0x1225f20;  1 drivers
v0x1212700_0 .net "inst", 31 0, L_0x1214d00;  1 drivers
v0x12127d0_0 .net "inst_ID", 31 0, L_0x1225900;  1 drivers
v0x1212890_0 .net "inst_addr", 31 0, v0x120cc10_0;  1 drivers
v0x1212950_0 .net "jump", 0 0, v0x1203ba0_0;  1 drivers
v0x1212a20_0 .net "jump_reg", 0 0, L_0x1214f20;  1 drivers
v0x1212af0_0 .net "lw_stall", 0 0, v0x1205d70_0;  1 drivers
v0x1212b90_0 .net "muxRS_data_o", 31 0, v0x12088f0_0;  1 drivers
v0x1212c80_0 .net "muxRT_data_o", 31 0, v0x1209140_0;  1 drivers
v0x1212d70_0 .net "mux_branch", 0 0, L_0x1214e10;  1 drivers
v0x1212e10_0 .net "next_pc", 31 0, L_0x1215420;  1 drivers
v0x1212f00_0 .net "opcode", 5 0, L_0x12259a0;  1 drivers
v0x1212fc0_0 .net "pc_4", 31 0, L_0x1215610;  1 drivers
v0x12130b0_0 .net "pc_4_ID", 31 0, L_0x1225860;  1 drivers
v0x1213170_0 .net "pc_flush", 0 0, v0x1205f40_0;  1 drivers
v0x1213260_0 .net "rd", 4 0, L_0x1225e30;  1 drivers
v0x1213320_0 .net "rd_ex", 4 0, L_0x1228670;  1 drivers
v0x12133e0_0 .net "read_data1_ex", 31 0, L_0x1227d80;  1 drivers
v0x1213480_0 .net "read_data1_id", 31 0, v0x120d5a0_0;  1 drivers
v0x1213550_0 .net "read_data2_ex", 31 0, L_0x1228100;  1 drivers
v0x1213620_0 .net "read_data2_id", 31 0, v0x120d7b0_0;  1 drivers
v0x12136f0_0 .net "rs", 4 0, L_0x1225bd0;  1 drivers
v0x12137c0_0 .net "rs_ex", 4 0, L_0x1228440;  1 drivers
v0x1211e10_0 .net "rsrt", 9 0, L_0x1225ae0;  1 drivers
v0x1211ee0_0 .net "rt", 4 0, L_0x1225d90;  1 drivers
v0x1213c70_0 .net "rt_ex", 4 0, L_0x12281f0;  1 drivers
v0x1213d10_0 .net "sh_28_o", 27 0, v0x1210130_0;  1 drivers
v0x1213de0_0 .net "sh_32", 31 0, L_0x12264d0;  1 drivers
v0x1213eb0_0 .net "sh_addr", 31 0, L_0x12268d0;  1 drivers
v0x1213fa0_0 .net "shamt", 4 0, L_0x1226010;  1 drivers
v0x1214060_0 .net "sign_ext_id", 31 0, L_0x12261c0;  1 drivers
v0x1214170_0 .net "sign_ext_id_sh2", 31 0, L_0x12267e0;  1 drivers
v0x1214280_0 .net "start_i", 0 0, v0x1214400_0;  1 drivers
L_0x12257c0 .concat [ 32 32 0 0], L_0x1214d00, L_0x1215610;
L_0x1225860 .part v0x12072e0_0, 32, 32;
L_0x1225900 .part v0x12072e0_0, 0, 32;
L_0x12259a0 .part L_0x1225900, 26, 6;
L_0x1225ae0 .part L_0x1225900, 16, 10;
L_0x1225bd0 .part L_0x1225900, 21, 5;
L_0x1225d90 .part L_0x1225900, 16, 5;
L_0x1225e30 .part L_0x1225900, 11, 5;
L_0x1225f20 .part L_0x1225900, 0, 16;
L_0x1226010 .part L_0x1225900, 6, 5;
L_0x1226370 .part L_0x1225900, 0, 26;
L_0x12264d0 .concat8 [ 28 4 0 0], L_0x1226410, L_0x12265c0;
L_0x12265c0 .part L_0x1215230, 28, 4;
L_0x1226cd0 .part L_0x1227840, 1, 1;
L_0x1227050 .part L_0x1226f20, 4, 4;
L_0x1227140 .part L_0x1226f20, 2, 2;
L_0x1227270 .part L_0x1226f20, 0, 2;
L_0x12273d0 .cmp/eq 32, v0x120d5a0_0, v0x120d7b0_0;
L_0x1227590 .functor MUXZ 2, L_0x7fe2a09292a0, L_0x7fe2a0929258, L_0x12273d0, C4<>;
L_0x1227700 .part L_0x1227590, 0, 1;
LS_0x12274f0_0_0 .concat [ 5 5 5 32], L_0x1225e30, L_0x1225d90, L_0x1225bd0, L_0x12261c0;
LS_0x12274f0_0_4 .concat [ 32 32 4 2], v0x120d7b0_0, v0x120d5a0_0, L_0x1227050, L_0x1227140;
LS_0x12274f0_0_8 .concat [ 2 0 0 0], L_0x1227270;
L_0x12274f0 .concat [ 47 70 2 0], LS_0x12274f0_0_0, LS_0x12274f0_0_4, LS_0x12274f0_0_8;
L_0x1227a90 .part v0x1206a50_0, 117, 2;
L_0x1227840 .part v0x1206a50_0, 115, 2;
L_0x1227c90 .part v0x1206a50_0, 114, 1;
L_0x1227b30 .part v0x1206a50_0, 112, 2;
L_0x1227f30 .part v0x1206a50_0, 111, 1;
L_0x1227d80 .part v0x1206a50_0, 79, 32;
L_0x1228100 .part v0x1206a50_0, 47, 32;
L_0x1227fd0 .part v0x1206a50_0, 15, 32;
L_0x1228440 .part v0x1206a50_0, 10, 5;
L_0x12281f0 .part v0x1206a50_0, 5, 5;
L_0x1228670 .part v0x1206a50_0, 0, 5;
L_0x1228820 .part L_0x1227fd0, 0, 6;
LS_0x12299a0_0_0 .concat [ 5 32 32 2], L_0x1229750, v0x1209140_0, v0x1201f50_0, L_0x1227840;
LS_0x12299a0_0_4 .concat [ 2 0 0 0], L_0x1227a90;
L_0x12299a0 .concat [ 71 2 0 0], LS_0x12299a0_0_0, LS_0x12299a0_0_4;
L_0x1228710 .part v0x12048b0_0, 71, 2;
L_0x1229bb0 .part v0x12048b0_0, 70, 1;
L_0x1229a90 .part v0x12048b0_0, 69, 1;
L_0x1229dd0 .part v0x12048b0_0, 37, 32;
L_0x1229ca0 .part v0x12048b0_0, 5, 32;
L_0x122a0d0 .part v0x12048b0_0, 0, 5;
L_0x1229f90 .concat [ 5 32 32 2], L_0x122a0d0, L_0x1229dd0, v0x120f9f0_0, L_0x1228710;
L_0x122a2c0 .part v0x1208340_0, 70, 1;
L_0x122a170 .part v0x1208340_0, 69, 1;
L_0x122a4c0 .part v0x1208340_0, 37, 32;
L_0x122a360 .part v0x1208340_0, 5, 32;
L_0x122a760 .part v0x1208340_0, 0, 5;
L_0x122a980 .part L_0x1228710, 0, 1;
S_0x11c4800 .scope module, "ALU" "ALU" 3 242, 4 1 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
L_0x12289f0 .functor XNOR 1, L_0x1228af0, L_0x1228c20, C4<0>, C4<0>;
L_0x1228e00 .functor XOR 1, L_0x1228cc0, L_0x1228d60, C4<0>, C4<0>;
L_0x1228f10 .functor AND 1, L_0x12289f0, L_0x1228e00, C4<1>, C4<1>;
L_0x1229390 .functor NOT 1, L_0x12292a0, C4<0>, C4<0>, C4<0>;
v0x11b7500_0 .net "ALUCtrl_i", 2 0, v0x1202560_0;  alias, 1 drivers
v0x1201010_0 .var "Zero_o", 0 0;
v0x12010d0_0 .net *"_s11", 0 0, L_0x1228d60;  1 drivers
v0x12011c0_0 .net *"_s12", 0 0, L_0x1228e00;  1 drivers
v0x1201280_0 .net *"_s14", 0 0, L_0x1228f10;  1 drivers
L_0x7fe2a0929378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1201390_0 .net/2s *"_s16", 1 0, L_0x7fe2a0929378;  1 drivers
L_0x7fe2a09293c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1201470_0 .net/2s *"_s18", 1 0, L_0x7fe2a09293c0;  1 drivers
v0x1201550_0 .net *"_s20", 1 0, L_0x1229020;  1 drivers
v0x1201630_0 .net *"_s25", 0 0, L_0x12292a0;  1 drivers
v0x12017a0_0 .net *"_s26", 0 0, L_0x1229390;  1 drivers
v0x1201880_0 .net *"_s29", 0 0, L_0x1229450;  1 drivers
v0x1201960_0 .net *"_s3", 0 0, L_0x1228af0;  1 drivers
v0x1201a40_0 .net *"_s5", 0 0, L_0x1228c20;  1 drivers
v0x1201b20_0 .net *"_s6", 0 0, L_0x12289f0;  1 drivers
v0x1201be0_0 .net *"_s9", 0 0, L_0x1228cc0;  1 drivers
v0x1201cc0_0 .net "data1_i", 31 0, v0x12088f0_0;  alias, 1 drivers
v0x1201da0_0 .net "data2_i", 31 0, L_0x12284e0;  alias, 1 drivers
v0x1201f50_0 .var "data_o", 31 0;
v0x1201ff0_0 .net "oflow_sub", 0 0, L_0x12291b0;  1 drivers
v0x12020b0_0 .net "slt", 0 0, L_0x12294f0;  1 drivers
v0x1202170_0 .net "sub_ab", 31 0, L_0x1228950;  1 drivers
E_0x11b6a80 .event edge, v0x11b7500_0, v0x1201cc0_0, v0x1201da0_0, v0x12020b0_0;
L_0x1228950 .arith/sub 32, v0x12088f0_0, L_0x12284e0;
L_0x1228af0 .part v0x12088f0_0, 31, 1;
L_0x1228c20 .part L_0x12284e0, 31, 1;
L_0x1228cc0 .part L_0x1228950, 31, 1;
L_0x1228d60 .part v0x12088f0_0, 31, 1;
L_0x1229020 .functor MUXZ 2, L_0x7fe2a09293c0, L_0x7fe2a0929378, L_0x1228f10, C4<>;
L_0x12291b0 .part L_0x1229020, 0, 1;
L_0x12292a0 .part v0x12088f0_0, 31, 1;
L_0x1229450 .part v0x12088f0_0, 31, 1;
L_0x12294f0 .functor MUXZ 1, L_0x1229450, L_0x1229390, L_0x12291b0, C4<>;
S_0x12022f0 .scope module, "ALU_Control" "ALU_Control" 3 233, 5 1 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v0x1202560_0 .var "ALUCtrl_o", 2 0;
v0x1202640_0 .net "ALUOp_i", 1 0, L_0x1227b30;  alias, 1 drivers
v0x1202700_0 .net "funct_i", 5 0, L_0x1228820;  1 drivers
E_0x12024e0 .event edge, v0x1202640_0, v0x1202700_0;
S_0x1202870 .scope module, "Add_PC" "Adder" 3 77, 6 1 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x1202ac0_0 .net "data1_in", 31 0, v0x120cc10_0;  alias, 1 drivers
L_0x7fe2a09290f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1202ba0_0 .net "data2_in", 31 0, L_0x7fe2a09290f0;  1 drivers
v0x1202c80_0 .net "data_o", 31 0, L_0x1215610;  alias, 1 drivers
L_0x1215610 .arith/sum 32, v0x120cc10_0, L_0x7fe2a09290f0;
S_0x1202df0 .scope module, "Add_imm" "Adder" 3 131, 6 1 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x1203010_0 .net "data1_in", 31 0, L_0x12267e0;  alias, 1 drivers
v0x1203110_0 .net "data2_in", 31 0, L_0x1225860;  alias, 1 drivers
v0x12031f0_0 .net "data_o", 31 0, L_0x12268d0;  alias, 1 drivers
L_0x12268d0 .arith/sum 32, L_0x12267e0, L_0x1225860;
S_0x1203360 .scope module, "Control" "Control" 3 152, 7 1 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op_i"
    .port_info 1 /OUTPUT 1 "Branch_o"
    .port_info 2 /OUTPUT 1 "Jump_o"
    .port_info 3 /OUTPUT 8 "Bus_o"
P_0x1203580 .param/l "X" 0 7 21, +C4<00000000000000000000000000000000>;
v0x1203720_0 .var "ALUOp_o", 1 0;
v0x1203820_0 .var "ALUSrc_o", 0 0;
v0x12038e0_0 .var "Branch_o", 0 0;
v0x12039b0_0 .net "Bus_o", 7 0, L_0x1226df0;  alias, 1 drivers
v0x1203a90_0 .var "ExtOp_o", 0 0;
v0x1203ba0_0 .var "Jump_o", 0 0;
v0x1203c60_0 .var "MemRead_o", 0 0;
v0x1203d20_0 .var "MemWrite_o", 0 0;
v0x1203de0_0 .var "MemtoReg_o", 0 0;
v0x1203f30_0 .net "Op_i", 5 0, L_0x12259a0;  alias, 1 drivers
v0x1204010_0 .var "RegDst_o", 0 0;
v0x12040d0_0 .var "RegWrite_o", 0 0;
E_0x12036c0 .event edge, v0x1203f30_0;
LS_0x1226df0_0_0 .concat [ 1 1 1 1], v0x12040d0_0, v0x1203de0_0, v0x1203d20_0, v0x1203c60_0;
LS_0x1226df0_0_4 .concat [ 1 2 1 0], v0x1204010_0, v0x1203720_0, v0x1203820_0;
L_0x1226df0 .concat [ 4 4 0 0], LS_0x1226df0_0_0, LS_0x1226df0_0_4;
S_0x1204210 .scope module, "EXMEM" "regr" 3 262, 8 31 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 73 "in"
    .port_info 4 /OUTPUT 73 "out"
P_0x1204390 .param/l "N" 0 8 38, +C4<00000000000000000000000001001001>;
L_0x7fe2a0929450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1204560_0 .net "clear", 0 0, L_0x7fe2a0929450;  1 drivers
v0x1204640_0 .net "clk", 0 0, v0x1214360_0;  alias, 1 drivers
L_0x7fe2a0929498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1204700_0 .net "hold", 0 0, L_0x7fe2a0929498;  1 drivers
v0x12047d0_0 .net "in", 72 0, L_0x12299a0;  1 drivers
v0x12048b0_0 .var "out", 72 0;
E_0x12044e0 .event posedge, v0x1204640_0;
S_0x1204a80 .scope module, "Forwarding_unit" "Forwarding_unit" 3 300, 9 1 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "MEM_Rd_i"
    .port_info 2 /INPUT 5 "WB_Rd_i"
    .port_info 3 /INPUT 1 "MEM_W_i"
    .port_info 4 /INPUT 1 "WB_W_i"
    .port_info 5 /INPUT 5 "RS_i"
    .port_info 6 /INPUT 5 "RT_i"
    .port_info 7 /OUTPUT 2 "RS_Src_o"
    .port_info 8 /OUTPUT 2 "RT_Src_o"
v0x1204e50_0 .net "MEM_Rd_i", 4 0, L_0x122a0d0;  alias, 1 drivers
v0x1204f50_0 .net "MEM_W_i", 0 0, L_0x122a980;  1 drivers
v0x1205010_0 .var "RS_Src_o", 1 0;
v0x1205100_0 .net "RS_i", 4 0, L_0x1228440;  alias, 1 drivers
v0x12051e0_0 .var "RT_Src_o", 1 0;
v0x1205310_0 .net "RT_i", 4 0, L_0x12281f0;  alias, 1 drivers
v0x12053f0_0 .net "WB_Rd_i", 4 0, L_0x122a760;  alias, 1 drivers
v0x12054d0_0 .net "WB_W_i", 0 0, L_0x122a170;  alias, 1 drivers
v0x1205590_0 .net "clk_i", 0 0, v0x1214360_0;  alias, 1 drivers
E_0x1204d80/0 .event edge, v0x1204f50_0, v0x1204e50_0, v0x1205310_0, v0x12054d0_0;
E_0x1204d80/1 .event edge, v0x12053f0_0;
E_0x1204d80 .event/or E_0x1204d80/0, E_0x1204d80/1;
E_0x1204de0/0 .event edge, v0x1204f50_0, v0x1204e50_0, v0x1205100_0, v0x12054d0_0;
E_0x1204de0/1 .event edge, v0x12053f0_0;
E_0x1204de0 .event/or E_0x1204de0/0, E_0x1204de0/1;
S_0x12057c0 .scope module, "HazDetect_unit" "HazDetect_unit" 3 139, 10 1 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "MemRead_i"
    .port_info 2 /INPUT 5 "Prev_RT_i"
    .port_info 3 /INPUT 10 "RSRT_i"
    .port_info 4 /OUTPUT 1 "PCWrite_o"
    .port_info 5 /OUTPUT 1 "IFIDWrite_o"
    .port_info 6 /OUTPUT 1 "IDEXWrite_o"
v0x1205ac0_0 .net "Cur_RS", 4 0, L_0x1226b00;  1 drivers
v0x1205bc0_0 .net "Cur_RT", 4 0, L_0x1226ba0;  1 drivers
v0x1205ca0_0 .var "IDEXWrite_o", 0 0;
v0x1205d70_0 .var "IFIDWrite_o", 0 0;
v0x1205e30_0 .net "MemRead_i", 0 0, L_0x1226cd0;  1 drivers
v0x1205f40_0 .var "PCWrite_o", 0 0;
v0x1206000_0 .net "Prev_RT_i", 4 0, L_0x12281f0;  alias, 1 drivers
v0x12060c0_0 .net "RSRT_i", 9 0, L_0x1225ae0;  alias, 1 drivers
v0x1206180_0 .net "clk_i", 0 0, v0x1214360_0;  alias, 1 drivers
E_0x1205a30 .event edge, v0x1205e30_0, v0x1205310_0, v0x1205ac0_0, v0x1205bc0_0;
L_0x1226b00 .part L_0x1225ae0, 5, 5;
L_0x1226ba0 .part L_0x1225ae0, 0, 5;
S_0x12063d0 .scope module, "IDEX" "regr" 3 196, 8 31 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 119 "in"
    .port_info 4 /OUTPUT 119 "out"
P_0x1203530 .param/l "N" 0 8 38, +C4<00000000000000000000000001110111>;
v0x1206730_0 .net "clear", 0 0, v0x1205d70_0;  alias, 1 drivers
v0x1206820_0 .net "clk", 0 0, v0x1214360_0;  alias, 1 drivers
L_0x7fe2a09292e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12068c0_0 .net "hold", 0 0, L_0x7fe2a09292e8;  1 drivers
v0x1206990_0 .net "in", 118 0, L_0x12274f0;  1 drivers
v0x1206a50_0 .var "out", 118 0;
S_0x1206c20 .scope module, "IFID" "regr" 3 85, 8 31 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 64 "in"
    .port_info 4 /OUTPUT 64 "out"
P_0x1206df0 .param/l "N" 0 8 38, +C4<00000000000000000000000001000000>;
v0x1206f40_0 .net "clear", 0 0, L_0x1215050;  alias, 1 drivers
v0x1207020_0 .net "clk", 0 0, v0x1214360_0;  alias, 1 drivers
v0x1207170_0 .net "hold", 0 0, v0x1205d70_0;  alias, 1 drivers
v0x1207240_0 .net "in", 63 0, L_0x12257c0;  1 drivers
v0x12072e0_0 .var "out", 63 0;
S_0x12074b0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 28, 11 1 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x1214d00 .functor BUFZ 32, L_0x1214980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12076a0_0 .net *"_s0", 31 0, L_0x1214980;  1 drivers
v0x12077a0_0 .net *"_s2", 31 0, L_0x1214b70;  1 drivers
v0x1207880_0 .net *"_s4", 29 0, L_0x1214a40;  1 drivers
L_0x7fe2a0929018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1207940_0 .net *"_s6", 1 0, L_0x7fe2a0929018;  1 drivers
v0x1207a20_0 .net "addr_i", 31 0, v0x120cc10_0;  alias, 1 drivers
v0x1207b30_0 .net "instr_o", 31 0, L_0x1214d00;  alias, 1 drivers
v0x1207bf0 .array "memory", 255 0, 31 0;
L_0x1214980 .array/port v0x1207bf0, L_0x1214b70;
L_0x1214a40 .part v0x120cc10_0, 2, 30;
L_0x1214b70 .concat [ 30 2 0 0], L_0x1214a40, L_0x7fe2a0929018;
S_0x1207d10 .scope module, "MEMWB" "regr" 3 283, 8 31 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 71 "in"
    .port_info 4 /OUTPUT 71 "out"
P_0x1207ee0 .param/l "N" 0 8 38, +C4<00000000000000000000000001000111>;
L_0x7fe2a09294e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1208030_0 .net "clear", 0 0, L_0x7fe2a09294e0;  1 drivers
v0x12080f0_0 .net "clk", 0 0, v0x1214360_0;  alias, 1 drivers
L_0x7fe2a0929528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12081b0_0 .net "hold", 0 0, L_0x7fe2a0929528;  1 drivers
v0x1208280_0 .net "in", 70 0, L_0x1229f90;  1 drivers
v0x1208340_0 .var "out", 70 0;
S_0x1208510 .scope module, "MUX32_3in_rs" "MUX32_3in" 3 209, 12 1 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_i"
    .port_info 1 /INPUT 32 "preALU_i"
    .port_info 2 /INPUT 32 "DMorALU_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x12087f0_0 .net "DMorALU_i", 31 0, L_0x122a560;  alias, 1 drivers
v0x12088f0_0 .var "data_o", 31 0;
v0x12089e0_0 .net "preALU_i", 31 0, L_0x1229dd0;  alias, 1 drivers
v0x1208ab0_0 .net "reg_i", 31 0, L_0x1227d80;  alias, 1 drivers
v0x1208b90_0 .net "select_i", 1 0, v0x1205010_0;  alias, 1 drivers
E_0x1208760 .event edge, v0x1205010_0, v0x1208ab0_0, v0x12089e0_0, v0x12087f0_0;
S_0x1208d50 .scope module, "MUX32_3in_rt" "MUX32_3in" 3 217, 12 1 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_i"
    .port_info 1 /INPUT 32 "preALU_i"
    .port_info 2 /INPUT 32 "DMorALU_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x1209030_0 .net "DMorALU_i", 31 0, L_0x122a560;  alias, 1 drivers
v0x1209140_0 .var "data_o", 31 0;
v0x1209200_0 .net "preALU_i", 31 0, L_0x1229dd0;  alias, 1 drivers
v0x1209300_0 .net "reg_i", 31 0, L_0x1228100;  alias, 1 drivers
v0x12093c0_0 .net "select_i", 1 0, v0x12051e0_0;  alias, 1 drivers
E_0x1208fa0 .event edge, v0x12051e0_0, v0x1209300_0, v0x12089e0_0, v0x12087f0_0;
S_0x1209580 .scope module, "MUX8" "MUX8" 3 163, 13 1 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1_i"
    .port_info 1 /INPUT 8 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 8 "data_o"
L_0x7fe2a09291c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1225cc0 .functor XNOR 1, v0x1205ca0_0, L_0x7fe2a09291c8, C4<0>, C4<0>;
v0x12097c0_0 .net/2u *"_s0", 0 0, L_0x7fe2a09291c8;  1 drivers
v0x12098c0_0 .net *"_s2", 0 0, L_0x1225cc0;  1 drivers
v0x1209980_0 .net "data1_i", 7 0, L_0x1226df0;  alias, 1 drivers
L_0x7fe2a0929210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1209a80_0 .net "data2_i", 7 0, L_0x7fe2a0929210;  1 drivers
v0x1209b40_0 .net "data_o", 7 0, L_0x1226f20;  1 drivers
v0x1209c70_0 .net "select_i", 0 0, v0x1205ca0_0;  alias, 1 drivers
L_0x1226f20 .functor MUXZ 8, L_0x7fe2a0929210, L_0x1226df0, L_0x1225cc0, C4<>;
S_0x1209da0 .scope module, "MUX_ALUSrc" "MUX32" 3 225, 14 1 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7fe2a0929330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1226970 .functor XNOR 1, L_0x1227c90, L_0x7fe2a0929330, C4<0>, C4<0>;
v0x1209fe0_0 .net/2u *"_s0", 0 0, L_0x7fe2a0929330;  1 drivers
v0x120a0e0_0 .net *"_s2", 0 0, L_0x1226970;  1 drivers
v0x120a1a0_0 .net "data1_i", 31 0, v0x1209140_0;  alias, 1 drivers
v0x120a2a0_0 .net "data2_i", 31 0, L_0x1227fd0;  alias, 1 drivers
v0x120a360_0 .net "data_o", 31 0, L_0x12284e0;  alias, 1 drivers
v0x120a470_0 .net "select_i", 0 0, L_0x1227c90;  alias, 1 drivers
L_0x12284e0 .functor MUXZ 32, L_0x1227fd0, v0x1209140_0, L_0x1226970, C4<>;
S_0x120a5c0 .scope module, "MUX_BranchPC" "MUX32" 3 63, 14 1 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7fe2a0929060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1215130 .functor XNOR 1, L_0x1214e10, L_0x7fe2a0929060, C4<0>, C4<0>;
v0x120a8a0_0 .net/2u *"_s0", 0 0, L_0x7fe2a0929060;  1 drivers
v0x120a980_0 .net *"_s2", 0 0, L_0x1215130;  1 drivers
v0x120aa40_0 .net "data1_i", 31 0, L_0x1215610;  alias, 1 drivers
v0x120ab40_0 .net "data2_i", 31 0, L_0x12268d0;  alias, 1 drivers
v0x120ac10_0 .net "data_o", 31 0, L_0x1215230;  alias, 1 drivers
v0x120ad20_0 .net "select_i", 0 0, L_0x1214e10;  alias, 1 drivers
L_0x1215230 .functor MUXZ 32, L_0x12268d0, L_0x1215610, L_0x1215130, C4<>;
S_0x120ae60 .scope module, "MUX_JumpPC" "MUX32" 3 70, 14 1 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7fe2a09290a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1215360 .functor XNOR 1, L_0x1214f20, L_0x7fe2a09290a8, C4<0>, C4<0>;
v0x120b0a0_0 .net/2u *"_s0", 0 0, L_0x7fe2a09290a8;  1 drivers
v0x120b1a0_0 .net *"_s2", 0 0, L_0x1215360;  1 drivers
v0x120b260_0 .net "data1_i", 31 0, L_0x1215230;  alias, 1 drivers
v0x120b360_0 .net "data2_i", 31 0, L_0x12264d0;  alias, 1 drivers
v0x120b420_0 .net "data_o", 31 0, L_0x1215420;  alias, 1 drivers
v0x120b550_0 .net "select_i", 0 0, L_0x1214f20;  alias, 1 drivers
L_0x1215420 .functor MUXZ 32, L_0x12264d0, L_0x1215230, L_0x1215360, C4<>;
S_0x120b690 .scope module, "MUX_MemtoReg" "MUX32" 3 293, 14 1 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7fe2a0929570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x122a450 .functor XNOR 1, L_0x122a2c0, L_0x7fe2a0929570, C4<0>, C4<0>;
v0x120b8d0_0 .net/2u *"_s0", 0 0, L_0x7fe2a0929570;  1 drivers
v0x120b9d0_0 .net *"_s2", 0 0, L_0x122a450;  1 drivers
v0x120ba90_0 .net "data1_i", 31 0, L_0x122a360;  alias, 1 drivers
v0x120bb80_0 .net "data2_i", 31 0, L_0x122a4c0;  alias, 1 drivers
v0x120bc60_0 .net "data_o", 31 0, L_0x122a560;  alias, 1 drivers
v0x120bdc0_0 .net "select_i", 0 0, L_0x122a2c0;  alias, 1 drivers
L_0x122a560 .functor MUXZ 32, L_0x122a4c0, L_0x122a360, L_0x122a450, C4<>;
S_0x120bf00 .scope module, "MUX_RegDst" "MUX5" 3 251, 15 1 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
L_0x7fe2a0929408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1229690 .functor XNOR 1, L_0x1227f30, L_0x7fe2a0929408, C4<0>, C4<0>;
v0x120c140_0 .net/2u *"_s0", 0 0, L_0x7fe2a0929408;  1 drivers
v0x120c240_0 .net *"_s2", 0 0, L_0x1229690;  1 drivers
v0x120c300_0 .net "data1_i", 4 0, L_0x12281f0;  alias, 1 drivers
v0x120c3f0_0 .net "data2_i", 4 0, L_0x1228670;  alias, 1 drivers
v0x120c4d0_0 .net "data_o", 4 0, L_0x1229750;  alias, 1 drivers
v0x120c600_0 .net "select_i", 0 0, L_0x1227f30;  alias, 1 drivers
L_0x1229750 .functor MUXZ 5, L_0x1228670, L_0x12281f0, L_0x1229690, C4<>;
S_0x120c740 .scope module, "PC" "PC" 3 19, 16 1 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "flushPC_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x120c990_0 .net "clk_i", 0 0, v0x1214360_0;  alias, 1 drivers
v0x120ca50_0 .net "flushPC_i", 0 0, v0x1205f40_0;  alias, 1 drivers
v0x120cb10_0 .net "pc_i", 31 0, L_0x1215420;  alias, 1 drivers
v0x120cc10_0 .var "pc_o", 31 0;
v0x120cd00_0 .net "start_i", 0 0, v0x1214400_0;  alias, 1 drivers
S_0x120ce70 .scope module, "Registers" "Registers" 3 179, 17 1 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
v0x120d300_0 .net "RDaddr_i", 4 0, L_0x122a760;  alias, 1 drivers
v0x120d410_0 .net "RDdata_i", 31 0, L_0x122a560;  alias, 1 drivers
v0x120d4b0_0 .net "RSaddr_i", 4 0, L_0x1225bd0;  alias, 1 drivers
v0x120d5a0_0 .var "RSdata_o", 31 0;
v0x120d680_0 .net "RTaddr_i", 4 0, L_0x1225d90;  alias, 1 drivers
v0x120d7b0_0 .var "RTdata_o", 31 0;
v0x120d890_0 .net "RegWrite_i", 0 0, L_0x122a170;  alias, 1 drivers
v0x120d930_0 .net "clk_i", 0 0, v0x1214360_0;  alias, 1 drivers
v0x120d9d0 .array "register", 31 0, 31 0;
E_0x120d160 .event negedge, v0x1204640_0;
v0x120d9d0_0 .array/port v0x120d9d0, 0;
v0x120d9d0_1 .array/port v0x120d9d0, 1;
v0x120d9d0_2 .array/port v0x120d9d0, 2;
E_0x120d1a0/0 .event edge, v0x120d4b0_0, v0x120d9d0_0, v0x120d9d0_1, v0x120d9d0_2;
v0x120d9d0_3 .array/port v0x120d9d0, 3;
v0x120d9d0_4 .array/port v0x120d9d0, 4;
v0x120d9d0_5 .array/port v0x120d9d0, 5;
v0x120d9d0_6 .array/port v0x120d9d0, 6;
E_0x120d1a0/1 .event edge, v0x120d9d0_3, v0x120d9d0_4, v0x120d9d0_5, v0x120d9d0_6;
v0x120d9d0_7 .array/port v0x120d9d0, 7;
v0x120d9d0_8 .array/port v0x120d9d0, 8;
v0x120d9d0_9 .array/port v0x120d9d0, 9;
v0x120d9d0_10 .array/port v0x120d9d0, 10;
E_0x120d1a0/2 .event edge, v0x120d9d0_7, v0x120d9d0_8, v0x120d9d0_9, v0x120d9d0_10;
v0x120d9d0_11 .array/port v0x120d9d0, 11;
v0x120d9d0_12 .array/port v0x120d9d0, 12;
v0x120d9d0_13 .array/port v0x120d9d0, 13;
v0x120d9d0_14 .array/port v0x120d9d0, 14;
E_0x120d1a0/3 .event edge, v0x120d9d0_11, v0x120d9d0_12, v0x120d9d0_13, v0x120d9d0_14;
v0x120d9d0_15 .array/port v0x120d9d0, 15;
v0x120d9d0_16 .array/port v0x120d9d0, 16;
v0x120d9d0_17 .array/port v0x120d9d0, 17;
v0x120d9d0_18 .array/port v0x120d9d0, 18;
E_0x120d1a0/4 .event edge, v0x120d9d0_15, v0x120d9d0_16, v0x120d9d0_17, v0x120d9d0_18;
v0x120d9d0_19 .array/port v0x120d9d0, 19;
v0x120d9d0_20 .array/port v0x120d9d0, 20;
v0x120d9d0_21 .array/port v0x120d9d0, 21;
v0x120d9d0_22 .array/port v0x120d9d0, 22;
E_0x120d1a0/5 .event edge, v0x120d9d0_19, v0x120d9d0_20, v0x120d9d0_21, v0x120d9d0_22;
v0x120d9d0_23 .array/port v0x120d9d0, 23;
v0x120d9d0_24 .array/port v0x120d9d0, 24;
v0x120d9d0_25 .array/port v0x120d9d0, 25;
v0x120d9d0_26 .array/port v0x120d9d0, 26;
E_0x120d1a0/6 .event edge, v0x120d9d0_23, v0x120d9d0_24, v0x120d9d0_25, v0x120d9d0_26;
v0x120d9d0_27 .array/port v0x120d9d0, 27;
v0x120d9d0_28 .array/port v0x120d9d0, 28;
v0x120d9d0_29 .array/port v0x120d9d0, 29;
v0x120d9d0_30 .array/port v0x120d9d0, 30;
E_0x120d1a0/7 .event edge, v0x120d9d0_27, v0x120d9d0_28, v0x120d9d0_29, v0x120d9d0_30;
v0x120d9d0_31 .array/port v0x120d9d0, 31;
E_0x120d1a0/8 .event edge, v0x120d9d0_31, v0x120d680_0;
E_0x120d1a0 .event/or E_0x120d1a0/0, E_0x120d1a0/1, E_0x120d1a0/2, E_0x120d1a0/3, E_0x120d1a0/4, E_0x120d1a0/5, E_0x120d1a0/6, E_0x120d1a0/7, E_0x120d1a0/8;
S_0x120e110 .scope module, "Shift_32" "Shift_32" 3 126, 18 1 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x120e2f0_0 .net *"_s2", 29 0, L_0x12266b0;  1 drivers
L_0x7fe2a0929180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x120e3f0_0 .net *"_s4", 1 0, L_0x7fe2a0929180;  1 drivers
v0x120e4d0_0 .net "data_i", 31 0, L_0x12261c0;  alias, 1 drivers
v0x120e5c0_0 .net "data_o", 31 0, L_0x12267e0;  alias, 1 drivers
L_0x12266b0 .part L_0x12261c0, 0, 30;
L_0x12267e0 .concat [ 2 30 0 0], L_0x7fe2a0929180, L_0x12266b0;
S_0x120e6f0 .scope module, "Sign_Extend" "Sign_Extend" 3 113, 19 1 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
    .port_info 2 /NODIR 0 ""
L_0x12262b0 .functor BUFZ 16, L_0x1225f20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fe2a0929138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120e910_0 .net/2u *"_s2", 15 0, L_0x7fe2a0929138;  1 drivers
v0x120ea10_0 .net *"_s8", 15 0, L_0x12262b0;  1 drivers
v0x120eaf0_0 .net "data_i", 15 0, L_0x1225f20;  alias, 1 drivers
v0x120ebe0_0 .net "data_o", 31 0, L_0x12261c0;  alias, 1 drivers
L_0x12261c0 .concat8 [ 16 16 0 0], L_0x12262b0, L_0x7fe2a0929138;
S_0x120ed10 .scope module, "dm" "dm" 3 272, 20 21 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /INPUT 1 "rd"
    .port_info 3 /INPUT 1 "wr"
    .port_info 4 /INPUT 32 "wdata"
    .port_info 5 /OUTPUT 32 "rdata"
v0x120f120_0 .net "addr", 31 0, L_0x1229dd0;  alias, 1 drivers
v0x120f250_0 .net "clk", 0 0, v0x1214360_0;  alias, 1 drivers
v0x120f420 .array "mem", 0 31, 31 0;
v0x120f930_0 .net "rd", 0 0, L_0x1229bb0;  alias, 1 drivers
v0x120f9f0_0 .var "rdata", 31 0;
v0x120fb20_0 .net "wdata", 31 0, L_0x1229ca0;  alias, 1 drivers
v0x120fc00_0 .net "wr", 0 0, L_0x1229a90;  alias, 1 drivers
v0x120f420_0 .array/port v0x120f420, 0;
v0x120f420_1 .array/port v0x120f420, 1;
E_0x120efc0/0 .event edge, v0x120f930_0, v0x12089e0_0, v0x120f420_0, v0x120f420_1;
v0x120f420_2 .array/port v0x120f420, 2;
v0x120f420_3 .array/port v0x120f420, 3;
v0x120f420_4 .array/port v0x120f420, 4;
v0x120f420_5 .array/port v0x120f420, 5;
E_0x120efc0/1 .event edge, v0x120f420_2, v0x120f420_3, v0x120f420_4, v0x120f420_5;
v0x120f420_6 .array/port v0x120f420, 6;
v0x120f420_7 .array/port v0x120f420, 7;
v0x120f420_8 .array/port v0x120f420, 8;
v0x120f420_9 .array/port v0x120f420, 9;
E_0x120efc0/2 .event edge, v0x120f420_6, v0x120f420_7, v0x120f420_8, v0x120f420_9;
v0x120f420_10 .array/port v0x120f420, 10;
v0x120f420_11 .array/port v0x120f420, 11;
v0x120f420_12 .array/port v0x120f420, 12;
v0x120f420_13 .array/port v0x120f420, 13;
E_0x120efc0/3 .event edge, v0x120f420_10, v0x120f420_11, v0x120f420_12, v0x120f420_13;
v0x120f420_14 .array/port v0x120f420, 14;
v0x120f420_15 .array/port v0x120f420, 15;
v0x120f420_16 .array/port v0x120f420, 16;
v0x120f420_17 .array/port v0x120f420, 17;
E_0x120efc0/4 .event edge, v0x120f420_14, v0x120f420_15, v0x120f420_16, v0x120f420_17;
v0x120f420_18 .array/port v0x120f420, 18;
v0x120f420_19 .array/port v0x120f420, 19;
v0x120f420_20 .array/port v0x120f420, 20;
v0x120f420_21 .array/port v0x120f420, 21;
E_0x120efc0/5 .event edge, v0x120f420_18, v0x120f420_19, v0x120f420_20, v0x120f420_21;
v0x120f420_22 .array/port v0x120f420, 22;
v0x120f420_23 .array/port v0x120f420, 23;
v0x120f420_24 .array/port v0x120f420, 24;
v0x120f420_25 .array/port v0x120f420, 25;
E_0x120efc0/6 .event edge, v0x120f420_22, v0x120f420_23, v0x120f420_24, v0x120f420_25;
v0x120f420_26 .array/port v0x120f420, 26;
v0x120f420_27 .array/port v0x120f420, 27;
v0x120f420_28 .array/port v0x120f420, 28;
v0x120f420_29 .array/port v0x120f420, 29;
E_0x120efc0/7 .event edge, v0x120f420_26, v0x120f420_27, v0x120f420_28, v0x120f420_29;
v0x120f420_30 .array/port v0x120f420, 30;
v0x120f420_31 .array/port v0x120f420, 31;
E_0x120efc0/8 .event edge, v0x120f420_30, v0x120f420_31;
E_0x120efc0 .event/or E_0x120efc0/0, E_0x120efc0/1, E_0x120efc0/2, E_0x120efc0/3, E_0x120efc0/4, E_0x120efc0/5, E_0x120efc0/6, E_0x120efc0/7, E_0x120efc0/8;
S_0x120fdc0 .scope module, "sh_26_28" "shiftLeft_26_28" 3 118, 21 1 0, S_0x11b7870;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "data_i"
    .port_info 1 /OUTPUT 28 "data_o"
v0x1210030_0 .net "data_i", 25 0, L_0x1226370;  1 drivers
v0x1210130_0 .var "data_o", 27 0;
E_0x120ffb0 .event edge, v0x1210030_0;
    .scope S_0x120c740;
T_0 ;
    %wait E_0x12044e0;
    %load/vec4 v0x120cd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x120ca50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x120cc10_0;
    %assign/vec4 v0x120cc10_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x120cb10_0;
    %assign/vec4 v0x120cc10_0, 0;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x120cc10_0;
    %assign/vec4 v0x120cc10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1206c20;
T_1 ;
    %wait E_0x12044e0;
    %load/vec4 v0x1206f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x12072e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1207170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12072e0_0;
    %assign/vec4 v0x12072e0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x1207240_0;
    %assign/vec4 v0x12072e0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x120fdc0;
T_2 ;
    %wait E_0x120ffb0;
    %load/vec4 v0x1210030_0;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1210130_0, 0, 28;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12057c0;
T_3 ;
    %wait E_0x1205a30;
    %load/vec4 v0x1205e30_0;
    %load/vec4 v0x1206000_0;
    %load/vec4 v0x1205ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1206000_0;
    %load/vec4 v0x1205bc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1205f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1205d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1205ca0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1205f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1205d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1205ca0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1203360;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12038e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203ba0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x1203360;
T_5 ;
    %wait E_0x12036c0;
    %load/vec4 v0x1203f30_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1204010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12040d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12038e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203a90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1203720_0, 0, 2;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1203f30_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1204010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1203820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12040d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12038e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203a90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1203720_0, 0, 2;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x1203f30_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1204010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1203820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1203de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12040d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1203c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12038e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1203a90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1203720_0, 0, 2;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x1203f30_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1204010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1203820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12040d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1203d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12038e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1203a90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1203720_0, 0, 2;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x1203f30_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1204010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12040d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12038e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203a90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1203720_0, 0, 2;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x1203f30_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1204010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12040d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12038e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1203ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1203a90_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x1203720_0, 0, 2;
T_5.10 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x120ce70;
T_6 ;
    %wait E_0x120d1a0;
    %load/vec4 v0x120d4b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x120d9d0, 4;
    %store/vec4 v0x120d5a0_0, 0, 32;
    %load/vec4 v0x120d680_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x120d9d0, 4;
    %store/vec4 v0x120d7b0_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x120ce70;
T_7 ;
    %wait E_0x120d160;
    %load/vec4 v0x120d890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x120d410_0;
    %load/vec4 v0x120d300_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120d9d0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12063d0;
T_8 ;
    %wait E_0x12044e0;
    %load/vec4 v0x1206730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 119;
    %assign/vec4 v0x1206a50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x12068c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1206a50_0;
    %assign/vec4 v0x1206a50_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x1206990_0;
    %assign/vec4 v0x1206a50_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1208510;
T_9 ;
    %wait E_0x1208760;
    %load/vec4 v0x1208b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x1208ab0_0;
    %store/vec4 v0x12088f0_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x12089e0_0;
    %store/vec4 v0x12088f0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x12087f0_0;
    %store/vec4 v0x12088f0_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1208d50;
T_10 ;
    %wait E_0x1208fa0;
    %load/vec4 v0x12093c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x1209300_0;
    %store/vec4 v0x1209140_0, 0, 32;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x1209200_0;
    %store/vec4 v0x1209140_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x1209030_0;
    %store/vec4 v0x1209140_0, 0, 32;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x12022f0;
T_11 ;
    %wait E_0x12024e0;
    %load/vec4 v0x1202640_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1202560_0, 0, 3;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1202640_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1202560_0, 0, 3;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x1202640_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1202560_0, 0, 3;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x1202640_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x1202700_0;
    %parti/s 4, 0, 2;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_11.8, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1202560_0, 0, 3;
T_11.8 ;
    %load/vec4 v0x1202700_0;
    %parti/s 4, 0, 2;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1202560_0, 0, 3;
T_11.10 ;
    %load/vec4 v0x1202700_0;
    %parti/s 4, 0, 2;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_11.12, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1202560_0, 0, 3;
T_11.12 ;
    %load/vec4 v0x1202700_0;
    %parti/s 4, 0, 2;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_11.14, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1202560_0, 0, 3;
T_11.14 ;
    %load/vec4 v0x1202700_0;
    %parti/s 4, 0, 2;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_11.16, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1202560_0, 0, 3;
T_11.16 ;
    %load/vec4 v0x1202700_0;
    %parti/s 4, 0, 2;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_11.18, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1202560_0, 0, 3;
T_11.18 ;
T_11.6 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x11c4800;
T_12 ;
    %wait E_0x11b6a80;
    %load/vec4 v0x11b7500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %jmp T_12.6;
T_12.0 ;
    %load/vec4 v0x1201cc0_0;
    %load/vec4 v0x1201da0_0;
    %and;
    %store/vec4 v0x1201f50_0, 0, 32;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v0x1201cc0_0;
    %load/vec4 v0x1201da0_0;
    %or;
    %store/vec4 v0x1201f50_0, 0, 32;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v0x1201cc0_0;
    %load/vec4 v0x1201da0_0;
    %add;
    %store/vec4 v0x1201f50_0, 0, 32;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v0x1201cc0_0;
    %load/vec4 v0x1201da0_0;
    %sub;
    %store/vec4 v0x1201f50_0, 0, 32;
    %jmp T_12.6;
T_12.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x12020b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1201f50_0, 0, 32;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v0x1201cc0_0;
    %load/vec4 v0x1201da0_0;
    %mul;
    %store/vec4 v0x1201f50_0, 0, 32;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1204210;
T_13 ;
    %wait E_0x12044e0;
    %load/vec4 v0x1204560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 73;
    %assign/vec4 v0x12048b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1204700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x12048b0_0;
    %assign/vec4 v0x12048b0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x12047d0_0;
    %assign/vec4 v0x12048b0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x120ed10;
T_14 ;
    %wait E_0x120d160;
    %load/vec4 v0x120fc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x120fb20_0;
    %ix/getv 3, v0x120f120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f420, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x120ed10;
T_15 ;
    %wait E_0x120efc0;
    %load/vec4 v0x120f930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %ix/getv 4, v0x120f120_0;
    %load/vec4a v0x120f420, 4;
    %assign/vec4 v0x120f9f0_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1207d10;
T_16 ;
    %wait E_0x12044e0;
    %load/vec4 v0x1208030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 71;
    %assign/vec4 v0x1208340_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x12081b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x1208340_0;
    %assign/vec4 v0x1208340_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x1208280_0;
    %assign/vec4 v0x1208340_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1204a80;
T_17 ;
    %wait E_0x1204de0;
    %load/vec4 v0x1204f50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1204e50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x1204e50_0;
    %load/vec4 v0x1205100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1205010_0, 0, 2;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x12054d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12053f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x1204e50_0;
    %load/vec4 v0x1205100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x12053f0_0;
    %load/vec4 v0x1205100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1205010_0, 0, 2;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1205010_0, 0, 2;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1204a80;
T_18 ;
    %wait E_0x1204d80;
    %load/vec4 v0x1204f50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1204e50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x1204e50_0;
    %load/vec4 v0x1205310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12051e0_0, 0, 2;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x12054d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12053f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x1204e50_0;
    %load/vec4 v0x1205310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x12053f0_0;
    %load/vec4 v0x1205310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12051e0_0, 0, 2;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12051e0_0, 0, 2;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x11d5520;
T_19 ;
    %delay 25, 0;
    %load/vec4 v0x1214360_0;
    %inv;
    %store/vec4 v0x1214360_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x11d5520;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1214510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12148a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12145b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1214690_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x1214690_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1214690_0;
    %store/vec4a v0x1207bf0, 4, 0;
    %load/vec4 v0x1214690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1214690_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1214690_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x1214690_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1214690_0;
    %store/vec4a v0x120f420, 4, 0;
    %load/vec4 v0x1214690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1214690_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1214690_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x1214690_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1214690_0;
    %store/vec4a v0x120d9d0, 4, 0;
    %load/vec4 v0x1214690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1214690_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %vpi_call 2 42 "$readmemb", "../Fibonacci_instruction.txt", v0x1207bf0 {0 0 0};
    %vpi_call 2 43 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars" {0 0 0};
    %vpi_func 2 46 "$fopen" 32, "../output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x12147c0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120f420, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1214360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1214400_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120cc10_0, 0, 32;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1214400_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x11d5520;
T_21 ;
    %wait E_0x12044e0;
    %load/vec4 v0x1214510_0;
    %cmpi/e 60, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 65 "$finish" {0 0 0};
T_21.0 ;
    %load/vec4 v0x12110d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0x12145b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12145b0_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x1212af0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.4, 4;
    %load/vec4 v0x12148a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12148a0_0, 0, 32;
T_21.4 ;
    %vpi_call 2 73 "$fdisplay", v0x12147c0_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x1214510_0, v0x1214400_0, v0x12148a0_0, v0x12145b0_0, v0x120cc10_0 {0 0 0};
    %vpi_call 2 76 "$fdisplay", v0x12147c0_0, "Registers" {0 0 0};
    %vpi_call 2 77 "$fdisplay", v0x12147c0_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x120d9d0, 0>, &A<v0x120d9d0, 8>, &A<v0x120d9d0, 16>, &A<v0x120d9d0, 24> {0 0 0};
    %vpi_call 2 78 "$fdisplay", v0x12147c0_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x120d9d0, 1>, &A<v0x120d9d0, 9>, &A<v0x120d9d0, 17>, &A<v0x120d9d0, 25> {0 0 0};
    %vpi_call 2 79 "$fdisplay", v0x12147c0_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x120d9d0, 2>, &A<v0x120d9d0, 10>, &A<v0x120d9d0, 18>, &A<v0x120d9d0, 26> {0 0 0};
    %vpi_call 2 80 "$fdisplay", v0x12147c0_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x120d9d0, 3>, &A<v0x120d9d0, 11>, &A<v0x120d9d0, 19>, &A<v0x120d9d0, 27> {0 0 0};
    %vpi_call 2 81 "$fdisplay", v0x12147c0_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x120d9d0, 4>, &A<v0x120d9d0, 12>, &A<v0x120d9d0, 20>, &A<v0x120d9d0, 28> {0 0 0};
    %vpi_call 2 82 "$fdisplay", v0x12147c0_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x120d9d0, 5>, &A<v0x120d9d0, 13>, &A<v0x120d9d0, 21>, &A<v0x120d9d0, 29> {0 0 0};
    %vpi_call 2 83 "$fdisplay", v0x12147c0_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x120d9d0, 6>, &A<v0x120d9d0, 14>, &A<v0x120d9d0, 22>, &A<v0x120d9d0, 30> {0 0 0};
    %vpi_call 2 84 "$fdisplay", v0x12147c0_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x120d9d0, 7>, &A<v0x120d9d0, 15>, &A<v0x120d9d0, 23>, &A<v0x120d9d0, 31> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 87 "$fdisplay", v0x12147c0_0, "Data Memory: 0x00 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 88 "$fdisplay", v0x12147c0_0, "Data Memory: 0x04 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 89 "$fdisplay", v0x12147c0_0, "Data Memory: 0x08 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 90 "$fdisplay", v0x12147c0_0, "Data Memory: 0x0c = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 91 "$fdisplay", v0x12147c0_0, "Data Memory: 0x10 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 92 "$fdisplay", v0x12147c0_0, "Data Memory: 0x14 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 93 "$fdisplay", v0x12147c0_0, "Data Memory: 0x18 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x120f420, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 94 "$fdisplay", v0x12147c0_0, "Data Memory: 0x1c = %d", S<0,vec4,u128> {1 0 0};
    %vpi_call 2 96 "$fdisplay", v0x12147c0_0, "\012" {0 0 0};
    %load/vec4 v0x1214510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1214510_0, 0, 32;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "regr.v";
    "Forwarding_unit.v";
    "HazDetect_unit.v";
    "Instruction_Memory.v";
    "MUX32_3in.v";
    "MUX8.v";
    "MUX32.v";
    "MUX5.v";
    "PC.v";
    "Registers.v";
    "Shift_32.v";
    "Sign_Extend.v";
    "dm.v";
    "ShiftLeft2_26_28.v";
