#! /usr/local/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20150513)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x263f5b0 .scope module, "top" "top" 2 33;
 .timescale 0 0;
v0x26742c0_0 .net "clk", 0 0, v0x265b520_0;  1 drivers
S_0x2632500 .scope module, "CLK" "clkGen" 2 35, 2 17 0, S_0x263f5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
v0x2623190_0 .var *"_s0", 0 0; Local signal
v0x265b520_0 .var "out", 0 0;
S_0x265b620 .scope module, "CPU" "cpu" 2 36, 3 30 0, S_0x263f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
P_0x265b7f0 .param/str "IM_DATA" 0 3 34, "im_data1.txt";
P_0x265b830 .param/l "NMEM" 0 3 33, +C4<00000000000000000000000000010100>;
L_0x7fa42f038a38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x2688cc0 .functor XNOR 1, L_0x268a040, L_0x7fa42f038a38, C4<0>, C4<0>;
L_0x7fa42f038018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x266f340_0 .net/2u *"_s0", 31 0, L_0x7fa42f038018;  1 drivers
v0x266f440_0 .net/2u *"_s144", 0 0, L_0x7fa42f038a38;  1 drivers
v0x266f520_0 .net *"_s146", 0 0, L_0x2688cc0;  1 drivers
v0x266f5c0_0 .net *"_s17", 3 0, L_0x2684ee0;  1 drivers
v0x266f6a0_0 .net *"_s19", 25 0, L_0x2685010;  1 drivers
L_0x7fa42f0380a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x266f7d0_0 .net/2u *"_s20", 1 0, L_0x7fa42f0380a8;  1 drivers
v0x266f8b0_0 .net *"_s25", 0 0, L_0x2685360;  1 drivers
v0x266f990_0 .net *"_s26", 15 0, L_0x2685400;  1 drivers
v0x266fa70_0 .net *"_s29", 15 0, L_0x26855a0;  1 drivers
v0x266fbe0_0 .net *"_s47", 29 0, L_0x26861a0;  1 drivers
L_0x7fa42f038180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x266fcc0_0 .net/2u *"_s48", 1 0, L_0x7fa42f038180;  1 drivers
v0x266fda0_0 .net "aluctl", 3 0, v0x265e5a0_0;  1 drivers
v0x266fe60_0 .net "aluop", 1 0, v0x2660dd0_0;  1 drivers
v0x266ff20_0 .net "aluop_s3", 1 0, L_0x2686a40;  1 drivers
v0x266ffc0_0 .net "alurslt", 31 0, v0x265ced0_0;  1 drivers
v0x2670090_0 .net "alurslt_s4", 31 0, L_0x2687960;  1 drivers
v0x2670150_0 .net "alurslt_s5", 31 0, v0x2664100_0;  1 drivers
v0x2670300_0 .net "alusrc", 0 0, v0x2660ed0_0;  1 drivers
v0x26703a0_0 .net "alusrc_data2", 31 0, L_0x26878c0;  1 drivers
v0x2670440_0 .net "alusrc_s3", 0 0, L_0x2686c50;  1 drivers
v0x26704e0_0 .net "baddr_s2", 31 0, L_0x26860f0;  1 drivers
v0x26705b0_0 .net "baddr_s3", 31 0, v0x265ef90_0;  1 drivers
v0x26706a0_0 .net "baddr_s4", 31 0, v0x265f7e0_0;  1 drivers
v0x2670760_0 .net "branch_eq_s2", 0 0, v0x2660f90_0;  1 drivers
v0x2670830_0 .net "branch_eq_s3", 0 0, L_0x2686de0;  1 drivers
v0x26708d0_0 .net "branch_eq_s4", 0 0, L_0x2689ba0;  1 drivers
v0x2670970_0 .net "branch_ne_s2", 0 0, v0x2661030_0;  1 drivers
v0x2670a40_0 .net "branch_ne_s3", 0 0, L_0x26870e0;  1 drivers
v0x2670ae0_0 .net "branch_ne_s4", 0 0, L_0x26897b0;  1 drivers
v0x2670ba0_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
v0x2670c40_0 .net "data1", 31 0, v0x266cc00_0;  1 drivers
v0x2670d30_0 .net "data1_s3", 31 0, L_0x2685c00;  1 drivers
v0x2670df0_0 .net "data2", 31 0, v0x266cd00_0;  1 drivers
v0x2670240_0 .net "data2_s3", 31 0, L_0x2685d30;  1 drivers
v0x26710a0_0 .net "data2_s4", 31 0, v0x26648c0_0;  1 drivers
v0x26711b0_0 .var "flush_s1", 0 0;
v0x26712a0_0 .var "flush_s2", 0 0;
v0x2671450_0 .var "flush_s3", 0 0;
v0x26714f0_0 .var "forward_a", 1 0;
v0x2671590_0 .var "forward_b", 1 0;
v0x2671630_0 .net "funct", 5 0, L_0x2687ab0;  1 drivers
v0x26716f0_0 .var "fw_data1_s3", 31 0;
v0x2671790_0 .var "fw_data2_s3", 31 0;
v0x2671860_0 .net "imm", 15 0, L_0x2684d60;  1 drivers
v0x2671920_0 .net "inst", 31 0, L_0x26844a0;  1 drivers
v0x2671a30_0 .net "inst_s2", 31 0, v0x266e1e0_0;  1 drivers
v0x2671af0_0 .net "jaddr_s2", 31 0, L_0x26851c0;  1 drivers
v0x2671bc0_0 .net "jaddr_s3", 31 0, v0x26650d0_0;  1 drivers
v0x2671cb0_0 .net "jaddr_s4", 31 0, v0x2665970_0;  1 drivers
v0x2671d70_0 .net "jump_s2", 0 0, v0x26610f0_0;  1 drivers
v0x2671e60_0 .net "jump_s3", 0 0, v0x2666110_0;  1 drivers
v0x2671f50_0 .net "jump_s4", 0 0, v0x2666900_0;  1 drivers
v0x2671ff0_0 .net "memread", 0 0, v0x2661200_0;  1 drivers
v0x2672090_0 .net "memread_s3", 0 0, L_0x2686950;  1 drivers
v0x2672130_0 .net "memread_s4", 0 0, L_0x2687600;  1 drivers
v0x2672200_0 .net "memtoreg", 0 0, v0x26612c0_0;  1 drivers
v0x26722d0_0 .net "memtoreg_s3", 0 0, L_0x2686b20;  1 drivers
v0x2672370_0 .net "memtoreg_s4", 0 0, L_0x2687180;  1 drivers
v0x2672410_0 .net "memtoreg_s5", 0 0, L_0x268a040;  1 drivers
v0x26724b0_0 .net "memwrite", 0 0, v0x2661380_0;  1 drivers
v0x2672580_0 .net "memwrite_s3", 0 0, L_0x2686880;  1 drivers
v0x2672620_0 .net "memwrite_s4", 0 0, L_0x26874d0;  1 drivers
v0x26726f0_0 .net "opcode", 5 0, L_0x2684960;  1 drivers
v0x26727c0_0 .var "pc", 31 0;
v0x2672890_0 .net "pc4", 31 0, L_0x2684370;  1 drivers
v0x2670ec0_0 .net "pc4_s2", 31 0, v0x266e990_0;  1 drivers
v0x2670fb0_0 .net "pc4_s3", 31 0, v0x2667120_0;  1 drivers
v0x2672d40_0 .var "pcsrc", 0 0;
v0x2672de0_0 .net "rd", 4 0, L_0x2684cc0;  1 drivers
v0x2672e80_0 .net "rd_s3", 4 0, L_0x2686050;  1 drivers
v0x2672f60_0 .net "rdata", 31 0, L_0x268a2d0;  1 drivers
v0x2673070_0 .net "rdata_s5", 31 0, v0x2667960_0;  1 drivers
v0x2673130_0 .net "regdst", 0 0, v0x26615b0_0;  1 drivers
v0x2673200_0 .net "regdst_s3", 0 0, L_0x2686330;  1 drivers
v0x26732a0_0 .net "regwrite", 0 0, v0x2661670_0;  1 drivers
v0x2673370_0 .net "regwrite_s3", 0 0, L_0x2686d40;  1 drivers
v0x2673410_0 .net "regwrite_s4", 0 0, L_0x2687430;  1 drivers
v0x26734b0_0 .net "regwrite_s5", 0 0, L_0x2689c40;  1 drivers
v0x2673580_0 .net "rs", 4 0, L_0x2684aa0;  1 drivers
v0x2673670_0 .net "rs_s3", 4 0, v0x266f1b0_0;  1 drivers
v0x2673730_0 .net "rt", 4 0, L_0x2684b40;  1 drivers
v0x2673800_0 .net "rt_s3", 4 0, L_0x2685fb0;  1 drivers
v0x26738c0_0 .net "seimm", 31 0, L_0x26858e0;  1 drivers
v0x26739b0_0 .net "seimm_s3", 31 0, v0x266a2d0_0;  1 drivers
v0x2673a80_0 .net "seimm_sl2", 31 0, L_0x2686240;  1 drivers
v0x2673b40_0 .net "shamt", 4 0, L_0x2684e40;  1 drivers
v0x2673c20_0 .var "stall_s1_s2", 0 0;
v0x2673dd0_0 .net "wrdata_s5", 31 0, L_0x268a710;  1 drivers
v0x2673e70_0 .net "wrreg", 4 0, L_0x2687a00;  1 drivers
v0x2673f10_0 .net "wrreg_s4", 4 0, v0x266b280_0;  1 drivers
v0x2674000_0 .net "wrreg_s5", 4 0, v0x266bae0_0;  1 drivers
v0x2674110_0 .net "zero_s3", 0 0, L_0x2687b50;  1 drivers
v0x2674200_0 .net "zero_s4", 0 0, v0x266c2c0_0;  1 drivers
E_0x265b930 .event edge, v0x2672090_0, v0x266d720_0, v0x2673800_0, v0x266d640_0;
E_0x265ba20/0 .event edge, v0x2673410_0, v0x266b280_0, v0x266f1b0_0, v0x266d800_0;
E_0x265ba20/1 .event edge, v0x266bae0_0, v0x2673800_0;
E_0x265ba20 .event/or E_0x265ba20/0, E_0x265ba20/1;
E_0x265baa0 .event edge, v0x266c2c0_0, v0x26708d0_0, v0x2670ae0_0;
E_0x265bb00 .event edge, v0x2671590_0, v0x2664060_0, v0x266d950_0, v0x2670240_0;
E_0x265bba0 .event edge, v0x26714f0_0, v0x2664060_0, v0x266d950_0, v0x2670d30_0;
E_0x265bc10 .event edge, v0x2672d40_0, v0x2666900_0;
L_0x2684370 .arith/sum 32, v0x26727c0_0, L_0x7fa42f038018;
L_0x2684960 .part v0x266e1e0_0, 26, 6;
L_0x2684aa0 .part v0x266e1e0_0, 21, 5;
L_0x2684b40 .part v0x266e1e0_0, 16, 5;
L_0x2684cc0 .part v0x266e1e0_0, 11, 5;
L_0x2684d60 .part v0x266e1e0_0, 0, 16;
L_0x2684e40 .part v0x266e1e0_0, 6, 5;
L_0x2684ee0 .part v0x26727c0_0, 28, 4;
L_0x2685010 .part v0x266e1e0_0, 0, 26;
L_0x26851c0 .concat [ 2 26 4 0], L_0x7fa42f0380a8, L_0x2685010, L_0x2684ee0;
L_0x2685360 .part v0x266e1e0_0, 15, 1;
LS_0x2685400_0_0 .concat [ 1 1 1 1], L_0x2685360, L_0x2685360, L_0x2685360, L_0x2685360;
LS_0x2685400_0_4 .concat [ 1 1 1 1], L_0x2685360, L_0x2685360, L_0x2685360, L_0x2685360;
LS_0x2685400_0_8 .concat [ 1 1 1 1], L_0x2685360, L_0x2685360, L_0x2685360, L_0x2685360;
LS_0x2685400_0_12 .concat [ 1 1 1 1], L_0x2685360, L_0x2685360, L_0x2685360, L_0x2685360;
L_0x2685400 .concat [ 4 4 4 4], LS_0x2685400_0_0, LS_0x2685400_0_4, LS_0x2685400_0_8, LS_0x2685400_0_12;
L_0x26855a0 .part v0x266e1e0_0, 0, 16;
L_0x26858e0 .concat [ 16 16 0 0], L_0x26855a0, L_0x2685400;
L_0x2685b60 .concat [ 32 32 0 0], v0x266cd00_0, v0x266cc00_0;
L_0x2685c00 .part v0x26692c0_0, 32, 32;
L_0x2685d30 .part v0x26692c0_0, 0, 32;
L_0x2685e20 .concat [ 5 5 0 0], L_0x2684cc0, L_0x2684b40;
L_0x2685fb0 .part v0x2669af0_0, 5, 5;
L_0x2686050 .part v0x2669af0_0, 0, 5;
L_0x26861a0 .part L_0x26858e0, 0, 30;
L_0x2686240 .concat [ 2 30 0 0], L_0x7fa42f038180, L_0x26861a0;
L_0x26860f0 .arith/sum 32, v0x266e990_0, L_0x2686240;
LS_0x2686560_0_0 .concat [ 1 1 2 1], v0x2660ed0_0, v0x2661670_0, v0x2660dd0_0, v0x26612c0_0;
LS_0x2686560_0_4 .concat [ 1 1 1 0], v0x2661380_0, v0x2661200_0, v0x26615b0_0;
L_0x2686560 .concat [ 5 3 0 0], LS_0x2686560_0_0, LS_0x2686560_0_4;
L_0x2686330 .part v0x2668a80_0, 7, 1;
L_0x2686950 .part v0x2668a80_0, 6, 1;
L_0x2686880 .part v0x2668a80_0, 5, 1;
L_0x2686b20 .part v0x2668a80_0, 4, 1;
L_0x2686a40 .part v0x2668a80_0, 2, 2;
L_0x2686d40 .part v0x2668a80_0, 1, 1;
L_0x2686c50 .part v0x2668a80_0, 0, 1;
L_0x2686ee0 .concat [ 1 1 0 0], v0x2661030_0, v0x2660f90_0;
L_0x2686de0 .part v0x265fff0_0, 1, 1;
L_0x26870e0 .part v0x265fff0_0, 0, 1;
L_0x26872a0 .concat [ 1 1 1 1], L_0x2686880, L_0x2686950, L_0x2686b20, L_0x2686d40;
L_0x2687430 .part v0x266aab0_0, 3, 1;
L_0x2687180 .part v0x266aab0_0, 2, 1;
L_0x2687600 .part v0x266aab0_0, 1, 1;
L_0x26874d0 .part v0x266aab0_0, 0, 1;
L_0x26878c0 .functor MUXZ 32, v0x2671790_0, v0x266a2d0_0, L_0x2686c50, C4<>;
L_0x2687ab0 .part v0x266a2d0_0, 0, 6;
L_0x2689710 .concat [ 32 0 0 0], v0x265ced0_0;
L_0x2687960 .part v0x2663820_0, 0, 32;
L_0x2687a00 .functor MUXZ 5, L_0x2685fb0, L_0x2686050, L_0x2686330, C4<>;
L_0x2689a60 .concat [ 1 1 0 0], L_0x26870e0, L_0x2686de0;
L_0x2689ba0 .part v0x2660890_0, 1, 1;
L_0x26897b0 .part v0x2660890_0, 0, 1;
L_0x2689dc0 .concat [ 1 1 0 0], L_0x2687180, L_0x2687430;
L_0x2689c40 .part v0x2668250_0, 1, 1;
L_0x268a040 .part v0x2668250_0, 0, 1;
L_0x268a3c0 .part L_0x2687960, 2, 7;
L_0x268a710 .functor MUXZ 32, v0x2664100_0, v0x2667960_0, L_0x2688cc0, C4<>;
S_0x265bc90 .scope module, "alu1" "alu" 3 261, 4 6 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ctl"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 1 "zero"
L_0x2686450 .functor XNOR 1, L_0x2687eb0, L_0x2687fe0, C4<0>, C4<0>;
L_0x26859d0 .functor XOR 1, L_0x2688080, L_0x2688120, C4<0>, C4<0>;
L_0x2688260 .functor AND 1, L_0x2686450, L_0x26859d0, C4<1>, C4<1>;
L_0x26887e0 .functor XNOR 1, L_0x2688640, L_0x2688740, C4<0>, C4<0>;
L_0x2688aa0 .functor XOR 1, L_0x26888a0, L_0x2688a00, C4<0>, C4<0>;
L_0x2688bb0 .functor AND 1, L_0x26887e0, L_0x2688aa0, C4<1>, C4<1>;
L_0x2688990 .functor NOT 1, L_0x26892d0, C4<0>, C4<0>, C4<0>;
L_0x7fa42f038378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x265bfa0_0 .net/2u *"_s0", 31 0, L_0x7fa42f038378;  1 drivers
v0x265c0a0_0 .net *"_s11", 0 0, L_0x2687fe0;  1 drivers
v0x265c180_0 .net *"_s12", 0 0, L_0x2686450;  1 drivers
v0x265c250_0 .net *"_s15", 0 0, L_0x2688080;  1 drivers
v0x265c330_0 .net *"_s17", 0 0, L_0x2688120;  1 drivers
v0x265c460_0 .net *"_s18", 0 0, L_0x26859d0;  1 drivers
v0x265c520_0 .net *"_s20", 0 0, L_0x2688260;  1 drivers
L_0x7fa42f0383c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x265c5e0_0 .net/2s *"_s22", 1 0, L_0x7fa42f0383c0;  1 drivers
L_0x7fa42f038408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x265c6c0_0 .net/2s *"_s24", 1 0, L_0x7fa42f038408;  1 drivers
v0x265c830_0 .net *"_s26", 1 0, L_0x2688370;  1 drivers
v0x265c910_0 .net *"_s31", 0 0, L_0x2688640;  1 drivers
v0x265c9f0_0 .net *"_s33", 0 0, L_0x2688740;  1 drivers
v0x265cad0_0 .net *"_s34", 0 0, L_0x26887e0;  1 drivers
v0x265cb90_0 .net *"_s37", 0 0, L_0x26888a0;  1 drivers
v0x265cc70_0 .net *"_s39", 0 0, L_0x2688a00;  1 drivers
v0x265cd50_0 .net *"_s40", 0 0, L_0x2688aa0;  1 drivers
v0x265ce10_0 .net *"_s42", 0 0, L_0x2688bb0;  1 drivers
L_0x7fa42f038450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x265cfc0_0 .net/2s *"_s44", 1 0, L_0x7fa42f038450;  1 drivers
L_0x7fa42f038498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x265d060_0 .net/2s *"_s46", 1 0, L_0x7fa42f038498;  1 drivers
v0x265d120_0 .net *"_s48", 1 0, L_0x2688dd0;  1 drivers
L_0x7fa42f0384e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x265d200_0 .net/2u *"_s52", 3 0, L_0x7fa42f0384e0;  1 drivers
v0x265d2e0_0 .net *"_s54", 0 0, L_0x2689050;  1 drivers
v0x265d3a0_0 .net *"_s59", 0 0, L_0x26892d0;  1 drivers
v0x265d480_0 .net *"_s60", 0 0, L_0x2688990;  1 drivers
v0x265d560_0 .net *"_s63", 0 0, L_0x2689520;  1 drivers
v0x265d640_0 .net *"_s9", 0 0, L_0x2687eb0;  1 drivers
v0x265d720_0 .net "a", 31 0, v0x26716f0_0;  1 drivers
v0x265d800_0 .net "add_ab", 31 0, L_0x2687d80;  1 drivers
v0x265d8e0_0 .net "b", 31 0, L_0x26878c0;  alias, 1 drivers
v0x265d9c0_0 .net "ctl", 3 0, v0x265e5a0_0;  alias, 1 drivers
v0x265daa0_0 .net "oflow", 0 0, L_0x2689140;  1 drivers
v0x265db60_0 .net "oflow_add", 0 0, L_0x2688550;  1 drivers
v0x265dc20_0 .net "oflow_sub", 0 0, L_0x2688f60;  1 drivers
v0x265ced0_0 .var "out", 31 0;
v0x265ded0_0 .net "slt", 0 0, L_0x26895c0;  1 drivers
v0x265df90_0 .net "sub_ab", 31 0, L_0x2687c90;  1 drivers
v0x265e070_0 .net "zero", 0 0, L_0x2687b50;  alias, 1 drivers
E_0x265bf00/0 .event edge, v0x265d9c0_0, v0x265d800_0, v0x265d720_0, v0x265d8e0_0;
E_0x265bf00/1 .event edge, v0x265ded0_0, v0x265df90_0;
E_0x265bf00 .event/or E_0x265bf00/0, E_0x265bf00/1;
L_0x2687b50 .cmp/eq 32, L_0x7fa42f038378, v0x265ced0_0;
L_0x2687c90 .arith/sub 32, v0x26716f0_0, L_0x26878c0;
L_0x2687d80 .arith/sum 32, v0x26716f0_0, L_0x26878c0;
L_0x2687eb0 .part v0x26716f0_0, 31, 1;
L_0x2687fe0 .part L_0x26878c0, 31, 1;
L_0x2688080 .part L_0x2687d80, 31, 1;
L_0x2688120 .part v0x26716f0_0, 31, 1;
L_0x2688370 .functor MUXZ 2, L_0x7fa42f038408, L_0x7fa42f0383c0, L_0x2688260, C4<>;
L_0x2688550 .part L_0x2688370, 0, 1;
L_0x2688640 .part v0x26716f0_0, 31, 1;
L_0x2688740 .part L_0x26878c0, 31, 1;
L_0x26888a0 .part L_0x2687c90, 31, 1;
L_0x2688a00 .part v0x26716f0_0, 31, 1;
L_0x2688dd0 .functor MUXZ 2, L_0x7fa42f038498, L_0x7fa42f038450, L_0x2688bb0, C4<>;
L_0x2688f60 .part L_0x2688dd0, 0, 1;
L_0x2689050 .cmp/eq 4, v0x265e5a0_0, L_0x7fa42f0384e0;
L_0x2689140 .functor MUXZ 1, L_0x2688f60, L_0x2688550, L_0x2689050, C4<>;
L_0x26892d0 .part v0x26716f0_0, 31, 1;
L_0x2689520 .part v0x26716f0_0, 31, 1;
L_0x26895c0 .functor MUXZ 1, L_0x2689520, L_0x2688990, L_0x2688f60, C4<>;
S_0x265e1d0 .scope module, "alu_ctl1" "alu_control" 3 250, 5 4 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 4 "aluctl"
v0x265e4a0_0 .var "_funct", 3 0;
v0x265e5a0_0 .var "aluctl", 3 0;
v0x265e660_0 .net "aluop", 1 0, L_0x2686a40;  alias, 1 drivers
v0x265e730_0 .net "funct", 5 0, L_0x2687ab0;  alias, 1 drivers
E_0x265e3c0 .event edge, v0x265e660_0, v0x265e4a0_0;
E_0x265e440 .event edge, v0x265e730_0;
S_0x265e890 .scope module, "baddr_s2_s3" "regr" 3 216, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x265ea90 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x265ec70_0 .net "clear", 0 0, v0x26712a0_0;  1 drivers
v0x265ed30_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
L_0x7fa42f038258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x265ee20_0 .net "hold", 0 0, L_0x7fa42f038258;  1 drivers
v0x265eef0_0 .net "in", 31 0, L_0x26860f0;  alias, 1 drivers
v0x265ef90_0 .var "out", 31 0;
E_0x265eb60 .event posedge, v0x265b520_0;
S_0x265f160 .scope module, "baddr_s3_s4" "regr" 3 299, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x265f330 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x265f480_0 .net "clear", 0 0, v0x2671450_0;  1 drivers
v0x265f560_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
L_0x7fa42f0386d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x265f670_0 .net "hold", 0 0, L_0x7fa42f0386d8;  1 drivers
v0x265f710_0 .net "in", 31 0, v0x265ef90_0;  alias, 1 drivers
v0x265f7e0_0 .var "out", 31 0;
S_0x265f990 .scope module, "branch_s2_s3" "regr" 3 211, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 2 "in"
    .port_info 4 /OUTPUT 2 "out"
P_0x265fbb0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x265fcd0_0 .net "clear", 0 0, v0x26712a0_0;  alias, 1 drivers
v0x265fdc0_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
L_0x7fa42f038210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x265fe60_0 .net "hold", 0 0, L_0x7fa42f038210;  1 drivers
v0x265ff30_0 .net "in", 1 0, L_0x2686ee0;  1 drivers
v0x265fff0_0 .var "out", 1 0;
S_0x26601c0 .scope module, "branch_s3_s4" "regr" 3 294, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 2 "in"
    .port_info 4 /OUTPUT 2 "out"
P_0x2660390 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x26604e0_0 .net "clear", 0 0, v0x2671450_0;  alias, 1 drivers
v0x26605d0_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
L_0x7fa42f038690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2660700_0 .net "hold", 0 0, L_0x7fa42f038690;  1 drivers
v0x26607d0_0 .net "in", 1 0, L_0x2689a60;  1 drivers
v0x2660890_0 .var "out", 1 0;
S_0x2660a10 .scope module, "ctl1" "control" 3 180, 7 4 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 1 "branch_eq"
    .port_info 2 /OUTPUT 1 "branch_ne"
    .port_info 3 /OUTPUT 2 "aluop"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "memtoreg"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrc"
    .port_info 10 /OUTPUT 1 "jump"
v0x2660dd0_0 .var "aluop", 1 0;
v0x2660ed0_0 .var "alusrc", 0 0;
v0x2660f90_0 .var "branch_eq", 0 0;
v0x2661030_0 .var "branch_ne", 0 0;
v0x26610f0_0 .var "jump", 0 0;
v0x2661200_0 .var "memread", 0 0;
v0x26612c0_0 .var "memtoreg", 0 0;
v0x2661380_0 .var "memwrite", 0 0;
v0x2661440_0 .net "opcode", 5 0, L_0x2684960;  alias, 1 drivers
v0x26615b0_0 .var "regdst", 0 0;
v0x2661670_0 .var "regwrite", 0 0;
E_0x2660d50 .event edge, v0x2661440_0;
S_0x26618f0 .scope module, "dm1" "dm" 3 322, 8 21 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 7 "addr"
    .port_info 2 /INPUT 1 "rd"
    .port_info 3 /INPUT 1 "wr"
    .port_info 4 /INPUT 32 "wdata"
    .port_info 5 /OUTPUT 32 "rdata"
P_0x2661a70 .param/l "NMEM" 0 8 28, +C4<00000000000000000000000000010100>;
P_0x2661ab0 .param/str "RM_DATA" 0 8 30, "dm_data.txt";
v0x2661d00_0 .net *"_s0", 31 0, L_0x2689eb0;  1 drivers
v0x2661e00_0 .net *"_s2", 8 0, L_0x2689f50;  1 drivers
L_0x7fa42f038840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2661ee0_0 .net *"_s5", 1 0, L_0x7fa42f038840;  1 drivers
v0x2661fa0_0 .net "addr", 6 0, L_0x268a3c0;  1 drivers
v0x2662080_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
v0x2662170 .array "mem", 127 0, 31 0;
v0x2662230_0 .net "rd", 0 0, L_0x2687600;  alias, 1 drivers
v0x26622f0_0 .net "rdata", 31 0, L_0x268a2d0;  alias, 1 drivers
v0x26623d0_0 .net "wdata", 31 0, v0x26648c0_0;  alias, 1 drivers
v0x2662540_0 .net "wr", 0 0, L_0x26874d0;  alias, 1 drivers
L_0x2689eb0 .array/port v0x2662170, L_0x2689f50;
L_0x2689f50 .concat [ 7 2 0 0], L_0x268a3c0, L_0x7fa42f038840;
L_0x268a2d0 .functor MUXZ 32, L_0x2689eb0, v0x26648c0_0, L_0x26874d0, C4<>;
S_0x2662700 .scope module, "im1" "im" 3 108, 9 24 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /OUTPUT 32 "data"
P_0x2662910 .param/str "IM_DATA" 0 9 31, "im_data1.txt";
P_0x2662950 .param/l "NMEM" 0 9 29, +C4<00000000000000000000000000010100>;
L_0x26844a0 .functor BUFZ 32, L_0x2684620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2662a80_0 .net *"_s0", 31 0, L_0x2684620;  1 drivers
v0x2662b80_0 .net *"_s3", 6 0, L_0x26846e0;  1 drivers
v0x2662c60_0 .net *"_s4", 8 0, L_0x2684780;  1 drivers
L_0x7fa42f038060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2662d20_0 .net *"_s7", 1 0, L_0x7fa42f038060;  1 drivers
v0x2662e00_0 .net "addr", 31 0, v0x26727c0_0;  1 drivers
v0x2662f30_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
v0x2662fd0_0 .net "data", 31 0, L_0x26844a0;  alias, 1 drivers
v0x26630b0 .array "mem", 127 0, 31 0;
L_0x2684620 .array/port v0x26630b0, L_0x2684780;
L_0x26846e0 .part v0x26727c0_0, 2, 7;
L_0x2684780 .concat [ 7 2 0 0], L_0x26846e0, L_0x7fa42f038060;
S_0x26631f0 .scope module, "reg_alurslt" "regr" 3 269, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x26633c0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x2663510_0 .net "clear", 0 0, v0x2671450_0;  alias, 1 drivers
v0x2663600_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
L_0x7fa42f0385b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x26636c0_0 .net "hold", 0 0, L_0x7fa42f0385b8;  1 drivers
v0x2663760_0 .net "in", 31 0, L_0x2689710;  1 drivers
v0x2663820_0 .var "out", 31 0;
S_0x26639f0 .scope module, "reg_alurslt_s4" "regr" 3 332, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x2663bc0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7fa42f038918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2663d10_0 .net "clear", 0 0, L_0x7fa42f038918;  1 drivers
v0x2663df0_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
L_0x7fa42f038960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2663fc0_0 .net "hold", 0 0, L_0x7fa42f038960;  1 drivers
v0x2664060_0 .net "in", 31 0, L_0x2687960;  alias, 1 drivers
v0x2664100_0 .var "out", 31 0;
S_0x2664290 .scope module, "reg_data2_s3" "regr" 3 282, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x2664460 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x26645b0_0 .net "clear", 0 0, v0x2671450_0;  alias, 1 drivers
v0x2664670_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
L_0x7fa42f038600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2664730_0 .net "hold", 0 0, L_0x7fa42f038600;  1 drivers
v0x2664800_0 .net "in", 31 0, v0x2671790_0;  1 drivers
v0x26648c0_0 .var "out", 31 0;
S_0x2664a80 .scope module, "reg_jaddr_s3" "regr" 3 225, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x2664c50 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x2664da0_0 .net "clear", 0 0, v0x26712a0_0;  alias, 1 drivers
v0x2664eb0_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
L_0x7fa42f0382e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2664f70_0 .net "hold", 0 0, L_0x7fa42f0382e8;  1 drivers
v0x2665010_0 .net "in", 31 0, L_0x26851c0;  alias, 1 drivers
v0x26650d0_0 .var "out", 31 0;
S_0x26652a0 .scope module, "reg_jaddr_s4" "regr" 3 308, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x2665470 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x26655c0_0 .net "clear", 0 0, v0x2671450_0;  alias, 1 drivers
v0x2665710_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
L_0x7fa42f038768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x26657d0_0 .net "hold", 0 0, L_0x7fa42f038768;  1 drivers
v0x26658a0_0 .net "in", 31 0, v0x26650d0_0;  alias, 1 drivers
v0x2665970_0 .var "out", 31 0;
S_0x2665ad0 .scope module, "reg_jump_s3" "regr" 3 220, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out"
P_0x2665ca0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x2665df0_0 .net "clear", 0 0, v0x26712a0_0;  alias, 1 drivers
v0x2665eb0_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
L_0x7fa42f0382a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2665f70_0 .net "hold", 0 0, L_0x7fa42f0382a0;  1 drivers
v0x2666040_0 .net "in", 0 0, v0x26610f0_0;  alias, 1 drivers
v0x2666110_0 .var "out", 0 0;
S_0x26662c0 .scope module, "reg_jump_s4" "regr" 3 303, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out"
P_0x2666490 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x26665e0_0 .net "clear", 0 0, v0x2671450_0;  alias, 1 drivers
v0x26666a0_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
L_0x7fa42f038720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2666760_0 .net "hold", 0 0, L_0x7fa42f038720;  1 drivers
v0x2666830_0 .net "in", 0 0, v0x2666110_0;  alias, 1 drivers
v0x2666900_0 .var "out", 0 0;
S_0x2666ab0 .scope module, "reg_pc4_s2" "regr" 3 165, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x2662880 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7fa42f038138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2666e60_0 .net "clear", 0 0, L_0x7fa42f038138;  1 drivers
v0x2666f40_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
v0x2666fe0_0 .net "hold", 0 0, v0x2673c20_0;  1 drivers
v0x2667080_0 .net "in", 31 0, v0x266e990_0;  alias, 1 drivers
v0x2667120_0 .var "out", 31 0;
S_0x26672d0 .scope module, "reg_rdata_s4" "regr" 3 326, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x26674a0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7fa42f038888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2667680_0 .net "clear", 0 0, L_0x7fa42f038888;  1 drivers
v0x2667720_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
L_0x7fa42f0388d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x26677c0_0 .net "hold", 0 0, L_0x7fa42f0388d0;  1 drivers
v0x2667890_0 .net "in", 31 0, L_0x268a2d0;  alias, 1 drivers
v0x2667960_0 .var "out", 31 0;
S_0x2667b10 .scope module, "reg_regwrite_s4" "regr" 3 316, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 2 "in"
    .port_info 4 /OUTPUT 2 "out"
P_0x2667ce0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
L_0x7fa42f0387b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2667e00_0 .net "clear", 0 0, L_0x7fa42f0387b0;  1 drivers
v0x2667ee0_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
L_0x7fa42f0387f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2663eb0_0 .net "hold", 0 0, L_0x7fa42f0387f8;  1 drivers
v0x26681b0_0 .net "in", 1 0, L_0x2689dc0;  1 drivers
v0x2668250_0 .var "out", 1 0;
S_0x2668400 .scope module, "reg_s2_control" "regr" 3 204, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 8 "in"
    .port_info 4 /OUTPUT 8 "out"
P_0x26685d0 .param/l "N" 0 6 38, +C4<00000000000000000000000000001000>;
v0x26687b0_0 .net "clear", 0 0, v0x2673c20_0;  alias, 1 drivers
v0x2668850_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
L_0x7fa42f0381c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x26688f0_0 .net "hold", 0 0, L_0x7fa42f0381c8;  1 drivers
v0x26689c0_0 .net "in", 7 0, L_0x2686560;  1 drivers
v0x2668a80_0 .var "out", 7 0;
S_0x2668c50 .scope module, "reg_s2_mem" "regr" 3 150, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 64 "in"
    .port_info 4 /OUTPUT 64 "out"
P_0x2668e20 .param/l "N" 0 6 38, +C4<00000000000000000000000001000000>;
v0x2668f40_0 .net "clear", 0 0, v0x26712a0_0;  alias, 1 drivers
v0x2669090_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
v0x2669150_0 .net "hold", 0 0, v0x2673c20_0;  alias, 1 drivers
v0x2669220_0 .net "in", 63 0, L_0x2685b60;  1 drivers
v0x26692c0_0 .var "out", 63 0;
S_0x2669490 .scope module, "reg_s2_rt_rd" "regr" 3 160, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 10 "in"
    .port_info 4 /OUTPUT 10 "out"
P_0x2669660 .param/l "N" 0 6 38, +C4<00000000000000000000000000001010>;
v0x2669840_0 .net "clear", 0 0, v0x26712a0_0;  alias, 1 drivers
v0x26698e0_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
v0x2669980_0 .net "hold", 0 0, v0x2673c20_0;  alias, 1 drivers
v0x2669a50_0 .net "in", 9 0, L_0x2685e20;  1 drivers
v0x2669af0_0 .var "out", 9 0;
S_0x2669ca0 .scope module, "reg_s2_seimm" "regr" 3 158, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x2669e70 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x2669f90_0 .net "clear", 0 0, v0x26712a0_0;  alias, 1 drivers
v0x266a030_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
v0x266a0d0_0 .net "hold", 0 0, v0x2673c20_0;  alias, 1 drivers
v0x266a230_0 .net "in", 31 0, L_0x26858e0;  alias, 1 drivers
v0x266a2d0_0 .var "out", 31 0;
S_0x266a450 .scope module, "reg_s3" "regr" 3 236, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 4 "in"
    .port_info 4 /OUTPUT 4 "out"
P_0x266a620 .param/l "N" 0 6 38, +C4<00000000000000000000000000000100>;
v0x266a800_0 .net "clear", 0 0, v0x26712a0_0;  alias, 1 drivers
v0x266a8a0_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
L_0x7fa42f038330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x266a940_0 .net "hold", 0 0, L_0x7fa42f038330;  1 drivers
v0x266aa10_0 .net "in", 3 0, L_0x26872a0;  1 drivers
v0x266aab0_0 .var "out", 3 0;
S_0x266ac80 .scope module, "reg_wrreg" "regr" 3 290, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 5 "in"
    .port_info 4 /OUTPUT 5 "out"
P_0x266ae50 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
v0x266af70_0 .net "clear", 0 0, v0x2671450_0;  alias, 1 drivers
v0x266b030_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
L_0x7fa42f038648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x266b0f0_0 .net "hold", 0 0, L_0x7fa42f038648;  1 drivers
v0x266b1c0_0 .net "in", 4 0, L_0x2687a00;  alias, 1 drivers
v0x266b280_0 .var "out", 4 0;
S_0x266b450 .scope module, "reg_wrreg_s4" "regr" 3 337, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 5 "in"
    .port_info 4 /OUTPUT 5 "out"
P_0x266b620 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7fa42f0389a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x266b800_0 .net "clear", 0 0, L_0x7fa42f0389a8;  1 drivers
v0x266b8a0_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
L_0x7fa42f0389f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x266b940_0 .net "hold", 0 0, L_0x7fa42f0389f0;  1 drivers
v0x266ba10_0 .net "in", 4 0, v0x266b280_0;  alias, 1 drivers
v0x266bae0_0 .var "out", 4 0;
S_0x266bc90 .scope module, "reg_zero_s3_s4" "regr" 3 264, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out"
P_0x266be60 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
L_0x7fa42f038528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x266bf80_0 .net "clear", 0 0, L_0x7fa42f038528;  1 drivers
v0x266c060_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
L_0x7fa42f038570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x266c120_0 .net "hold", 0 0, L_0x7fa42f038570;  1 drivers
v0x266c1f0_0 .net "in", 0 0, L_0x2687b50;  alias, 1 drivers
v0x266c2c0_0 .var "out", 0 0;
S_0x266c470 .scope module, "regm1" "regm" 3 138, 10 27 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "read1"
    .port_info 2 /INPUT 5 "read2"
    .port_info 3 /OUTPUT 32 "data1"
    .port_info 4 /OUTPUT 32 "data2"
    .port_info 5 /INPUT 1 "regwrite"
    .port_info 6 /INPUT 5 "wrreg"
    .port_info 7 /INPUT 32 "wrdata"
P_0x266c640 .param/l "NMEM" 0 10 35, +C4<00000000000000000000000000010100>;
P_0x266c680 .param/str "RM_DATA" 0 10 37, "rm_data.txt";
v0x266cc00_0 .var "_data1", 31 0;
v0x266cd00_0 .var "_data2", 31 0;
v0x266cde0_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
v0x266ce80_0 .net "data1", 31 0, v0x266cc00_0;  alias, 1 drivers
v0x266cf40_0 .net "data2", 31 0, v0x266cd00_0;  alias, 1 drivers
v0x266d070 .array "mem", 31 0, 31 0;
v0x266d640_0 .net "read1", 4 0, L_0x2684aa0;  alias, 1 drivers
v0x266d720_0 .net "read2", 4 0, L_0x2684b40;  alias, 1 drivers
v0x266d800_0 .net "regwrite", 0 0, L_0x2689c40;  alias, 1 drivers
v0x266d950_0 .net "wrdata", 31 0, L_0x268a710;  alias, 1 drivers
v0x266da30_0 .net "wrreg", 4 0, v0x266bae0_0;  alias, 1 drivers
E_0x266c770/0 .event edge, v0x266d720_0, v0x266bae0_0, v0x266d800_0, v0x266d950_0;
v0x266d070_0 .array/port v0x266d070, 0;
v0x266d070_1 .array/port v0x266d070, 1;
v0x266d070_2 .array/port v0x266d070, 2;
v0x266d070_3 .array/port v0x266d070, 3;
E_0x266c770/1 .event edge, v0x266d070_0, v0x266d070_1, v0x266d070_2, v0x266d070_3;
v0x266d070_4 .array/port v0x266d070, 4;
v0x266d070_5 .array/port v0x266d070, 5;
v0x266d070_6 .array/port v0x266d070, 6;
v0x266d070_7 .array/port v0x266d070, 7;
E_0x266c770/2 .event edge, v0x266d070_4, v0x266d070_5, v0x266d070_6, v0x266d070_7;
v0x266d070_8 .array/port v0x266d070, 8;
v0x266d070_9 .array/port v0x266d070, 9;
v0x266d070_10 .array/port v0x266d070, 10;
v0x266d070_11 .array/port v0x266d070, 11;
E_0x266c770/3 .event edge, v0x266d070_8, v0x266d070_9, v0x266d070_10, v0x266d070_11;
v0x266d070_12 .array/port v0x266d070, 12;
v0x266d070_13 .array/port v0x266d070, 13;
v0x266d070_14 .array/port v0x266d070, 14;
v0x266d070_15 .array/port v0x266d070, 15;
E_0x266c770/4 .event edge, v0x266d070_12, v0x266d070_13, v0x266d070_14, v0x266d070_15;
v0x266d070_16 .array/port v0x266d070, 16;
v0x266d070_17 .array/port v0x266d070, 17;
v0x266d070_18 .array/port v0x266d070, 18;
v0x266d070_19 .array/port v0x266d070, 19;
E_0x266c770/5 .event edge, v0x266d070_16, v0x266d070_17, v0x266d070_18, v0x266d070_19;
v0x266d070_20 .array/port v0x266d070, 20;
v0x266d070_21 .array/port v0x266d070, 21;
v0x266d070_22 .array/port v0x266d070, 22;
v0x266d070_23 .array/port v0x266d070, 23;
E_0x266c770/6 .event edge, v0x266d070_20, v0x266d070_21, v0x266d070_22, v0x266d070_23;
v0x266d070_24 .array/port v0x266d070, 24;
v0x266d070_25 .array/port v0x266d070, 25;
v0x266d070_26 .array/port v0x266d070, 26;
v0x266d070_27 .array/port v0x266d070, 27;
E_0x266c770/7 .event edge, v0x266d070_24, v0x266d070_25, v0x266d070_26, v0x266d070_27;
v0x266d070_28 .array/port v0x266d070, 28;
v0x266d070_29 .array/port v0x266d070, 29;
v0x266d070_30 .array/port v0x266d070, 30;
v0x266d070_31 .array/port v0x266d070, 31;
E_0x266c770/8 .event edge, v0x266d070_28, v0x266d070_29, v0x266d070_30, v0x266d070_31;
E_0x266c770 .event/or E_0x266c770/0, E_0x266c770/1, E_0x266c770/2, E_0x266c770/3, E_0x266c770/4, E_0x266c770/5, E_0x266c770/6, E_0x266c770/7, E_0x266c770/8;
E_0x26628d0/0 .event edge, v0x266d640_0, v0x266bae0_0, v0x266d800_0, v0x266d950_0;
E_0x26628d0/1 .event edge, v0x266d070_0, v0x266d070_1, v0x266d070_2, v0x266d070_3;
E_0x26628d0/2 .event edge, v0x266d070_4, v0x266d070_5, v0x266d070_6, v0x266d070_7;
E_0x26628d0/3 .event edge, v0x266d070_8, v0x266d070_9, v0x266d070_10, v0x266d070_11;
E_0x26628d0/4 .event edge, v0x266d070_12, v0x266d070_13, v0x266d070_14, v0x266d070_15;
E_0x26628d0/5 .event edge, v0x266d070_16, v0x266d070_17, v0x266d070_18, v0x266d070_19;
E_0x26628d0/6 .event edge, v0x266d070_20, v0x266d070_21, v0x266d070_22, v0x266d070_23;
E_0x26628d0/7 .event edge, v0x266d070_24, v0x266d070_25, v0x266d070_26, v0x266d070_27;
E_0x26628d0/8 .event edge, v0x266d070_28, v0x266d070_29, v0x266d070_30, v0x266d070_31;
E_0x26628d0 .event/or E_0x26628d0/0, E_0x26628d0/1, E_0x26628d0/2, E_0x26628d0/3, E_0x26628d0/4, E_0x26628d0/5, E_0x26628d0/6, E_0x26628d0/7, E_0x26628d0/8;
S_0x266dbd0 .scope module, "regr_im_s2" "regr" 3 109, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x266dd50 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x266dea0_0 .net "clear", 0 0, v0x26711b0_0;  1 drivers
v0x266df80_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
v0x266e040_0 .net "hold", 0 0, v0x2673c20_0;  alias, 1 drivers
v0x266e110_0 .net "in", 31 0, L_0x26844a0;  alias, 1 drivers
v0x266e1e0_0 .var "out", 31 0;
S_0x266e370 .scope module, "regr_pc4_s2" "regr" 3 100, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x266e540 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x266e690_0 .net "clear", 0 0, v0x26711b0_0;  alias, 1 drivers
v0x266e780_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
v0x266e820_0 .net "hold", 0 0, v0x2673c20_0;  alias, 1 drivers
v0x266e8f0_0 .net "in", 31 0, L_0x2684370;  alias, 1 drivers
v0x266e990_0 .var "out", 31 0;
S_0x266eb50 .scope module, "regr_s2_rs" "regr" 3 145, 6 31 0, S_0x265b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 5 "in"
    .port_info 4 /OUTPUT 5 "out"
P_0x266ed20 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7fa42f0380f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x266ee70_0 .net "clear", 0 0, L_0x7fa42f0380f0;  1 drivers
v0x266ef50_0 .net "clk", 0 0, v0x265b520_0;  alias, 1 drivers
v0x266f010_0 .net "hold", 0 0, v0x2673c20_0;  alias, 1 drivers
v0x266f0e0_0 .net "in", 4 0, L_0x2684aa0;  alias, 1 drivers
v0x266f1b0_0 .var "out", 4 0;
    .scope S_0x2632500;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x265b520_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x2632500;
T_1 ;
    %load/vec4 v0x265b520_0;
    %inv;
    %store/vec4 v0x2623190_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x2623190_0;
    %store/vec4 v0x265b520_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x266e370;
T_2 ;
    %wait E_0x265eb60;
    %load/vec4 v0x266e690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x266e990_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x266e820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x266e990_0;
    %assign/vec4 v0x266e990_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x266e8f0_0;
    %assign/vec4 v0x266e990_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x2662700;
T_3 ;
    %vpi_call 9 36 "$readmemh", P_0x2662910, v0x26630b0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x266dbd0;
T_4 ;
    %wait E_0x265eb60;
    %load/vec4 v0x266dea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x266e1e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x266e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x266e1e0_0;
    %assign/vec4 v0x266e1e0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x266e110_0;
    %assign/vec4 v0x266e1e0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x266c470;
T_5 ;
    %vpi_call 10 42 "$readmemh", P_0x266c680, v0x266d070, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x266c470;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0x266c470;
T_7 ;
    %wait E_0x26628d0;
    %load/vec4 v0x266d640_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x266cc00_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x266d640_0;
    %load/vec4 v0x266da30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x266d800_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x266d950_0;
    %store/vec4 v0x266cc00_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x266d640_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x266d070, 4;
    %store/vec4 v0x266cc00_0, 0, 32;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x266c470;
T_8 ;
    %wait E_0x266c770;
    %load/vec4 v0x266d720_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x266cd00_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x266d720_0;
    %load/vec4 v0x266da30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x266d800_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x266d950_0;
    %store/vec4 v0x266cd00_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x266d720_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x266d070, 4;
    %store/vec4 v0x266cd00_0, 0, 32;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x266c470;
T_9 ;
    %wait E_0x265eb60;
    %load/vec4 v0x266d800_0;
    %load/vec4 v0x266da30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x266d950_0;
    %load/vec4 v0x266da30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x266d070, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x266eb50;
T_10 ;
    %wait E_0x265eb60;
    %load/vec4 v0x266ee70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x266f1b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x266f010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x266f1b0_0;
    %assign/vec4 v0x266f1b0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x266f0e0_0;
    %assign/vec4 v0x266f1b0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x2668c50;
T_11 ;
    %wait E_0x265eb60;
    %load/vec4 v0x2668f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x26692c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x2669150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x26692c0_0;
    %assign/vec4 v0x26692c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x2669220_0;
    %assign/vec4 v0x26692c0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x2669ca0;
T_12 ;
    %wait E_0x265eb60;
    %load/vec4 v0x2669f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x266a2d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x266a0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x266a2d0_0;
    %assign/vec4 v0x266a2d0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x266a230_0;
    %assign/vec4 v0x266a2d0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x2669490;
T_13 ;
    %wait E_0x265eb60;
    %load/vec4 v0x2669840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x2669af0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x2669980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x2669af0_0;
    %assign/vec4 v0x2669af0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x2669a50_0;
    %assign/vec4 v0x2669af0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x2666ab0;
T_14 ;
    %wait E_0x265eb60;
    %load/vec4 v0x2666e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2667120_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x2666fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x2667120_0;
    %assign/vec4 v0x2667120_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x2667080_0;
    %assign/vec4 v0x2667120_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x2660a10;
T_15 ;
    %wait E_0x2660d50;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x2660dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2660ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2660f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2661030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2661200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26612c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2661380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26615b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2661670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26610f0_0, 0;
    %load/vec4 v0x2661440_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2661200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26615b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26612c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2660dd0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2660ed0_0, 0;
    %jmp T_15.7;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26615b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2660dd0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2660ed0_0, 0;
    %jmp T_15.7;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2660dd0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2660dd0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2660f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2661670_0, 0;
    %jmp T_15.7;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2661380_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2660dd0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2660ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2661670_0, 0;
    %jmp T_15.7;
T_15.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2660dd0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x2660dd0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2661030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2661670_0, 0;
    %jmp T_15.7;
T_15.5 ;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26610f0_0, 0;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x2668400;
T_16 ;
    %wait E_0x265eb60;
    %load/vec4 v0x26687b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2668a80_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x26688f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x2668a80_0;
    %assign/vec4 v0x2668a80_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x26689c0_0;
    %assign/vec4 v0x2668a80_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x265f990;
T_17 ;
    %wait E_0x265eb60;
    %load/vec4 v0x265fcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x265fff0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x265fe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x265fff0_0;
    %assign/vec4 v0x265fff0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x265ff30_0;
    %assign/vec4 v0x265fff0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x265e890;
T_18 ;
    %wait E_0x265eb60;
    %load/vec4 v0x265ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x265ef90_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x265ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x265ef90_0;
    %assign/vec4 v0x265ef90_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x265eef0_0;
    %assign/vec4 v0x265ef90_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x2665ad0;
T_19 ;
    %wait E_0x265eb60;
    %load/vec4 v0x2665df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2666110_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x2665f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x2666110_0;
    %assign/vec4 v0x2666110_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x2666040_0;
    %assign/vec4 v0x2666110_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x2664a80;
T_20 ;
    %wait E_0x265eb60;
    %load/vec4 v0x2664da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x26650d0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x2664f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x26650d0_0;
    %assign/vec4 v0x26650d0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x2665010_0;
    %assign/vec4 v0x26650d0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x266a450;
T_21 ;
    %wait E_0x265eb60;
    %load/vec4 v0x266a800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x266aab0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x266a940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x266aab0_0;
    %assign/vec4 v0x266aab0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x266aa10_0;
    %assign/vec4 v0x266aab0_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x265e1d0;
T_22 ;
    %wait E_0x265e440;
    %load/vec4 v0x265e730_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x265e4a0_0, 0, 4;
    %jmp T_22.7;
T_22.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x265e4a0_0, 0, 4;
    %jmp T_22.7;
T_22.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x265e4a0_0, 0, 4;
    %jmp T_22.7;
T_22.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x265e4a0_0, 0, 4;
    %jmp T_22.7;
T_22.3 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x265e4a0_0, 0, 4;
    %jmp T_22.7;
T_22.4 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x265e4a0_0, 0, 4;
    %jmp T_22.7;
T_22.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x265e4a0_0, 0, 4;
    %jmp T_22.7;
T_22.7 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x265e1d0;
T_23 ;
    %wait E_0x265e3c0;
    %load/vec4 v0x265e660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x265e5a0_0, 0, 4;
    %jmp T_23.5;
T_23.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x265e5a0_0, 0, 4;
    %jmp T_23.5;
T_23.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x265e5a0_0, 0, 4;
    %jmp T_23.5;
T_23.2 ;
    %load/vec4 v0x265e4a0_0;
    %store/vec4 v0x265e5a0_0, 0, 4;
    %jmp T_23.5;
T_23.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x265e5a0_0, 0, 4;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x265bc90;
T_24 ;
    %wait E_0x265bf00;
    %load/vec4 v0x265d9c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x265ced0_0, 0;
    %jmp T_24.8;
T_24.0 ;
    %load/vec4 v0x265d800_0;
    %assign/vec4 v0x265ced0_0, 0;
    %jmp T_24.8;
T_24.1 ;
    %load/vec4 v0x265d720_0;
    %load/vec4 v0x265d8e0_0;
    %and;
    %assign/vec4 v0x265ced0_0, 0;
    %jmp T_24.8;
T_24.2 ;
    %load/vec4 v0x265d720_0;
    %load/vec4 v0x265d8e0_0;
    %or;
    %inv;
    %assign/vec4 v0x265ced0_0, 0;
    %jmp T_24.8;
T_24.3 ;
    %load/vec4 v0x265d720_0;
    %load/vec4 v0x265d8e0_0;
    %or;
    %assign/vec4 v0x265ced0_0, 0;
    %jmp T_24.8;
T_24.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x265ded0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x265ced0_0, 0;
    %jmp T_24.8;
T_24.5 ;
    %load/vec4 v0x265df90_0;
    %assign/vec4 v0x265ced0_0, 0;
    %jmp T_24.8;
T_24.6 ;
    %load/vec4 v0x265d720_0;
    %load/vec4 v0x265d8e0_0;
    %xor;
    %assign/vec4 v0x265ced0_0, 0;
    %jmp T_24.8;
T_24.8 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x266bc90;
T_25 ;
    %wait E_0x265eb60;
    %load/vec4 v0x266bf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x266c2c0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x266c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x266c2c0_0;
    %assign/vec4 v0x266c2c0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x266c1f0_0;
    %assign/vec4 v0x266c2c0_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x26631f0;
T_26 ;
    %wait E_0x265eb60;
    %load/vec4 v0x2663510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2663820_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x26636c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x2663820_0;
    %assign/vec4 v0x2663820_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x2663760_0;
    %assign/vec4 v0x2663820_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x2664290;
T_27 ;
    %wait E_0x265eb60;
    %load/vec4 v0x26645b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x26648c0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x2664730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x26648c0_0;
    %assign/vec4 v0x26648c0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x2664800_0;
    %assign/vec4 v0x26648c0_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x266ac80;
T_28 ;
    %wait E_0x265eb60;
    %load/vec4 v0x266af70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x266b280_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x266b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x266b280_0;
    %assign/vec4 v0x266b280_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x266b1c0_0;
    %assign/vec4 v0x266b280_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x26601c0;
T_29 ;
    %wait E_0x265eb60;
    %load/vec4 v0x26604e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x2660890_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x2660700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x2660890_0;
    %assign/vec4 v0x2660890_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x26607d0_0;
    %assign/vec4 v0x2660890_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x265f160;
T_30 ;
    %wait E_0x265eb60;
    %load/vec4 v0x265f480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x265f7e0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x265f670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x265f7e0_0;
    %assign/vec4 v0x265f7e0_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x265f710_0;
    %assign/vec4 v0x265f7e0_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x26662c0;
T_31 ;
    %wait E_0x265eb60;
    %load/vec4 v0x26665e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2666900_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x2666760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x2666900_0;
    %assign/vec4 v0x2666900_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x2666830_0;
    %assign/vec4 v0x2666900_0, 0;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x26652a0;
T_32 ;
    %wait E_0x265eb60;
    %load/vec4 v0x26655c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2665970_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x26657d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x2665970_0;
    %assign/vec4 v0x2665970_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x26658a0_0;
    %assign/vec4 v0x2665970_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x2667b10;
T_33 ;
    %wait E_0x265eb60;
    %load/vec4 v0x2667e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x2668250_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x2663eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x2668250_0;
    %assign/vec4 v0x2668250_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x26681b0_0;
    %assign/vec4 v0x2668250_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x26618f0;
T_34 ;
    %vpi_call 8 35 "$readmemh", P_0x2661ab0, v0x2662170, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x26618f0;
T_35 ;
    %wait E_0x265eb60;
    %load/vec4 v0x2662540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x26623d0_0;
    %load/vec4 v0x2661fa0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2662170, 0, 4;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x26672d0;
T_36 ;
    %wait E_0x265eb60;
    %load/vec4 v0x2667680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2667960_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x26677c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x2667960_0;
    %assign/vec4 v0x2667960_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x2667890_0;
    %assign/vec4 v0x2667960_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x26639f0;
T_37 ;
    %wait E_0x265eb60;
    %load/vec4 v0x2663d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2664100_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x2663fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x2664100_0;
    %assign/vec4 v0x2664100_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x2664060_0;
    %assign/vec4 v0x2664100_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x266b450;
T_38 ;
    %wait E_0x265eb60;
    %load/vec4 v0x266b800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x266bae0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x266b940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x266bae0_0;
    %assign/vec4 v0x266bae0_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x266ba10_0;
    %assign/vec4 v0x266bae0_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x265b620;
T_39 ;
    %vpi_call 3 44 "$display", "if_pc,    if_instr, id_regrs, id_regrt, ex_alua,  ex_alub,  ex_aluctl, mem_memdata, mem_memread, mem_memwrite, wb_regdata, wb_regwrite" {0 0 0};
    %vpi_call 3 45 "$monitor", "%x, %x, %x, %x, %x, %x, %x,         %x,    %x,           %x,            %x,   %x", v0x26727c0_0, v0x2671920_0, v0x2670c40_0, v0x2670df0_0, v0x2670d30_0, v0x26703a0_0, v0x266fda0_0, v0x26710a0_0, v0x2672130_0, v0x2672620_0, v0x2673dd0_0, v0x26734b0_0 {0 0 0};
    %end;
    .thread T_39;
    .scope S_0x265b620;
T_40 ;
    %wait E_0x265bc10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26711b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26712a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2671450_0, 0;
    %load/vec4 v0x2672d40_0;
    %load/vec4 v0x2671f50_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26711b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26712a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2671450_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x265b620;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x26727c0_0, 0;
    %end;
    .thread T_41;
    .scope S_0x265b620;
T_42 ;
    %wait E_0x265eb60;
    %load/vec4 v0x2673c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x26727c0_0;
    %assign/vec4 v0x26727c0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x2672d40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_42.2, 4;
    %load/vec4 v0x26706a0_0;
    %assign/vec4 v0x26727c0_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x2671f50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_42.4, 4;
    %load/vec4 v0x2671cb0_0;
    %assign/vec4 v0x26727c0_0, 0;
    %jmp T_42.5;
T_42.4 ;
    %load/vec4 v0x2672890_0;
    %assign/vec4 v0x26727c0_0, 0;
T_42.5 ;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x265b620;
T_43 ;
    %wait E_0x265bba0;
    %load/vec4 v0x26714f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %load/vec4 v0x2670d30_0;
    %store/vec4 v0x26716f0_0, 0, 32;
    %jmp T_43.3;
T_43.0 ;
    %load/vec4 v0x2670090_0;
    %store/vec4 v0x26716f0_0, 0, 32;
    %jmp T_43.3;
T_43.1 ;
    %load/vec4 v0x2673dd0_0;
    %store/vec4 v0x26716f0_0, 0, 32;
    %jmp T_43.3;
T_43.3 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x265b620;
T_44 ;
    %wait E_0x265bb00;
    %load/vec4 v0x2671590_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %load/vec4 v0x2670240_0;
    %store/vec4 v0x2671790_0, 0, 32;
    %jmp T_44.3;
T_44.0 ;
    %load/vec4 v0x2670090_0;
    %store/vec4 v0x2671790_0, 0, 32;
    %jmp T_44.3;
T_44.1 ;
    %load/vec4 v0x2673dd0_0;
    %store/vec4 v0x2671790_0, 0, 32;
    %jmp T_44.3;
T_44.3 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x265b620;
T_45 ;
    %wait E_0x265baa0;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x26708d0_0;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %load/vec4 v0x2670ae0_0;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2672d40_0, 0;
    %jmp T_45.3;
T_45.0 ;
    %load/vec4 v0x2674200_0;
    %assign/vec4 v0x2672d40_0, 0;
    %jmp T_45.3;
T_45.1 ;
    %load/vec4 v0x2674200_0;
    %inv;
    %assign/vec4 v0x2672d40_0, 0;
    %jmp T_45.3;
T_45.3 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x265b620;
T_46 ;
    %wait E_0x265ba20;
    %load/vec4 v0x2673410_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2673f10_0;
    %load/vec4 v0x2673670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x26714f0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x26734b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2674000_0;
    %load/vec4 v0x2673670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x26714f0_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x26714f0_0, 0;
T_46.3 ;
T_46.1 ;
    %load/vec4 v0x2673410_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2673f10_0;
    %load/vec4 v0x2673800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x2671590_0, 0;
    %jmp T_46.5;
T_46.4 ;
    %load/vec4 v0x26734b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2674000_0;
    %load/vec4 v0x2673800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x2671590_0, 0;
    %jmp T_46.7;
T_46.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x2671590_0, 0;
T_46.7 ;
T_46.5 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x265b620;
T_47 ;
    %wait E_0x265b930;
    %load/vec4 v0x2672090_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2673730_0;
    %load/vec4 v0x2673800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2673580_0;
    %load/vec4 v0x2673800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2673c20_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2673c20_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x263f5b0;
T_48 ;
    %vpi_call 2 38 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x263f5b0 {0 0 0};
    %delay 30, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "cpu.v";
    "./alu.v";
    "./alu_control.v";
    "./regr.v";
    "./control.v";
    "./dm.v";
    "./im.v";
    "./regm.v";
