
Memory Configuration

Name             Origin             Length             Attributes
rom              0x0000000000400000 0x0000000000004000 xrl
ram              0x0000000080000000 0x0000000004000000 w !l
*default*        0x0000000000000000 0xffffffffffffffff

Linker script and memory map


.init           0x0000000000400000       0x1c
 *(.init)
 .init          0x0000000000400000       0x1c crt0.o
                0x0000000000400000                _start

.text           0x000000000040001c      0x458
 *(.text)
 .text          0x000000000040001c        0x0 crt0.o
 .text          0x000000000040001c      0x458 towers_main.o
                0x000000000040001c                printstr
                0x0000000000400040                printhex
                0x00000000004000a0                list_getSize
                0x00000000004000a8                list_init
                0x00000000004000b4                list_push
                0x00000000004000e8                list_pop
                0x0000000000400120                list_clear
                0x0000000000400158                towers_init
                0x00000000004001bc                towers_clear
                0x0000000000400200                towers_solve_h
                0x00000000004002bc                towers_solve
                0x00000000004002e4                towers_verify
                0x0000000000400360                main

.rodata.str1.4  0x0000000000400474       0x49
 .rodata.str1.4
                0x0000000000400474       0x49 towers_main.o

.rela.dyn       0x00000000004004c0        0x0
 .rela.init     0x00000000004004c0        0x0 crt0.o

.data           0x00000000004004bd        0x0
 .data          0x00000000004004bd        0x0 crt0.o
 .data          0x00000000004004bd        0x0 towers_main.o

.srodata
 *(.srodata)

.bss            0x0000000080000000       0x48
 *(.bss)
 .bss           0x0000000080000000        0x0 crt0.o
 .bss           0x0000000080000000       0x48 towers_main.o
                0x0000000080000000                g_nodePool
 *(COMMON)
                0x0000000083fffffc                PROVIDE (__stack_init = ((ORIGIN (ram) + LENGTH (ram)) - 0x4))
LOAD crt0.o
LOAD towers_main.o
OUTPUT(towers elf32-littleriscv)

.sbss           0x0000000080000048        0x8
 .sbss          0x0000000080000048        0x8 towers_main.o
                0x0000000080000048                g_nodeFreeList

.riscv.attributes
                0x0000000000000000       0x21
 .riscv.attributes
                0x0000000000000000       0x1f crt0.o
 .riscv.attributes
                0x000000000000001f       0x21 towers_main.o

.comment        0x0000000000000000        0xf
 .comment       0x0000000000000000        0xf towers_main.o
                                         0x10 (size before relaxing)

.debug_line     0x0000000000000000      0x824
 .debug_line    0x0000000000000000       0x55 crt0.o
 .debug_line    0x0000000000000055      0x7cf towers_main.o

.debug_info     0x0000000000000000      0x806
 .debug_info    0x0000000000000000       0x26 crt0.o
 .debug_info    0x0000000000000026      0x7e0 towers_main.o

.debug_abbrev   0x0000000000000000      0x243
 .debug_abbrev  0x0000000000000000       0x14 crt0.o
 .debug_abbrev  0x0000000000000014      0x22f towers_main.o

.debug_aranges  0x0000000000000000       0x40
 .debug_aranges
                0x0000000000000000       0x20 crt0.o
 .debug_aranges
                0x0000000000000020       0x20 towers_main.o

.debug_str      0x0000000000000000      0x1e5
 .debug_str     0x0000000000000000       0x5a crt0.o
 .debug_str     0x000000000000005a      0x18b towers_main.o
                                        0x1da (size before relaxing)

.debug_loc      0x0000000000000000      0x556
 .debug_loc     0x0000000000000000      0x556 towers_main.o

.debug_ranges   0x0000000000000000       0x18
 .debug_ranges  0x0000000000000000       0x18 towers_main.o

.debug_frame    0x0000000000000000      0x168
 .debug_frame   0x0000000000000000      0x168 towers_main.o
