## vitis compiler (v++) configuration file

# interface connection, see UG1393 v2023.2 p146
[connectivity]
connect=FPGA_UART0_RXD:uart/rx
connect=uart/tx:FPGA_UART0_TXD
