# Implementation of an I2C Communication Network in Verilog
This folder contains the design source files for the master and slave nodes on an I2C network, along with multiple simulation testbench sources. 

For detailed documentation of the implementation, click here: [Inter-Integrated Circuit (I2C)](https://www.notion.so/Inter-Integrated-Circuit-I2C-237b0894758d80309937f8ba2442d919?source=copy_link)
