<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Clocking</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part45.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part47.htm">Next &gt;</a></p><p class="s7" style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark49">&zwnj;</a>Clocking</p><p style="text-indent: 0pt;text-align: left;"><span><img width="48" height="21" alt="image" src="Image_374.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">acxip</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">acxip</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">acxip</p><p style="padding-top: 10pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The source</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">files for the PLLs are located in the</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="88" height="21" alt="image" src="Image_375.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/acxip</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/acxip</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/acxip</p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">directory. The clocks for the PLLs needed</p><p style="padding-top: 2pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">to drive the design are detailed in the following tables.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table 31 • Reference Design Clocks on Speedster7t AC7t1400 and AC7t1500</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:37pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="text-indent: 0pt;text-align: center;">Clock</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="text-indent: 0pt;text-align: center;">Direction</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 5pt;padding-left: 33pt;padding-right: 2pt;text-indent: -9pt;text-align: left;">Frequency (MHz)</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:21pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="4" bgcolor="#F3F4F7"><p class="s16" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">pll</p></td></tr><tr style="height:25pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_376.png"/></span></p><p class="s13" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_fab_clk_7</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">100</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">External reference input clock for the PLL.</p></td></tr><tr style="height:25pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_377.png"/></span></p><p class="s13" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_nap_clk</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">500</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Clock for NAP memory channels.</p></td></tr><tr style="height:21pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="4" bgcolor="#F3F4F7"><p class="s16" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">pll_reg_adm</p></td></tr><tr style="height:25pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_378.png"/></span></p><p class="s13" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_fab_clk_7</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Input</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">100</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="77" height="18" alt="image" src="Image_379.png"/></span></p><p class="s14" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">External reference input clock for <span class="s13">pll_reg_adm </span>.</p></td></tr></table><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:37pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="text-indent: 0pt;text-align: center;">Clock</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="text-indent: 0pt;text-align: center;">Direction</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 5pt;padding-left: 33pt;padding-right: 2pt;text-indent: -9pt;text-align: left;">Frequency (MHz)</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:25pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="52" height="18" alt="image" src="Image_380.png"/></span></p><p class="s13" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">noc_clk <span class="s19">(†)</span></p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">200</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">2D NOC Reference clock.</p></td></tr><tr style="height:25pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_381.png"/></span></p><p class="s13" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_reg_clk</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">200</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Clock for register control block logic.</p></td></tr><tr style="height:25pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="64" height="18" alt="image" src="Image_382.png"/></span></p><p class="s13" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">i_adm_clk</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 6pt;text-indent: 0pt;text-align: center;">100</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="122" height="18" alt="image" src="Image_383.png"/></span></p><p class="s14" style="padding-top: 7pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Clock for <span class="s13">ACX_DEVICE_MANAGER </span>soft IP.</p></td></tr><tr style="height:21pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="4" bgcolor="#F3F4F7"><p class="s16" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">pll_gddr_NE_dci</p></td></tr><tr style="height:35pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="96" height="17" alt="image" src="Image_384.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_fab_clk_2</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Input</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">400</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">External reference input clock for</p><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="18" alt="image" src="Image_385.png"/></span></p><p class="s13" style="padding-top: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_gddr_NE_dci <span class="s14">.</span></p></td></tr><tr style="height:54pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="115" height="17" alt="image" src="Image_386.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_5/6_dci_clk <span class="s19">(1)</span></p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Output</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">275</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reference clock to the corresponding GDDR6 direct- connect interface. This clock is the source of the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="102" height="17" alt="image" src="Image_387.png"/></span></p><p class="s14" style="padding-top: 2pt;padding-left: 4pt;padding-right: 4pt;text-indent: 0pt;line-height: 109%;text-align: left;">GDDR6 DC interface <span class="s13">gddr6_*_dc0_clk </span>input to the design.</p></td></tr><tr style="height:21pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="4" bgcolor="#F3F4F7"><p class="s16" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">pll_gddr_NE_nap</p></td></tr><tr style="height:35pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_388.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_fab_clk_2</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Input</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">400</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">External reference input clock for</p><p style="text-indent: 0pt;text-align: left;"><span><img width="102" height="17" alt="image" src="Image_389.png"/></span></p><p class="s13" style="padding-top: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_gddr_NE_nap <span class="s14">.</span></p></td></tr><tr style="height:31pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="108" height="17" alt="image" src="Image_390.png"/></span></p><p class="s13" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr_ctlr_clk_NE <span class="s19">(1)</span></p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 9pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 8pt;text-indent: 0pt;text-align: center;">875 <span class="s17">(2)</span>, 1000 <span class="s17">(3)</span></p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 4pt;text-indent: 0pt;text-align: left;">Reference clock to GDDR6 controller subsystems on the east side of the FPGA.</p></td></tr><tr style="height:21pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="4" bgcolor="#F3F4F7"><p class="s16" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">pll_gddr_NW_dci</p></td></tr><tr style="height:35pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_391.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_fab_clk_4</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Input</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">10</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">External reference input clock for</p><p style="text-indent: 0pt;text-align: left;"><span><img width="102" height="17" alt="image" src="Image_392.png"/></span></p><p class="s13" style="padding-top: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_gddr_NW_dci <span class="s14">.</span></p></td></tr><tr style="height:54pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="115" height="17" alt="image" src="Image_393.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr6_1/2_dci_clk <span class="s19">(1)</span></p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Output</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">275</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Reference clock to the corresponding GDDR6 direct- connect interface. This clock is the source of the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="102" height="17" alt="image" src="Image_394.png"/></span></p><p class="s14" style="padding-top: 2pt;padding-left: 4pt;padding-right: 4pt;text-indent: 0pt;line-height: 109%;text-align: left;">GDDR6 DC interface <span class="s13">gddr6_*_dc0_clk </span>input to the design.</p></td></tr><tr style="height:21pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s16" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">pll_gddr_NW_nap</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr><tr style="height:35pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="97" height="18" alt="image" src="Image_395.png"/></span></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">fpga_fab_clk_4</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">Input</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s14" style="text-indent: 0pt;text-align: center;">10</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">External reference input clock for</p><p style="text-indent: 0pt;text-align: left;"><span><img width="103" height="18" alt="image" src="Image_396.png"/></span></p><p class="s13" style="padding-top: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">pll_gddr_NW_nap <span class="s14">.</span></p></td></tr><tr style="height:31pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p style="text-indent: 0pt;text-align: left;"><span><img width="108" height="17" alt="image" src="Image_397.png"/></span></p><p class="s13" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">gddr_ctlr_clk_NW <span class="s19">(1)</span></p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 9pt;text-indent: 0pt;text-align: center;">Output</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 8pt;text-indent: 0pt;text-align: center;">875 <span class="s17">(2)</span>, 1000 <span class="s17">(3)</span></p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD"><p class="s14" style="padding-top: 4pt;padding-left: 4pt;padding-right: 4pt;text-indent: 0pt;text-align: left;">Reference clock to GDDR6 controller subsystems on the West side of the FPGA.</p></td></tr></table><p style="padding-top: 10pt;text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:11.735pt" cellspacing="0"><tr style="height:37pt"><td style="width:117pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="text-indent: 0pt;text-align: center;">Clock</p></td><td style="width:90pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="padding-left: 27pt;text-indent: 0pt;text-align: left;">Direction</p></td><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p class="s12" style="padding-top: 5pt;padding-left: 33pt;padding-right: 2pt;text-indent: -9pt;text-align: left;">Frequency (MHz)</p></td><td style="width:194pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" bgcolor="#007D39"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:96pt"><td style="width:492pt;border-top-style:solid;border-top-width:1pt;border-top-color:#DDDDDD;border-left-style:solid;border-left-width:1pt;border-left-color:#DDDDDD;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#DDDDDD;border-right-style:solid;border-right-width:1pt;border-right-color:#DDDDDD" colspan="4"><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="645" height="113" alt="image" src="Image_398.png"/></span></p><p class="s16" style="padding-left: 13pt;text-indent: 0pt;text-align: left;">Table Notes</p><p class="s14" style="padding-top: 5pt;padding-left: 29pt;padding-right: 10pt;text-indent: -11pt;text-align: left;">1. These clock outputs connect directly from the reference PLL to their respective destinations. The clocks are not routed via the FPGA fabric so are not available to the user logic.</p><p class="s14" style="padding-top: 4pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">2. The VectorPath S7t-VG6 GDDR6 controller clock targets 875 MHz</p><p class="s14" style="padding-top: 4pt;padding-left: 17pt;text-indent: 0pt;text-align: left;">3. The VectorPath 815 GDDR controller clock targets 1000 MHz.</p></td></tr></table><p style="padding-top: 14pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part45.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part47.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
