
The following register map provides address space information and pointers to management registers.

|Region|Base|Description|
|-------|----|--------|
|[A2W](README.md)|0x7e102000|Clock Manager/PLL Control|
|[APERF0](APERF0.md)|0x7e102000|Clock Manager/PLL Control|
|[APERF1](APERF1.md)|0x7e102000|Clock Manager/PLL Control|
|[APHY_CSR](APHY_CSR.md)|0x7e102000|Clock Manager/PLL Control|
|[CCP2TX](CCP2TX.md)|0x7e102000|Clock Manager/PLL Control|
|[DMA0](DMA0.md)|0x7e102000|Clock Manager/PLL Control|
|[A2DMA1W](DMA1.md)|0x7e102000|Clock Manager/PLL Control|
|[DMA2](DMA2.md)|0x7e102000|Clock Manager/PLL Control|
|[DMA3](DMA3.md)|0x7e102000|Clock Manager/PLL Control|
|[DMA4](DMA4.md)|0x7e102000|Clock Manager/PLL Control|
|[DMA5](DMA5.md)|0x7e102000|Clock Manager/PLL Control|
|[A2W](README.md)|0x7e102000|Clock Manager/PLL Control|
|[A2W](README.md)|0x7e102000|Clock Manager/PLL Control|
|[A2W](README.md)|0x7e102000|Clock Manager/PLL Control|
|[A2W](README.md)|0x7e102000|Clock Manager/PLL Control|























