library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- Use NUMERIC_STD for unsigned and signed types

entity goertzel_filler is
    Port (
        clk : in  STD_LOGIC;
        rst : in  STD_LOGIC;
        input : in  signed(11 downto 0);
        output : out  signed(19 downto 0)
    );
end goertzel_filler;

architecture Behavioral of goertzel_filler is
begin
    process(clk, rst)
    begin
        if rst = '1' then
            output <= (others => '0');  -- Reset output to 0
        elsif rising_edge(clk) then
            -- Sign extend the 12-bit input to a 20-bit output
            output <= (input(11) & input(11) & input(11) & input(11) & input(11) & input(11) & input(11) & input(11)) & input;
        end if;
    end process;
end Behavioral;
