$date
  Sat Jun 29 18:46:46 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module alu_control_tb $end
$var reg 2 ! op[1:0] $end
$var reg 6 " funct[5:0] $end
$var reg 4 # ctrl[3:0] $end
$scope module uut $end
$var reg 2 $ op[1:0] $end
$var reg 6 % funct[5:0] $end
$var reg 4 & ctrl[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b10 !
b100000 "
b0010 #
b10 $
b100000 %
b0010 &
#10000000
b100010 "
b0110 #
b100010 %
b0110 &
#20000000
b00 !
b111111 "
b0010 #
b00 $
b111111 %
b0010 &
#30000000
b01 !
b0110 #
b01 $
b0110 &
#40000000
