# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/Adder_3B.vhd" \
"../../../../project_1.srcs/sources_1/imports/sources_1/imports/new/D_FF.vhd" \
"../../../../project_1.srcs/sources_1/new/FA.vhd" \
"../../../../project_1.srcs/sources_1/new/HA.vhd" \
"../../../../project_1.srcs/sources_1/new/PC_Add3Bit_Test.vhd" \
"../../../../project_1.srcs/sources_1/imports/sources_1/new/Programme_Counter.vhd" \
"../../../../project_1.srcs/sim_1/new/Pc_3bitAdd_test_sim.vhd" \

# Do not sort compile order
nosort
