{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732828907800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732828907847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 16:21:47 2024 " "Processing started: Thu Nov 28 16:21:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732828907847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732828907847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732828907847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1732828908322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "reg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/lab6/reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732828909080 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/lab6/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732828909080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732828909080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signed_sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_sseg-Behavior " "Found design unit 1: signed_sseg-Behavior" {  } { { "signed_sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/lab6/signed_sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732828909119 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_sseg " "Found entity 1: signed_sseg" {  } { { "signed_sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/lab6/signed_sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732828909119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732828909119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsigned_sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unsigned_sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unsigned_sseg-Behavior " "Found design unit 1: unsigned_sseg-Behavior" {  } { { "unsigned_sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/lab6/unsigned_sseg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732828909142 ""} { "Info" "ISGN_ENTITY_NAME" "1 unsigned_sseg " "Found entity 1: unsigned_sseg" {  } { { "unsigned_sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/lab6/unsigned_sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732828909142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732828909142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boolean_sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boolean_sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boolean_sseg-Behavior " "Found design unit 1: boolean_sseg-Behavior" {  } { { "boolean_sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/lab6/boolean_sseg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732828909233 ""} { "Info" "ISGN_ENTITY_NAME" "1 boolean_sseg " "Found entity 1: boolean_sseg" {  } { { "boolean_sseg.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/lab6/boolean_sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732828909233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732828909233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-fsm " "Found design unit 1: FSM-fsm" {  } { { "FSM.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/lab6/FSM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732828909269 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/lab6/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732828909269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732828909269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod3to8-Behavior " "Found design unit 1: decod3to8-Behavior" {  } { { "decod3to8.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/lab6/decod3to8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732828909303 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod3to8 " "Found entity 1: decod3to8" {  } { { "decod3to8.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/lab6/decod3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732828909303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732828909303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_unit-calculation " "Found design unit 1: ALU_unit-calculation" {  } { { "ALU_unit.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/lab6/ALU_unit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732828909334 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_unit " "Found entity 1: ALU_unit" {  } { { "ALU_unit.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/lab6/ALU_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732828909334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732828909334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_unit_p2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU_unit_p2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_unit_p2-calculation " "Found design unit 1: ALU_unit_p2-calculation" {  } { { "ALU_unit_p2.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/lab6/ALU_unit_p2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732828909375 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_unit_p2 " "Found entity 1: ALU_unit_p2" {  } { { "ALU_unit_p2.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/lab6/ALU_unit_p2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732828909375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732828909375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_unit_p3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU_unit_p3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_unit_p3-calculation " "Found design unit 1: ALU_unit_p3-calculation" {  } { { "ALU_unit_p3.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/lab6/ALU_unit_p3.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732828909443 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_unit_p3 " "Found entity 1: ALU_unit_p3" {  } { { "ALU_unit_p3.vhd" "" { Text "/home/student1/a5rajaku/Desktop/coe328/lab6/ALU_unit_p3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732828909443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732828909443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Final_Desgin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Final_Desgin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Desgin " "Found entity 1: Final_Desgin" {  } { { "Final_Desgin.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732828909467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732828909467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Final_Desgin_p2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Final_Desgin_p2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Desgin_p2 " "Found entity 1: Final_Desgin_p2" {  } { { "Final_Desgin_p2.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732828909493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732828909493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Final_Desgin_p3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Final_Desgin_p3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Desgin_p3 " "Found entity 1: Final_Desgin_p3" {  } { { "Final_Desgin_p3.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732828909518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732828909518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Desgin_p3 " "Elaborating entity \"Final_Desgin_p3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732828909708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boolean_sseg boolean_sseg:inst2 " "Elaborating entity \"boolean_sseg\" for hierarchy \"boolean_sseg:inst2\"" {  } { { "Final_Desgin_p3.bdf" "inst2" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 368 1352 1520 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732828909715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_unit_p3 ALU_unit_p3:inst1 " "Elaborating entity \"ALU_unit_p3\" for hierarchy \"ALU_unit_p3:inst1\"" {  } { { "Final_Desgin_p3.bdf" "inst1" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 368 1104 1304 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732828909720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod3to8 decod3to8:inst3 " "Elaborating entity \"decod3to8\" for hierarchy \"decod3to8:inst3\"" {  } { { "Final_Desgin_p3.bdf" "inst3" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 512 848 1000 592 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732828909724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst\"" {  } { { "Final_Desgin_p3.bdf" "inst" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 512 584 784 624 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732828909727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:inst5 " "Elaborating entity \"reg\" for hierarchy \"reg:inst5\"" {  } { { "Final_Desgin_p3.bdf" "inst5" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 152 592 752 264 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732828909730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned_sseg unsigned_sseg:inst4 " "Elaborating entity \"unsigned_sseg\" for hierarchy \"unsigned_sseg:inst4\"" {  } { { "Final_Desgin_p3.bdf" "inst4" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 616 1344 1512 696 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732828909734 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bool\[5\] GND " "Pin \"bool\[5\]\" is stuck at GND" {  } { { "Final_Desgin_p3.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 392 1568 1744 408 "bool\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732828910817 "|Final_Desgin_p3|bool[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bool\[4\] GND " "Pin \"bool\[4\]\" is stuck at GND" {  } { { "Final_Desgin_p3.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 392 1568 1744 408 "bool\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732828910817 "|Final_Desgin_p3|bool[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bool\[1\] GND " "Pin \"bool\[1\]\" is stuck at GND" {  } { { "Final_Desgin_p3.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 392 1568 1744 408 "bool\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732828910817 "|Final_Desgin_p3|bool[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1732828910817 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732828912894 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732828912894 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg_A\[7\] " "No output dependent on input pin \"Reg_A\[7\]\"" {  } { { "Final_Desgin_p3.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 176 328 496 192 "Reg_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732828913445 "|Final_Desgin_p3|Reg_A[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg_A\[6\] " "No output dependent on input pin \"Reg_A\[6\]\"" {  } { { "Final_Desgin_p3.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 176 328 496 192 "Reg_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732828913445 "|Final_Desgin_p3|Reg_A[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg_A\[5\] " "No output dependent on input pin \"Reg_A\[5\]\"" {  } { { "Final_Desgin_p3.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 176 328 496 192 "Reg_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732828913445 "|Final_Desgin_p3|Reg_A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg_A\[4\] " "No output dependent on input pin \"Reg_A\[4\]\"" {  } { { "Final_Desgin_p3.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 176 328 496 192 "Reg_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732828913445 "|Final_Desgin_p3|Reg_A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg_A\[3\] " "No output dependent on input pin \"Reg_A\[3\]\"" {  } { { "Final_Desgin_p3.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 176 328 496 192 "Reg_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732828913445 "|Final_Desgin_p3|Reg_A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg_A\[2\] " "No output dependent on input pin \"Reg_A\[2\]\"" {  } { { "Final_Desgin_p3.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 176 328 496 192 "Reg_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732828913445 "|Final_Desgin_p3|Reg_A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg_A\[1\] " "No output dependent on input pin \"Reg_A\[1\]\"" {  } { { "Final_Desgin_p3.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 176 328 496 192 "Reg_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732828913445 "|Final_Desgin_p3|Reg_A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg_A\[0\] " "No output dependent on input pin \"Reg_A\[0\]\"" {  } { { "Final_Desgin_p3.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 176 328 496 192 "Reg_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732828913445 "|Final_Desgin_p3|Reg_A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg_B\[7\] " "No output dependent on input pin \"Reg_B\[7\]\"" {  } { { "Final_Desgin_p3.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 312 328 496 328 "Reg_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732828913445 "|Final_Desgin_p3|Reg_B[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg_B\[6\] " "No output dependent on input pin \"Reg_B\[6\]\"" {  } { { "Final_Desgin_p3.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 312 328 496 328 "Reg_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732828913445 "|Final_Desgin_p3|Reg_B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg_B\[5\] " "No output dependent on input pin \"Reg_B\[5\]\"" {  } { { "Final_Desgin_p3.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 312 328 496 328 "Reg_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732828913445 "|Final_Desgin_p3|Reg_B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg_B\[4\] " "No output dependent on input pin \"Reg_B\[4\]\"" {  } { { "Final_Desgin_p3.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 312 328 496 328 "Reg_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732828913445 "|Final_Desgin_p3|Reg_B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg_B\[3\] " "No output dependent on input pin \"Reg_B\[3\]\"" {  } { { "Final_Desgin_p3.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 312 328 496 328 "Reg_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732828913445 "|Final_Desgin_p3|Reg_B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg_B\[2\] " "No output dependent on input pin \"Reg_B\[2\]\"" {  } { { "Final_Desgin_p3.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 312 328 496 328 "Reg_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732828913445 "|Final_Desgin_p3|Reg_B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg_B\[1\] " "No output dependent on input pin \"Reg_B\[1\]\"" {  } { { "Final_Desgin_p3.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 312 328 496 328 "Reg_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732828913445 "|Final_Desgin_p3|Reg_B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg_B\[0\] " "No output dependent on input pin \"Reg_B\[0\]\"" {  } { { "Final_Desgin_p3.bdf" "" { Schematic "/home/student1/a5rajaku/Desktop/coe328/lab6/Final_Desgin_p3.bdf" { { 312 328 496 328 "Reg_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732828913445 "|Final_Desgin_p3|Reg_B[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1732828913445 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732828913447 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732828913447 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732828913447 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732828913447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732828913679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 16:21:53 2024 " "Processing ended: Thu Nov 28 16:21:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732828913679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732828913679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732828913679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732828913679 ""}
