var classDUAL__BRAM__READ__FIRST =
[
    [ "RTL", "classDUAL__BRAM__READ__FIRST_1_1RTL.html", "classDUAL__BRAM__READ__FIRST_1_1RTL" ],
    [ "ADDR_A", "group__DUAL__BRAM__READ__FIRST.html#gab6b31e3ca8a0c09cb9e880c6afeade38", null ],
    [ "ADDR_B", "group__DUAL__BRAM__READ__FIRST.html#gac850cbc3ccba9fe16c35f4e2cb5d40d2", null ],
    [ "CLK_A", "group__DUAL__BRAM__READ__FIRST.html#ga14880ed819ecd62a7b10782c760efe75", null ],
    [ "CLK_B", "group__DUAL__BRAM__READ__FIRST.html#gae2dea9bb98ea43af9d09b19f7bb25d4f", null ],
    [ "DI_A", "group__DUAL__BRAM__READ__FIRST.html#gae66b393d3be2ad89743ce10e132aedf7", null ],
    [ "DI_B", "group__DUAL__BRAM__READ__FIRST.html#ga5eaf82439408ee87442e87946b8f0b99", null ],
    [ "DO_A", "group__DUAL__BRAM__READ__FIRST.html#gaf45605376b1411e0d510609ef7614712", null ],
    [ "DO_B", "group__DUAL__BRAM__READ__FIRST.html#ga3bc8a07588d3adfa9672f07994b5dc34", null ],
    [ "EN_A", "group__DUAL__BRAM__READ__FIRST.html#ga042bf258134689bf3cf00e19f99f86ea", null ],
    [ "EN_B", "group__DUAL__BRAM__READ__FIRST.html#ga159c8818f3422136325ca2bd72df2686", null ],
    [ "gen_data_depth", "group__DUAL__BRAM__READ__FIRST.html#gafaeaf4eb44826f5a021a8dfcab44e317", null ],
    [ "gen_data_width", "group__DUAL__BRAM__READ__FIRST.html#ga9debe2e1933a6e667b3baf9fe48a3c8b", null ],
    [ "gen_ram_style", "group__DUAL__BRAM__READ__FIRST.html#gacf90c3f7b01d8f55bc6b2b5eac7f07f9", null ],
    [ "helpers", "group__DUAL__BRAM__READ__FIRST.html#ga2ecf7c71f2bc85b2c43934cce6f054cd", null ],
    [ "IEEE", "group__DUAL__BRAM__READ__FIRST.html#gae4f03c286607f3181e16b9aa12d0c6d4", null ],
    [ "NUMERIC_STD", "group__DUAL__BRAM__READ__FIRST.html#gae00f3f04545af57582ff10609eee23e2", null ],
    [ "STD_LOGIC_1164", "group__DUAL__BRAM__READ__FIRST.html#gaa4b2b25246a821511120e3149b003563", null ],
    [ "WE_A", "group__DUAL__BRAM__READ__FIRST.html#ga86a6dd31859d188bb1dfe4778e55afc1", null ],
    [ "WE_B", "group__DUAL__BRAM__READ__FIRST.html#ga5d000b4cea5592c1ab9870f0d049a0b2", null ]
];