Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : top
Version: S-2021.06-SP2
Date   : Sat Dec  3 11:39:40 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:    8320336.50
  Critical Path Slack:   191679664.00
  Critical Path Clk Period:
                         200000000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 17
  Buf/Inv Cell Count:               5
  Buf Cell Count:                   0
  Inv Cell Count:                   5
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        17
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:  5945240.000000
  Noncombinational Area:     0.000000
  Buf/Inv Area:        1142100.000000
  Total Buffer Area:             0.00
  Total Inverter Area:     1142100.00
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:           5945240.000000
  Design Area:         5945240.000000


  Design Rules
  -----------------------------------
  Total Number of Nets:            25
  Nets With Violations:            16
  Max Trans Violations:            16
  Max Cap Violations:               0
  -----------------------------------


  Hostname: leoforos

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.35
  Logic Optimization:                  0.02
  Mapping Optimization:                0.16
  -----------------------------------------
  Overall Compile Time:                1.15
  Overall Compile Wall Clock Time:     1.46

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
