# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do dxp_CAM_v_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:30 on Oct 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v 
# -- Compiling module dxp_CAM_v
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v(39): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	dxp_CAM_v
# End time: 20:00:30 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:30 on Oct 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v_tb.v 
# -- Compiling module dxp_CAM_v_tb
# 
# Top level modules:
# 	dxp_CAM_v_tb
# End time: 20:00:30 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dxp_CAM_v_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dxp_CAM_v_tb 
# Start time: 20:00:30 on Oct 20,2022
# Loading work.dxp_CAM_v_tb
# Loading work.dxp_CAM_v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position insertpoint  \
sim:/dxp_CAM_v_tb/dut/we_n \
sim:/dxp_CAM_v_tb/dut/rd_n \
sim:/dxp_CAM_v_tb/dut/din \
sim:/dxp_CAM_v_tb/dut/argin \
sim:/dxp_CAM_v_tb/dut/addrs \
sim:/dxp_CAM_v_tb/dut/dout \
sim:/dxp_CAM_v_tb/dut/mbits \
sim:/dxp_CAM_v_tb/dut/cam_mem \
sim:/dxp_CAM_v_tb/dut/i \
sim:/dxp_CAM_v_tb/dut/int_addrs
restart
run -all
write format wave -window .main_pane.wave.interior.cs.body.pw.wf E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/simulation/modelsim/lab8
restart
run -all
restart
run -all
do reload.do
# Cannot open macro file: reload.do
do reload.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:38 on Oct 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v 
# -- Compiling module dxp_CAM_v
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v(39): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	dxp_CAM_v
# End time: 20:18:38 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:38 on Oct 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v_tb.v 
# -- Compiling module dxp_CAM_v_tb
# 
# Top level modules:
# 	dxp_CAM_v_tb
# End time: 20:18:38 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:18:40 on Oct 20,2022, Elapsed time: 0:18:10
# Errors: 1, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dxp_CAM_v_tb 
# Start time: 20:18:40 on Oct 20,2022
# Loading work.dxp_CAM_v_tb
# Loading work.dxp_CAM_v
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do reload.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:55 on Oct 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v 
# -- Compiling module dxp_CAM_v
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v(39): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	dxp_CAM_v
# End time: 20:18:56 on Oct 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:56 on Oct 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v_tb.v 
# -- Compiling module dxp_CAM_v_tb
# 
# Top level modules:
# 	dxp_CAM_v_tb
# End time: 20:18:56 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:18:56 on Oct 20,2022, Elapsed time: 0:00:16
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dxp_CAM_v_tb 
# Start time: 20:18:56 on Oct 20,2022
# Loading work.dxp_CAM_v_tb
# Loading work.dxp_CAM_v
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do reload.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:36 on Oct 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v 
# -- Compiling module dxp_CAM_v
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v(39): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	dxp_CAM_v
# End time: 20:19:36 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:36 on Oct 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v_tb.v 
# -- Compiling module dxp_CAM_v_tb
# ** Error: (vlog-13069) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v_tb.v(27): near "#": syntax error, unexpected '#', expecting ';'.
# ** Error: (vlog-13069) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v_tb.v(28): near ")": syntax error, unexpected ')', expecting ';'.
# ** Error: (vlog-13069) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v_tb.v(42): near "=": syntax error, unexpected '='.
# ** Error: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v_tb.v(42): (vlog-13205) Syntax error found in the scope following 'we_n_tb'. Is there a missing '::'?
# End time: 20:19:36 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./reload.do line 3
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored {E:/RIT/Fall_22/EE-621-Design-of-Comput..."
do reload.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:50 on Oct 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v 
# -- Compiling module dxp_CAM_v
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v(39): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	dxp_CAM_v
# End time: 20:19:50 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:19:50 on Oct 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v_tb.v 
# -- Compiling module dxp_CAM_v_tb
# 
# Top level modules:
# 	dxp_CAM_v_tb
# End time: 20:19:50 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:19:51 on Oct 20,2022, Elapsed time: 0:00:55
# Errors: 7, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dxp_CAM_v_tb 
# Start time: 20:19:51 on Oct 20,2022
# Loading work.dxp_CAM_v_tb
# Loading work.dxp_CAM_v
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do reload.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:49 on Oct 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v 
# -- Compiling module dxp_CAM_v
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v(39): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	dxp_CAM_v
# End time: 20:20:49 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:49 on Oct 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v_tb.v 
# -- Compiling module dxp_CAM_v_tb
# 
# Top level modules:
# 	dxp_CAM_v_tb
# End time: 20:20:49 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:20:49 on Oct 20,2022, Elapsed time: 0:00:58
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dxp_CAM_v_tb 
# Start time: 20:20:49 on Oct 20,2022
# Loading work.dxp_CAM_v_tb
# Loading work.dxp_CAM_v
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do reload.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:06 on Oct 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v 
# -- Compiling module dxp_CAM_v
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v(39): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	dxp_CAM_v
# End time: 21:00:06 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:00:06 on Oct 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v_tb.v 
# -- Compiling module dxp_CAM_v_tb
# 
# Top level modules:
# 	dxp_CAM_v_tb
# End time: 21:00:06 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:00:06 on Oct 20,2022, Elapsed time: 0:39:17
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dxp_CAM_v_tb 
# Start time: 21:00:06 on Oct 20,2022
# Loading work.dxp_CAM_v_tb
# Loading work.dxp_CAM_v
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do reload.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:54 on Oct 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v 
# -- Compiling module dxp_CAM_v
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v(39): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	dxp_CAM_v
# End time: 22:36:54 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:54 on Oct 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v_tb.v 
# -- Compiling module dxp_CAM_v_tb
# 
# Top level modules:
# 	dxp_CAM_v_tb
# End time: 22:36:54 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:36:55 on Oct 20,2022, Elapsed time: 1:36:49
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dxp_CAM_v_tb 
# Start time: 22:36:55 on Oct 20,2022
# Loading work.dxp_CAM_v_tb
# Loading work.dxp_CAM_v
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do reload.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:55 on Oct 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v 
# -- Compiling module dxp_CAM_v
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v.v(39): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	dxp_CAM_v
# End time: 22:37:55 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:55 on Oct 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_8/dxp_CAM_v_restored/dxp_CAM_v_tb.v 
# -- Compiling module dxp_CAM_v_tb
# 
# Top level modules:
# 	dxp_CAM_v_tb
# End time: 22:37:55 on Oct 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:37:55 on Oct 20,2022, Elapsed time: 0:01:00
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dxp_CAM_v_tb 
# Start time: 22:37:55 on Oct 20,2022
# Loading work.dxp_CAM_v_tb
# Loading work.dxp_CAM_v
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 22:38:33 on Oct 20,2022, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
