$date
	Sun Jun  2 16:20:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FSM_ffJK_tb $end
$var wire 2 ! z_test [1:0] $end
$var reg 1 " clk_test $end
$var reg 1 # reset_test $end
$scope module UUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 2 $ Salida [1:0] $end
$var reg 2 % state_next [1:0] $end
$var reg 2 & state_reg [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
x#
0"
bx !
$end
#100000
b1 %
b0 !
b0 $
b0 &
1#
1"
#200000
0#
0"
#300000
b10 %
b1 !
b1 $
b1 &
1"
#400000
0"
#500000
b11 %
b10 !
b10 $
b10 &
1"
#600000
0"
#700000
b1 %
b0 !
b0 $
b0 &
1"
1#
#800000
0"
#900000
1"
#1000000
0"
#1100000
1"
#1200000
0"
#1300000
1"
#1400000
0"
#1500000
1"
#1600000
0"
#1700000
1"
#1800000
0"
#1900000
1"
#2000000
0"
#2100000
1"
#2200000
0"
#2300000
1"
#2400000
0"
#2500000
1"
#2600000
0"
#2700000
1"
#2800000
0"
#2900000
1"
#3000000
0"
#3100000
1"
#3200000
0"
#3300000
1"
#3400000
0"
#3500000
1"
#3600000
0"
#3700000
1"
#3800000
0"
#3900000
1"
#4000000
0"
#4100000
1"
#4200000
0"
#4300000
1"
#4400000
0"
#4500000
1"
#4600000
0"
#4700000
1"
#4800000
0"
#4900000
1"
#5000000
0"
#5100000
1"
#5200000
0"
#5300000
1"
#5400000
0"
#5500000
1"
#5600000
0"
#5700000
1"
#5800000
0"
#5900000
1"
#6000000
0"
#6100000
1"
#6200000
0"
#6300000
1"
#6400000
0"
#6500000
1"
#6600000
0"
#6700000
1"
#6800000
0"
#6900000
1"
#7000000
0"
#7100000
1"
#7200000
0"
#7300000
1"
#7400000
0"
#7500000
1"
#7600000
0"
#7700000
1"
#7800000
0"
#7900000
1"
#8000000
0"
#8100000
1"
#8200000
0"
#8300000
1"
#8400000
0"
#8500000
1"
#8600000
0"
#8700000
1"
#8800000
0"
#8900000
1"
#9000000
0"
#9100000
1"
#9200000
0"
#9300000
1"
#9400000
0"
#9500000
1"
#9600000
0"
#9700000
1"
#9800000
0"
#9900000
1"
#10000000
0"
#10100000
1"
#10200000
0"
#10300000
1"
#10400000
0"
#10500000
1"
#10600000
0"
#10700000
1"
