#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001d90caceaf0 .scope module, "fetch_tb" "fetch_tb" 2 1;
 .timescale 0 0;
v000001d90cac2cc0_0 .var "branch", 0 0;
v000001d90cac2e00_0 .var "clock", 0 0;
v000001d90cac2860_0 .net "instruction", 31 0, v000001d90cac2f40_0;  1 drivers
v000001d90cac2540_0 .net "pc_current_instruction", 63 0, v000001d90cac2400_0;  1 drivers
v000001d90cac2720_0 .net "pc_next_instruction", 63 0, v000001d90cac3080_0;  1 drivers
v000001d90cac27c0_0 .var "pc_target", 63 0;
v000001d90cac2d60_0 .var "reset_pc", 0 0;
S_000001d90cacec80 .scope module, "uut" "fetch" 2 12, 3 1 0, S_000001d90caceaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset_pc";
    .port_info 3 /INPUT 64 "pc_target";
    .port_info 4 /OUTPUT 32 "instruction";
    .port_info 5 /OUTPUT 64 "pc_current_instruction";
    .port_info 6 /OUTPUT 64 "pc_next_instruction";
L_000001d90cb24ff8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001d90cacb900 .functor XNOR 1, v000001d90cac2cc0_0, L_000001d90cb24ff8, C4<0>, C4<0>;
v000001d90cc1e870_0 .net/2u *"_ivl_0", 0 0, L_000001d90cb24ff8;  1 drivers
v000001d90cc1e910_0 .net *"_ivl_2", 0 0, L_000001d90cacb900;  1 drivers
L_000001d90cb25040 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d90cac2270_0 .net/2u *"_ivl_6", 63 0, L_000001d90cb25040;  1 drivers
v000001d90cac2680_0 .net "branch", 0 0, v000001d90cac2cc0_0;  1 drivers
v000001d90cac24a0_0 .net "clock", 0 0, v000001d90cac2e00_0;  1 drivers
v000001d90cac2f40_0 .var "instruction", 31 0;
v000001d90cac29a0_0 .net "next_instruction_wire", 63 0, L_000001d90cac2ea0;  1 drivers
v000001d90cac2400_0 .var "pc_current_instruction", 63 0;
v000001d90cac3080_0 .var "pc_next_instruction", 63 0;
v000001d90cac2fe0_0 .net "pc_target", 63 0, v000001d90cac27c0_0;  1 drivers
v000001d90cac3120_0 .var "program_counter", 63 0;
v000001d90cac31c0_0 .net "program_counter_mux", 63 0, L_000001d90cac2900;  1 drivers
v000001d90cac25e0_0 .net "read_data", 31 0, L_000001d90cacb9e0;  1 drivers
v000001d90cac3260_0 .net "reset_pc", 0 0, v000001d90cac2d60_0;  1 drivers
E_000001d90cab71e0 .event posedge, v000001d90cac24a0_0;
L_000001d90cac2900 .functor MUXZ 64, L_000001d90cac2ea0, v000001d90cac27c0_0, L_000001d90cacb900, C4<>;
L_000001d90cac2ea0 .arith/sum 64, v000001d90cac3120_0, L_000001d90cb25040;
L_000001d90cac2ae0 .part v000001d90cac3120_0, 0, 11;
S_000001d90cc1e5a0 .scope module, "inst_mem" "instructions_memory" 3 19, 4 1 0, S_000001d90cacec80;
 .timescale 0 0;
    .port_info 0 /INPUT 11 "address";
    .port_info 1 /OUTPUT 32 "read_data";
L_000001d90cacb9e0 .functor BUFZ 32, L_000001d90cac2a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d90cc17250 .array "Memory", 0 2047, 31 0;
v000001d90cacee10_0 .net *"_ivl_0", 31 0, L_000001d90cac2a40;  1 drivers
v000001d90cc16ff0_0 .net *"_ivl_2", 12 0, L_000001d90cac2b80;  1 drivers
L_000001d90cb25088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d90caceeb0_0 .net *"_ivl_5", 1 0, L_000001d90cb25088;  1 drivers
v000001d90cc1e730_0 .net "address", 10 0, L_000001d90cac2ae0;  1 drivers
v000001d90cc1e7d0_0 .net "read_data", 31 0, L_000001d90cacb9e0;  alias, 1 drivers
L_000001d90cac2a40 .array/port v000001d90cc17250, L_000001d90cac2b80;
L_000001d90cac2b80 .concat [ 11 2 0 0], L_000001d90cac2ae0, L_000001d90cb25088;
S_000001d90cac3320 .scope task, "verify_output" "verify_output" 2 29, 2 29 0, S_000001d90caceaf0;
 .timescale 0 0;
v000001d90cac2360_0 .var "expected_instruction", 63 0;
TD_fetch_tb.verify_output ;
    %delay 10, 0;
    %load/vec4 v000001d90cac2860_0;
    %pad/u 64;
    %load/vec4 v000001d90cac2360_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 34 "$display", "Test failed: instruction = %0d, expected = %0d", v000001d90cac2860_0, v000001d90cac2360_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 36 "$display", "Test passed: instruction = %0d", v000001d90cac2860_0 {0 0 0};
T_0.1 ;
    %end;
    .scope S_000001d90cc1e5a0;
T_1 ;
    %pushi/vec4 8963, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d90cc17250, 4, 0;
    %pushi/vec4 40902691, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d90cc17250, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d90cc17250, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d90cc17250, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d90cc17250, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d90cc17250, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d90cc17250, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d90cc17250, 4, 0;
    %pushi/vec4 21, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d90cc17250, 4, 0;
    %pushi/vec4 22, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d90cc17250, 4, 0;
    %pushi/vec4 23, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001d90cc17250, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001d90cacec80;
T_2 ;
    %wait E_000001d90cab71e0;
    %load/vec4 v000001d90cac3260_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %load/vec4 v000001d90cac31c0_0;
    %assign/vec4 v000001d90cac3120_0, 0;
    %jmp T_2.2;
T_2.0 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001d90cac3120_0, 0;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %load/vec4 v000001d90cac25e0_0;
    %assign/vec4 v000001d90cac2f40_0, 0;
    %load/vec4 v000001d90cac3120_0;
    %assign/vec4 v000001d90cac2400_0, 0;
    %load/vec4 v000001d90cac29a0_0;
    %assign/vec4 v000001d90cac3080_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d90caceaf0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d90cac2e00_0, 0, 1;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v000001d90cac2e00_0;
    %inv;
    %store/vec4 v000001d90cac2e00_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000001d90caceaf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d90cac2cc0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000001d90cac27c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d90cac2d60_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d90cac2d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d90cac2cc0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000001d90cac27c0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v000001d90cac2360_0, 0, 64;
    %fork TD_fetch_tb.verify_output, S_000001d90cac3320;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d90cac2cc0_0, 0, 1;
    %pushi/vec4 20, 0, 64;
    %store/vec4 v000001d90cac27c0_0, 0, 64;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d90cac2cc0_0, 0, 1;
    %pushi/vec4 20, 0, 64;
    %store/vec4 v000001d90cac2360_0, 0, 64;
    %fork TD_fetch_tb.verify_output, S_000001d90cac3320;
    %join;
    %pushi/vec4 21, 0, 64;
    %store/vec4 v000001d90cac2360_0, 0, 64;
    %fork TD_fetch_tb.verify_output, S_000001d90cac3320;
    %join;
    %pushi/vec4 22, 0, 64;
    %store/vec4 v000001d90cac2360_0, 0, 64;
    %fork TD_fetch_tb.verify_output, S_000001d90cac3320;
    %join;
    %vpi_call 2 71 "$stop" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\fetch_tb.v";
    ".\fetch.v";
    ".\instruction_memory.v";
