--
-- Definition of a single port ROM for KCPSM program defined by 2037_example_10.ind_spaces.full_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 2037_example_10.ind_spaces.full_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 2037_example_10.ind_spaces.full_inst.asm;
--
architecture low_level_definition of 2037_example_10.ind_spaces.full_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "502C0042502A0045602261310F3E619361936193623361996193C001611A6027";
attribute INIT_01 of ram_256_x_16 : label is  "613161310F3F619350D500535003004850C2004950A30052508C005750470050";
attribute INIT_02 of ram_256_x_16 : label is  "611F62D461930904402D09FE4000200800064000613E00786131611F40076131";
attribute INIT_03 of ram_256_x_16 : label is  "62F14007622C5C38C902604161310F2E07000800619362096193543F0F596131";
attribute INIT_04 of ram_256_x_16 : label is  "50000B01606760574007622C604C61E26193400060F760EA01D060EA01204007";
attribute INIT_05 of ram_256_x_16 : label is  "50000F0A50000F0D611F54580F3A611F0E2B404C60770A586193616D504C0B04";
attribute INIT_06 of ram_256_x_16 : label is  "8D0254000B0450720B000B0D8D030C0D0D2B405B8E01000E61740278611F0378";
attribute INIT_07 of ram_256_x_16 : label is  "032F60EAC10101505077008060E060EA01E84000080DCD01070DCD014000090D";
attribute INIT_08 of ram_256_x_16 : label is  "0900588C618D62FE400060F760EA01D05480CA018301A900A800870160EA0103";
attribute INIT_09 of ram_256_x_16 : label is  "010060EA01404007622C6193609D5896618D630E0700588C618D0800588C618D";
attribute INIT_0A of ram_256_x_16 : label is  "622C60B16193070058A3618D080058A3618D090058A3618D62FE400060F760EA";
attribute INIT_0B of ram_256_x_16 : label is  "54B2C60154B6C5016167A900A800870160E0619605106196616D619306104007";
attribute INIT_0C of ram_256_x_16 : label is  "07026196616760E060EA0190070008000900619661310F3D62C6619340006193";
attribute INIT_0D of ram_256_x_16 : label is  "400760F46193616760E0619360EA0170070008000900400760F46193616760E0";
attribute INIT_0E of ram_256_x_16 : label is  "2108010021102720284029804000210800020106010621080105272028402980";
attribute INIT_0F of ram_256_x_16 : label is  "400060F450F9008060E0AE008D010D000E00400060EA01FF4000210801060106";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"502C0042502A0045602261310F3E619361936193623361996193C001611A6027",
               INIT_01 => X"613161310F3F619350D500535003004850C2004950A30052508C005750470050",
               INIT_02 => X"611F62D461930904402D09FE4000200800064000613E00786131611F40076131",
               INIT_03 => X"62F14007622C5C38C902604161310F2E07000800619362096193543F0F596131",
               INIT_04 => X"50000B01606760574007622C604C61E26193400060F760EA01D060EA01204007",
               INIT_05 => X"50000F0A50000F0D611F54580F3A611F0E2B404C60770A586193616D504C0B04",
               INIT_06 => X"8D0254000B0450720B000B0D8D030C0D0D2B405B8E01000E61740278611F0378",
               INIT_07 => X"032F60EAC10101505077008060E060EA01E84000080DCD01070DCD014000090D",
               INIT_08 => X"0900588C618D62FE400060F760EA01D05480CA018301A900A800870160EA0103",
               INIT_09 => X"010060EA01404007622C6193609D5896618D630E0700588C618D0800588C618D",
               INIT_0A => X"622C60B16193070058A3618D080058A3618D090058A3618D62FE400060F760EA",
               INIT_0B => X"54B2C60154B6C5016167A900A800870160E0619605106196616D619306104007",
               INIT_0C => X"07026196616760E060EA0190070008000900619661310F3D62C6619340006193",
               INIT_0D => X"400760F46193616760E0619360EA0170070008000900400760F46193616760E0",
               INIT_0E => X"2108010021102720284029804000210800020106010621080105272028402980",
               INIT_0F => X"400060F450F9008060E0AE008D010D000E00400060EA01FF4000210801060106",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 2037_example_10.ind_spaces.full_inst.asm.vhd
--
------------------------------------------------------------------------------------

