from cheritest_tools import BaseCHERITestCase
import os
import tools.sim
expected_uncached=[
    0x0,
    0xf7ffffffffffffff,
    0x20,
    0x8000000bc8,
    0x9000000040000ba0,
    0x8000000000,
    0x40000000,
    0x1000016,
    0x1000056,
    0xfedcba9876543210,
    0x80000000ff,
    0x1020304050607080,
    0x9000000040000ba0,
    0xffffffffffbfffff,
    0xe0e0e0e0e0e0e0e,
    0xf0f0f0f0f0f0f0f,
    0xba0,
    0x8000000ba0,
    0x8000000ba8,
    0x0,
    0x1414141414141414,
    0x1515151515151515,
    0x80000000ff,
    0x2,
    0x1818181818181818,
    0x9000000040000a40,
    0x0,
    0x1b1b1b1b1b1b1b1b,
    0x1c1c1c1c1c1c1c1c,
    0x9000000000007fe0,
    0x9000000000008000,
    0x9000000040000370,
  ]
expected_cached=[
    0x0,
    0xf7ffffffffffffff,
    0x20,
    0x8000000be8,
    0x9800000040000bc0,
    0x8000000000,
    0x40000000,
    0x1000016,
    0x1000056,
    0xfedcba9876543210,
    0x80000000ff,
    0x1020304050607080,
    0x9000000040000bc0,
    0xffffffffffbfffff,
    0xe0e0e0e0e0e0e0e,
    0xf0f0f0f0f0f0f0f,
    0xbc0,
    0x8000000bc0,
    0x8000000bc8,
    0x0,
    0x1414141414141414,
    0x1515151515151515,
    0x80000000ff,
    0x2,
    0x1818181818181818,
    0x9800000040000a60,
    0x0,
    0x1b1b1b1b1b1b1b1b,
    0x1c1c1c1c1c1c1c1c,
    0x9800000000007fe0,
    0x9800000000008000,
    0x9800000040000390,
  ]
class test_regfuzz_tlb_00004126(BaseCHERITestCase):
  def test_registers_expected(self):
    cached=bool(int(os.getenv('CACHED',False)))
    expected=expected_cached if cached else expected_uncached
    for reg in xrange(len(tools.sim.MIPS_REG_NUM2NAME)):
      self.assertRegisterExpected(reg, expected[reg])

