
*** Running vivado
    with args -log debouncer_fpga_test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source debouncer_fpga_test.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source debouncer_fpga_test.tcl -notrace
Command: link_design -top debouncer_fpga_test -part xc7z020clg400-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cc/eecs151/fa18/class/eecs151-abp/Desktop/ee251_labs/fpga_labs_fa18/lab4/lab4.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [/home/cc/eecs151/fa18/class/eecs151-abp/Desktop/ee251_labs/fpga_labs_fa18/lab4/lab4.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 1583.602 ; gain = 324.902 ; free physical = 2894 ; free virtual = 11745
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1628.617 ; gain = 45.016 ; free physical = 2889 ; free virtual = 11739
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e1b36909

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2097.109 ; gain = 0.000 ; free physical = 2512 ; free virtual = 11362
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e1b36909

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2097.109 ; gain = 0.000 ; free physical = 2512 ; free virtual = 11362
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15d98db00

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2097.109 ; gain = 0.000 ; free physical = 2512 ; free virtual = 11362
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15d98db00

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2097.109 ; gain = 0.000 ; free physical = 2512 ; free virtual = 11362
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15d98db00

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2097.109 ; gain = 0.000 ; free physical = 2512 ; free virtual = 11362
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2097.109 ; gain = 0.000 ; free physical = 2512 ; free virtual = 11362
Ending Logic Optimization Task | Checksum: 15d98db00

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2097.109 ; gain = 0.000 ; free physical = 2512 ; free virtual = 11362

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18c0910e7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2097.109 ; gain = 0.000 ; free physical = 2512 ; free virtual = 11362
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:43 . Memory (MB): peak = 2097.109 ; gain = 513.508 ; free physical = 2512 ; free virtual = 11362
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2127.121 ; gain = 0.004 ; free physical = 2511 ; free virtual = 11362
INFO: [Common 17-1381] The checkpoint '/home/cc/eecs151/fa18/class/eecs151-abp/Desktop/ee251_labs/fpga_labs_fa18/lab4/lab4.runs/impl_1/debouncer_fpga_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file debouncer_fpga_test_drc_opted.rpt -pb debouncer_fpga_test_drc_opted.pb -rpx debouncer_fpga_test_drc_opted.rpx
Command: report_drc -file debouncer_fpga_test_drc_opted.rpt -pb debouncer_fpga_test_drc_opted.pb -rpx debouncer_fpga_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/current/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/cc/eecs151/fa18/class/eecs151-abp/Desktop/ee251_labs/fpga_labs_fa18/lab4/lab4.runs/impl_1/debouncer_fpga_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2137.129 ; gain = 0.000 ; free physical = 2492 ; free virtual = 11342
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b00ab040

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2137.129 ; gain = 0.000 ; free physical = 2492 ; free virtual = 11342
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2137.129 ; gain = 0.000 ; free physical = 2492 ; free virtual = 11342

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a3d61139

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2137.129 ; gain = 0.000 ; free physical = 2488 ; free virtual = 11339

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c6afcad3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2137.129 ; gain = 0.000 ; free physical = 2487 ; free virtual = 11338

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c6afcad3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2137.129 ; gain = 0.000 ; free physical = 2487 ; free virtual = 11338
Phase 1 Placer Initialization | Checksum: c6afcad3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2137.129 ; gain = 0.000 ; free physical = 2487 ; free virtual = 11338

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: ad14ed1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.133 ; gain = 30.004 ; free physical = 2476 ; free virtual = 11327

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ad14ed1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.133 ; gain = 30.004 ; free physical = 2476 ; free virtual = 11327

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 237b5c8e8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.133 ; gain = 30.004 ; free physical = 2476 ; free virtual = 11327

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1febe50ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.133 ; gain = 30.004 ; free physical = 2476 ; free virtual = 11327

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1febe50ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.133 ; gain = 30.004 ; free physical = 2476 ; free virtual = 11327

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16af314d4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.133 ; gain = 30.004 ; free physical = 2473 ; free virtual = 11324

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11363bc03

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.133 ; gain = 30.004 ; free physical = 2473 ; free virtual = 11324

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11363bc03

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.133 ; gain = 30.004 ; free physical = 2473 ; free virtual = 11324
Phase 3 Detail Placement | Checksum: 11363bc03

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.133 ; gain = 30.004 ; free physical = 2473 ; free virtual = 11324

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 186795f51

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 186795f51

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.133 ; gain = 30.004 ; free physical = 2474 ; free virtual = 11325
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.519. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a7afa646

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.133 ; gain = 30.004 ; free physical = 2474 ; free virtual = 11325
Phase 4.1 Post Commit Optimization | Checksum: 1a7afa646

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.133 ; gain = 30.004 ; free physical = 2474 ; free virtual = 11325

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a7afa646

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.133 ; gain = 30.004 ; free physical = 2475 ; free virtual = 11326

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a7afa646

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.133 ; gain = 30.004 ; free physical = 2475 ; free virtual = 11326

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d1a4e1fb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.133 ; gain = 30.004 ; free physical = 2475 ; free virtual = 11326
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d1a4e1fb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.133 ; gain = 30.004 ; free physical = 2475 ; free virtual = 11326
Ending Placer Task | Checksum: e8758a9b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.133 ; gain = 30.004 ; free physical = 2486 ; free virtual = 11337
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2167.133 ; gain = 0.000 ; free physical = 2485 ; free virtual = 11337
INFO: [Common 17-1381] The checkpoint '/home/cc/eecs151/fa18/class/eecs151-abp/Desktop/ee251_labs/fpga_labs_fa18/lab4/lab4.runs/impl_1/debouncer_fpga_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file debouncer_fpga_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2167.133 ; gain = 0.000 ; free physical = 2476 ; free virtual = 11327
INFO: [runtcl-4] Executing : report_utilization -file debouncer_fpga_test_utilization_placed.rpt -pb debouncer_fpga_test_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2167.133 ; gain = 0.000 ; free physical = 2484 ; free virtual = 11335
INFO: [runtcl-4] Executing : report_control_sets -verbose -file debouncer_fpga_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2167.133 ; gain = 0.000 ; free physical = 2478 ; free virtual = 11329
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 697386a4 ConstDB: 0 ShapeSum: 7f0203f7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e0ba2118

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2265.793 ; gain = 98.660 ; free physical = 2341 ; free virtual = 11192
Post Restoration Checksum: NetGraph: deb4a9fa NumContArr: 205771e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e0ba2118

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2265.797 ; gain = 98.664 ; free physical = 2341 ; free virtual = 11192

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e0ba2118

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2265.797 ; gain = 98.664 ; free physical = 2325 ; free virtual = 11176

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e0ba2118

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2265.797 ; gain = 98.664 ; free physical = 2325 ; free virtual = 11176
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1916cfebf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2279.793 ; gain = 112.660 ; free physical = 2318 ; free virtual = 11169
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.468  | TNS=0.000  | WHS=-0.146 | THS=-4.616 |

Phase 2 Router Initialization | Checksum: faf23b7e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2279.793 ; gain = 112.660 ; free physical = 2317 ; free virtual = 11168

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16c00b4a1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2279.793 ; gain = 112.660 ; free physical = 2320 ; free virtual = 11171

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.195  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 176ba03ec

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2279.793 ; gain = 112.660 ; free physical = 2321 ; free virtual = 11172
Phase 4 Rip-up And Reroute | Checksum: 176ba03ec

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2279.793 ; gain = 112.660 ; free physical = 2321 ; free virtual = 11172

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 176ba03ec

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2279.793 ; gain = 112.660 ; free physical = 2321 ; free virtual = 11172

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 176ba03ec

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2279.793 ; gain = 112.660 ; free physical = 2321 ; free virtual = 11172
Phase 5 Delay and Skew Optimization | Checksum: 176ba03ec

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2279.793 ; gain = 112.660 ; free physical = 2321 ; free virtual = 11172

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14cf8a0ce

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2279.793 ; gain = 112.660 ; free physical = 2321 ; free virtual = 11172
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.331  | TNS=0.000  | WHS=0.157  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14cf8a0ce

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2279.793 ; gain = 112.660 ; free physical = 2321 ; free virtual = 11172
Phase 6 Post Hold Fix | Checksum: 14cf8a0ce

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2279.793 ; gain = 112.660 ; free physical = 2321 ; free virtual = 11172

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0133064 %
  Global Horizontal Routing Utilization  = 0.00524003 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d6fe385d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2279.793 ; gain = 112.660 ; free physical = 2321 ; free virtual = 11172

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d6fe385d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2279.793 ; gain = 112.660 ; free physical = 2321 ; free virtual = 11172

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 109832aa7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2279.793 ; gain = 112.660 ; free physical = 2321 ; free virtual = 11172

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.331  | TNS=0.000  | WHS=0.157  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 109832aa7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2279.793 ; gain = 112.660 ; free physical = 2321 ; free virtual = 11172
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2279.793 ; gain = 112.660 ; free physical = 2337 ; free virtual = 11188

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2279.793 ; gain = 112.660 ; free physical = 2337 ; free virtual = 11188
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2279.797 ; gain = 0.004 ; free physical = 2335 ; free virtual = 11188
INFO: [Common 17-1381] The checkpoint '/home/cc/eecs151/fa18/class/eecs151-abp/Desktop/ee251_labs/fpga_labs_fa18/lab4/lab4.runs/impl_1/debouncer_fpga_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file debouncer_fpga_test_drc_routed.rpt -pb debouncer_fpga_test_drc_routed.pb -rpx debouncer_fpga_test_drc_routed.rpx
Command: report_drc -file debouncer_fpga_test_drc_routed.rpt -pb debouncer_fpga_test_drc_routed.pb -rpx debouncer_fpga_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/cc/eecs151/fa18/class/eecs151-abp/Desktop/ee251_labs/fpga_labs_fa18/lab4/lab4.runs/impl_1/debouncer_fpga_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file debouncer_fpga_test_methodology_drc_routed.rpt -pb debouncer_fpga_test_methodology_drc_routed.pb -rpx debouncer_fpga_test_methodology_drc_routed.rpx
Command: report_methodology -file debouncer_fpga_test_methodology_drc_routed.rpt -pb debouncer_fpga_test_methodology_drc_routed.pb -rpx debouncer_fpga_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/cc/eecs151/fa18/class/eecs151-abp/Desktop/ee251_labs/fpga_labs_fa18/lab4/lab4.runs/impl_1/debouncer_fpga_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file debouncer_fpga_test_power_routed.rpt -pb debouncer_fpga_test_power_summary_routed.pb -rpx debouncer_fpga_test_power_routed.rpx
Command: report_power -file debouncer_fpga_test_power_routed.rpt -pb debouncer_fpga_test_power_summary_routed.pb -rpx debouncer_fpga_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file debouncer_fpga_test_route_status.rpt -pb debouncer_fpga_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file debouncer_fpga_test_timing_summary_routed.rpt -rpx debouncer_fpga_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file debouncer_fpga_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file debouncer_fpga_test_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Sep 20 19:36:03 2018...

*** Running vivado
    with args -log debouncer_fpga_test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source debouncer_fpga_test.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source debouncer_fpga_test.tcl -notrace
Command: open_checkpoint debouncer_fpga_test_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1256.629 ; gain = 0.000 ; free physical = 3193 ; free virtual = 12045
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cc/eecs151/fa18/class/eecs151-abp/Desktop/ee251_labs/fpga_labs_fa18/lab4/lab4.runs/impl_1/.Xil/Vivado-22737-c125m-14.EECS.Berkeley.EDU/dcp1/debouncer_fpga_test.xdc]
Finished Parsing XDC File [/home/cc/eecs151/fa18/class/eecs151-abp/Desktop/ee251_labs/fpga_labs_fa18/lab4/lab4.runs/impl_1/.Xil/Vivado-22737-c125m-14.EECS.Berkeley.EDU/dcp1/debouncer_fpga_test.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1552.562 ; gain = 0.000 ; free physical = 2995 ; free virtual = 11848
Restored from archive | CPU: 0.040000 secs | Memory: 0.146935 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1552.562 ; gain = 0.000 ; free physical = 2995 ; free virtual = 11848
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:48 . Memory (MB): peak = 1552.562 ; gain = 295.938 ; free physical = 2996 ; free virtual = 11848
Command: write_bitstream -force debouncer_fpga_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/current/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./debouncer_fpga_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1984.859 ; gain = 432.297 ; free physical = 2951 ; free virtual = 11807
INFO: [Common 17-206] Exiting Vivado at Thu Sep 20 19:38:57 2018...
