Time resolution is 1 ps
$finish called at time : 200 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/serial_transmit_piso_sipo_strobe/serial_transmit_piso_sipo_strobe.srcs/sim_1/new/serial_transmit_piso_sipo_strobe_tb.v" Line 43
