

================================================================
== Vivado HLS Report for 'load64_2'
================================================================
* Date:           Tue Apr  4 22:25:13 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 us | 5.194 ns |   1.25 us  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17| 0.170 ms | 0.170 ms |   17|   17|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         2|          -|          -|     8|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %x_offset)" [fips202.c:26]   --->   Operation 4 'read' 'x_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i64 %x_offset_read to i14" [fips202.c:31]   --->   Operation 5 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.35ns)   --->   "br label %1" [fips202.c:30]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.58>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%r_0 = phi i64 [ 0, %0 ], [ %r, %2 ]"   --->   Operation 8 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.21ns)   --->   "%icmp_ln30 = icmp eq i4 %i_0, -8" [fips202.c:30]   --->   Operation 9 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.49ns)   --->   "%i = add i4 %i_0, 1" [fips202.c:30]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %3, label %2" [fips202.c:30]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i4 %i_0 to i14" [fips202.c:31]   --->   Operation 13 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.80ns)   --->   "%add_ln31 = add i14 %trunc_ln31, %zext_ln31" [fips202.c:31]   --->   Operation 14 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln31_6 = zext i14 %add_ln31 to i64" [fips202.c:31]   --->   Operation 15 'zext' 'zext_ln31_6' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [5720 x i8]* %x, i64 0, i64 %zext_ln31_6" [fips202.c:31]   --->   Operation 16 'getelementptr' 'x_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.77ns)   --->   "%x_load = load i8* %x_addr, align 1" [fips202.c:31]   --->   Operation 17 'load' 'x_load' <Predicate = (!icmp_ln30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret i64 %r_0" [fips202.c:33]   --->   Operation 18 'ret' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 19 [1/2] (2.77ns)   --->   "%x_load = load i8* %x_addr, align 1" [fips202.c:31]   --->   Operation 19 'load' 'x_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_1 = zext i8 %x_load to i64" [fips202.c:31]   --->   Operation 20 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%trunc_ln31_3 = trunc i4 %i_0 to i3" [fips202.c:31]   --->   Operation 21 'trunc' 'trunc_ln31_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31_3, i3 0)" [fips202.c:31]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_2 = zext i6 %shl_ln to i64" [fips202.c:31]   --->   Operation 23 'zext' 'zext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln31 = shl i64 %zext_ln31_1, %zext_ln31_2" [fips202.c:31]   --->   Operation 24 'shl' 'shl_ln31' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (2.42ns) (out node of the LUT)   --->   "%r = or i64 %shl_ln31, %r_0" [fips202.c:31]   --->   Operation 25 'or' 'r' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [fips202.c:30]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 1e+04ns, clock uncertainty: 1.25e+03ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', fips202.c:30) [7]  (1.35 ns)

 <State 2>: 4.58ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:30) [7]  (0 ns)
	'add' operation ('add_ln31', fips202.c:31) [15]  (1.81 ns)
	'getelementptr' operation ('x_addr', fips202.c:31) [17]  (0 ns)
	'load' operation ('x_load', fips202.c:31) on array 'x' [18]  (2.77 ns)

 <State 3>: 5.19ns
The critical path consists of the following:
	'load' operation ('x_load', fips202.c:31) on array 'x' [18]  (2.77 ns)
	'shl' operation ('shl_ln31', fips202.c:31) [23]  (0 ns)
	'or' operation ('r', fips202.c:31) [24]  (2.42 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
