Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,12
design__inferred_latch__count,0
design__instance__count,1933
design__instance__area,37859.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0010214983485639095
power__switching__total,0.00015427335165441036
power__leakage__total,0.000001791752993085538
power__total,0.0011775634484365582
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26434674641916983
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.27477443320614986
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1130149894545463
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.45399219002489
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.113015
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.903152
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.28262318285629084
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.30720463153972727
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6274126951119876
timing__setup__ws__corner:nom_slow_1p08V_125C,12.634595949306771
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.627413
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.702387
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2722106228584491
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.288088810961099
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29328584835307847
timing__setup__ws__corner:nom_typ_1p20V_25C,13.79280018127722
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.293286
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.474594
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26434674641916983
clock__skew__worst_setup,0.27477443320614986
timing__hold__ws,0.1130149894545463
timing__setup__ws,12.634595949306771
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113015
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.702387
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,1933
design__instance__area__stdcell,37859.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.629841
design__instance__utilization__stdcell,0.629841
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,2
design__instance__area__class:buffer,16.3296
design__instance__count__class:inverter,10
design__instance__area__class:inverter,54.432
design__instance__count__class:sequential_cell,362
design__instance__area__class:sequential_cell,17077.1
design__instance__count__class:multi_input_combinational_cell,898
design__instance__area__class:multi_input_combinational_cell,10634.2
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,596
design__instance__area__class:timing_repair_buffer,9491.13
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,34623.6
design__violations,0
design__instance__count__class:clock_buffer,57
design__instance__area__class:clock_buffer,517.104
design__instance__count__class:clock_inverter,8
design__instance__area__class:clock_inverter,68.9472
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,535
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,2306
route__net__special,2
route__drc_errors__iter:0,357
route__wirelength__iter:0,33487
route__drc_errors__iter:1,73
route__wirelength__iter:1,32946
route__drc_errors__iter:2,95
route__wirelength__iter:2,33023
route__drc_errors__iter:3,20
route__wirelength__iter:3,32969
route__drc_errors__iter:4,0
route__wirelength__iter:4,32962
route__drc_errors,0
route__wirelength,32962
route__vias,9466
route__vias__singlecut,9466
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,339.255
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,378
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,378
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,378
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,378
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000137901
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000137062
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000584499
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000137062
design_powergrid__voltage__worst,0.0000137062
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000137901
design_powergrid__drop__worst__net:VPWR,0.0000137901
design_powergrid__voltage__worst__net:VGND,0.0000137062
design_powergrid__drop__worst__net:VGND,0.0000137062
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000006729999999999999938976764923825868436324526555836200714111328125
ir__drop__worst,0.00001380000000000000001079865363795562416271422989666461944580078125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
