/**
 * @file    fa_sl_receiver.idl
 * @author  Marcel Smit
 *
 * @copyright Copyright (c) Remedy IT Expertise BV
 */
#ifndef FA_SL_RECEIVER_IDL_
#define FA_SL_RECEIVER_IDL_

#include "commonSE.idl"
#include "writer_starter.idl"

module FA_State_Listen_Test
{
  component Receiver
  {
    port CommonTestConnector::DDS_StateListen listen_port_1;
    port CommonTestConnector::DDS_StateListen listen_port_2;

    uses WriterStarter writer_start;
  };
};

#endif /* FA_SL_RECEIVER_IDL_ */
