============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/1.career/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     tamochi
   Run Date =   Wed Oct 29 17:15:08 2025

   Run on =     TAMOWIN
============================================================
RUN-1002 : start command "open_project ES8388.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_0.v(80)
HDL-1007 : analyze verilog file ../../../RTL/audio_receive.v
HDL-1007 : analyze verilog file ../../../RTL/audio_send.v
HDL-1007 : analyze verilog file ../../../RTL/audio_speak.v
HDL-1007 : undeclared symbol 'chipwatcherclk', assumed default net type 'wire' in ../../../RTL/audio_speak.v(47)
HDL-1007 : analyze verilog file ../../../RTL/es8388_config.v
HDL-1007 : analyze verilog file ../../../RTL/es8388_ctrl.v
HDL-1007 : analyze verilog file ../../../RTL/i2c_dri.v
HDL-1007 : analyze verilog file ../../../RTL/i2c_reg_cfg.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ES8388_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/1.career/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model audio_speak
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_pll_clk/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net aud_mclk_dup_1 is clkc1 of pll u_pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_pll_clk/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_pll_clk/pll_inst.
SYN-4024 : Net "aud_bclk_dup_1" drives clk pins.
SYN-4024 : Net "u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk" drives clk pins.
SYN-4025 : Tag rtl::Net aud_bclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net aud_mclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk as clock net
SYN-4025 : Tag rtl::Net u_pll_clk/clk0_out as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net aud_bclk_dup_1 to drive 80 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk to drive 57 clock pins.
PHY-1001 : Populate physical database on model audio_speak.
RUN-1001 : There are total 397 instances
RUN-0007 : 198 luts, 151 seqs, 17 mslices, 11 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 442 nets
RUN-1001 : 285 nets have 2 pins
RUN-1001 : 105 nets have [3 - 5] pins
RUN-1001 : 20 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     72      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      8      
RUN-1001 :   Yes  |  No   |  Yes  |     71      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   6   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 8
PHY-3001 : Initial placement ...
PHY-3001 : design contains 395 instances, 198 luts, 151 seqs, 28 slices, 8 macros(28 instances: 17 mslices 11 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 111732
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 395.
PHY-3001 : End clustering;  0.000052s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 68464.8, overlap = 0
PHY-3002 : Step(2): len = 42005.8, overlap = 0
PHY-3002 : Step(3): len = 28671.6, overlap = 0
PHY-3002 : Step(4): len = 21447.4, overlap = 0
PHY-3002 : Step(5): len = 17511.4, overlap = 0
PHY-3002 : Step(6): len = 14976.8, overlap = 0
PHY-3002 : Step(7): len = 13328.8, overlap = 0
PHY-3002 : Step(8): len = 12514.4, overlap = 0
PHY-3002 : Step(9): len = 11849.1, overlap = 0
PHY-3002 : Step(10): len = 11034, overlap = 0
PHY-3002 : Step(11): len = 10604.6, overlap = 0
PHY-3002 : Step(12): len = 10078.3, overlap = 0
PHY-3002 : Step(13): len = 10256.1, overlap = 0
PHY-3002 : Step(14): len = 9265.2, overlap = 0
PHY-3002 : Step(15): len = 9342.4, overlap = 0
PHY-3002 : Step(16): len = 9474.1, overlap = 0
PHY-3002 : Step(17): len = 8194.4, overlap = 0
PHY-3002 : Step(18): len = 7915.9, overlap = 0
PHY-3002 : Step(19): len = 7560, overlap = 0
PHY-3002 : Step(20): len = 7541.7, overlap = 0
PHY-3002 : Step(21): len = 7083.1, overlap = 0
PHY-3002 : Step(22): len = 7083.1, overlap = 0
PHY-3002 : Step(23): len = 6728.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002759s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(24): len = 6637.8, overlap = 7.4375
PHY-3002 : Step(25): len = 6637.8, overlap = 7.4375
PHY-3002 : Step(26): len = 6482.9, overlap = 7.625
PHY-3002 : Step(27): len = 6482.9, overlap = 7.625
PHY-3002 : Step(28): len = 6440.9, overlap = 7.625
PHY-3002 : Step(29): len = 6440.9, overlap = 7.625
PHY-3002 : Step(30): len = 6355.8, overlap = 7.71875
PHY-3002 : Step(31): len = 6355.8, overlap = 7.71875
PHY-3002 : Step(32): len = 6370, overlap = 7.90625
PHY-3002 : Step(33): len = 6370, overlap = 7.90625
PHY-3002 : Step(34): len = 6255.1, overlap = 7.90625
PHY-3002 : Step(35): len = 6255.1, overlap = 7.90625
PHY-3002 : Step(36): len = 6279.5, overlap = 7.90625
PHY-3002 : Step(37): len = 6279.5, overlap = 7.90625
PHY-3002 : Step(38): len = 6183.4, overlap = 7.8125
PHY-3002 : Step(39): len = 6183.4, overlap = 7.8125
PHY-3002 : Step(40): len = 6186.6, overlap = 7.71875
PHY-3002 : Step(41): len = 6186.6, overlap = 7.71875
PHY-3002 : Step(42): len = 6130, overlap = 7.71875
PHY-3002 : Step(43): len = 6130, overlap = 7.71875
PHY-3002 : Step(44): len = 6141.1, overlap = 7.71875
PHY-3002 : Step(45): len = 6141.1, overlap = 7.71875
PHY-3002 : Step(46): len = 6088.5, overlap = 7.71875
PHY-3002 : Step(47): len = 6088.5, overlap = 7.71875
PHY-3002 : Step(48): len = 6058.5, overlap = 7.71875
PHY-3002 : Step(49): len = 6058.5, overlap = 7.71875
PHY-3002 : Step(50): len = 6078.8, overlap = 7.96875
PHY-3002 : Step(51): len = 6078.8, overlap = 7.96875
PHY-3002 : Step(52): len = 6032.4, overlap = 7.875
PHY-3002 : Step(53): len = 6032.4, overlap = 7.875
PHY-3002 : Step(54): len = 6010.8, overlap = 7.875
PHY-3002 : Step(55): len = 6010.8, overlap = 7.875
PHY-3002 : Step(56): len = 5987.3, overlap = 7.875
PHY-3002 : Step(57): len = 5987.3, overlap = 7.875
PHY-3002 : Step(58): len = 5975.9, overlap = 7.875
PHY-3002 : Step(59): len = 5975.9, overlap = 7.875
PHY-3002 : Step(60): len = 6001.7, overlap = 7.875
PHY-3002 : Step(61): len = 6001.7, overlap = 7.875
PHY-3002 : Step(62): len = 5964.3, overlap = 8.03125
PHY-3002 : Step(63): len = 5964.3, overlap = 8.03125
PHY-3002 : Step(64): len = 5940.8, overlap = 8.21875
PHY-3002 : Step(65): len = 5940.8, overlap = 8.21875
PHY-3002 : Step(66): len = 5930.1, overlap = 8.125
PHY-3002 : Step(67): len = 5930.1, overlap = 8.125
PHY-3002 : Step(68): len = 5914.5, overlap = 8.125
PHY-3002 : Step(69): len = 5914.5, overlap = 8.125
PHY-3002 : Step(70): len = 5906.3, overlap = 8.21875
PHY-3002 : Step(71): len = 5906.3, overlap = 8.21875
PHY-3002 : Step(72): len = 5895, overlap = 8.21875
PHY-3002 : Step(73): len = 5895, overlap = 8.21875
PHY-3002 : Step(74): len = 5888.8, overlap = 8.21875
PHY-3002 : Step(75): len = 5888.8, overlap = 8.21875
PHY-3002 : Step(76): len = 5879.4, overlap = 7.875
PHY-3002 : Step(77): len = 5879.4, overlap = 7.875
PHY-3002 : Step(78): len = 5875.2, overlap = 7.875
PHY-3002 : Step(79): len = 5875.2, overlap = 7.875
PHY-3002 : Step(80): len = 5867.6, overlap = 7.875
PHY-3002 : Step(81): len = 5867.6, overlap = 7.875
PHY-3002 : Step(82): len = 5861.6, overlap = 8.0625
PHY-3002 : Step(83): len = 5861.6, overlap = 8.0625
PHY-3002 : Step(84): len = 5852.3, overlap = 7.96875
PHY-3002 : Step(85): len = 5852.3, overlap = 7.96875
PHY-3002 : Step(86): len = 5848.4, overlap = 7.96875
PHY-3002 : Step(87): len = 5848.4, overlap = 7.96875
PHY-3002 : Step(88): len = 5842, overlap = 7.96875
PHY-3002 : Step(89): len = 5842, overlap = 7.96875
PHY-3002 : Step(90): len = 5838.7, overlap = 7.96875
PHY-3002 : Step(91): len = 5838.7, overlap = 7.96875
PHY-3002 : Step(92): len = 5834.1, overlap = 7.96875
PHY-3002 : Step(93): len = 5834.1, overlap = 7.96875
PHY-3002 : Step(94): len = 5829.4, overlap = 7.96875
PHY-3002 : Step(95): len = 5829.4, overlap = 7.96875
PHY-3002 : Step(96): len = 5823.6, overlap = 7.96875
PHY-3002 : Step(97): len = 5823.6, overlap = 7.96875
PHY-3002 : Step(98): len = 5819.5, overlap = 7.875
PHY-3002 : Step(99): len = 5819.5, overlap = 7.875
PHY-3002 : Step(100): len = 5817.5, overlap = 7.875
PHY-3002 : Step(101): len = 5817.5, overlap = 7.875
PHY-3002 : Step(102): len = 5809.7, overlap = 7.875
PHY-3002 : Step(103): len = 5809.7, overlap = 7.875
PHY-3002 : Step(104): len = 5805.1, overlap = 7.875
PHY-3002 : Step(105): len = 5805.1, overlap = 7.875
PHY-3002 : Step(106): len = 5801.3, overlap = 7.875
PHY-3002 : Step(107): len = 5801.3, overlap = 7.875
PHY-3002 : Step(108): len = 5797.5, overlap = 7.875
PHY-3002 : Step(109): len = 5797.5, overlap = 7.875
PHY-3002 : Step(110): len = 5793.6, overlap = 7.875
PHY-3002 : Step(111): len = 5793.6, overlap = 7.875
PHY-3002 : Step(112): len = 5788.8, overlap = 7.875
PHY-3002 : Step(113): len = 5788.8, overlap = 7.875
PHY-3002 : Step(114): len = 5781.8, overlap = 7.8125
PHY-3002 : Step(115): len = 5781.8, overlap = 7.8125
PHY-3002 : Step(116): len = 5778.5, overlap = 7.71875
PHY-3002 : Step(117): len = 5778.5, overlap = 7.71875
PHY-3002 : Step(118): len = 5731.5, overlap = 7.71875
PHY-3002 : Step(119): len = 5731.5, overlap = 7.71875
PHY-3002 : Step(120): len = 5787.9, overlap = 7.53125
PHY-3002 : Step(121): len = 5787.9, overlap = 7.53125
PHY-3002 : Step(122): len = 5722.2, overlap = 7.4375
PHY-3002 : Step(123): len = 5722.2, overlap = 7.4375
PHY-3002 : Step(124): len = 5729.2, overlap = 7.21875
PHY-3002 : Step(125): len = 5729.2, overlap = 7.21875
PHY-3002 : Step(126): len = 5735.2, overlap = 7.21875
PHY-3002 : Step(127): len = 5735.2, overlap = 7.21875
PHY-3002 : Step(128): len = 5742.3, overlap = 7.21875
PHY-3002 : Step(129): len = 5742.3, overlap = 7.21875
PHY-3002 : Step(130): len = 5740.5, overlap = 6.78125
PHY-3002 : Step(131): len = 5740.5, overlap = 6.78125
PHY-3002 : Step(132): len = 5741.5, overlap = 5.9375
PHY-3002 : Step(133): len = 5741.5, overlap = 5.9375
PHY-3002 : Step(134): len = 5696.7, overlap = 6
PHY-3002 : Step(135): len = 5696.7, overlap = 6
PHY-3002 : Step(136): len = 5706.9, overlap = 5.78125
PHY-3002 : Step(137): len = 5706.9, overlap = 5.78125
PHY-3002 : Step(138): len = 5713, overlap = 5.09375
PHY-3002 : Step(139): len = 5713, overlap = 5.09375
PHY-3002 : Step(140): len = 5726.5, overlap = 4.71875
PHY-3002 : Step(141): len = 5726.5, overlap = 4.71875
PHY-3002 : Step(142): len = 5683.4, overlap = 4.34375
PHY-3002 : Step(143): len = 5683.4, overlap = 4.34375
PHY-3002 : Step(144): len = 5692.4, overlap = 3.96875
PHY-3002 : Step(145): len = 5692.4, overlap = 3.96875
PHY-3002 : Step(146): len = 5700, overlap = 3.0625
PHY-3002 : Step(147): len = 5700, overlap = 3.0625
PHY-3002 : Step(148): len = 5711.3, overlap = 2.625
PHY-3002 : Step(149): len = 5711.3, overlap = 2.625
PHY-3002 : Step(150): len = 5669.9, overlap = 2.53125
PHY-3002 : Step(151): len = 5669.9, overlap = 2.53125
PHY-3002 : Step(152): len = 5682.2, overlap = 1.84375
PHY-3002 : Step(153): len = 5682.2, overlap = 1.84375
PHY-3002 : Step(154): len = 5689.2, overlap = 1.46875
PHY-3002 : Step(155): len = 5689.2, overlap = 1.46875
PHY-3002 : Step(156): len = 5700.1, overlap = 1.125
PHY-3002 : Step(157): len = 5700.1, overlap = 1.125
PHY-3002 : Step(158): len = 5657.5, overlap = 1
PHY-3002 : Step(159): len = 5657.5, overlap = 1
PHY-3002 : Step(160): len = 5669.7, overlap = 0.4375
PHY-3002 : Step(161): len = 5669.7, overlap = 0.4375
PHY-3002 : Step(162): len = 5679.6, overlap = 0.0625
PHY-3002 : Step(163): len = 5679.6, overlap = 0.0625
PHY-3002 : Step(164): len = 5689, overlap = 0
PHY-3002 : Step(165): len = 5689, overlap = 0
PHY-3002 : Step(166): len = 5646.5, overlap = 0
PHY-3002 : Step(167): len = 5646.5, overlap = 0
PHY-3002 : Step(168): len = 5654.7, overlap = 0
PHY-3002 : Step(169): len = 5654.7, overlap = 0
PHY-3002 : Step(170): len = 5662.6, overlap = 0.1875
PHY-3002 : Step(171): len = 5662.6, overlap = 0.1875
PHY-3002 : Step(172): len = 5671.9, overlap = 0.5625
PHY-3002 : Step(173): len = 5671.9, overlap = 0.5625
PHY-3002 : Step(174): len = 5634.6, overlap = 0.75
PHY-3002 : Step(175): len = 5634.6, overlap = 0.75
PHY-3002 : Step(176): len = 5647.2, overlap = 1.625
PHY-3002 : Step(177): len = 5647.2, overlap = 1.625
PHY-3002 : Step(178): len = 5660, overlap = 1.625
PHY-3002 : Step(179): len = 5660, overlap = 1.625
PHY-3002 : Step(180): len = 5628.7, overlap = 1.625
PHY-3002 : Step(181): len = 5628.7, overlap = 1.625
PHY-3002 : Step(182): len = 5640.3, overlap = 1.6875
PHY-3002 : Step(183): len = 5640.3, overlap = 1.6875
PHY-3002 : Step(184): len = 5649.5, overlap = 1.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00392e-05
PHY-3002 : Step(185): len = 5800.6, overlap = 16.375
PHY-3002 : Step(186): len = 5881.4, overlap = 16.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.00783e-05
PHY-3002 : Step(187): len = 6082, overlap = 16.125
PHY-3002 : Step(188): len = 6163.3, overlap = 16.125
PHY-3002 : Step(189): len = 6830.8, overlap = 12.7188
PHY-3002 : Step(190): len = 6919.5, overlap = 11.7188
PHY-3002 : Step(191): len = 6440.7, overlap = 12.875
PHY-3002 : Step(192): len = 6440.7, overlap = 12.875
PHY-3002 : Step(193): len = 6310.7, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.01566e-05
PHY-3002 : Step(194): len = 6404.5, overlap = 13.25
PHY-3002 : Step(195): len = 6404.5, overlap = 13.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.03133e-05
PHY-3002 : Step(196): len = 6520.4, overlap = 12.5
PHY-3002 : Step(197): len = 6661.5, overlap = 12.0625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 21.84 peak overflow 3.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/442.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 6792, over cnt = 22(0%), over = 140, worst = 18
PHY-1001 : End global iterations;  0.011955s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (130.7%)

PHY-1001 : Congestion index: top1 = 13.41, top5 = 3.89, top10 = 1.94, top15 = 1.29.
PHY-1001 : End incremental global routing;  0.053738s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (87.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1819, tnet num: 440, tinst num: 395, tnode num: 2364, tedge num: 2862.
TMR-2508 : Levelizing timing graph completed, there are 17 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.087688s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (106.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.146310s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (96.1%)

OPT-1001 : Current memory(MB): used = 147, reserve = 117, peak = 147.
OPT-1001 : End physical optimization;  0.149886s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (93.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 198 LUT to BLE ...
SYN-4008 : Packed 198 LUT and 80 SEQ to BLE.
SYN-4003 : Packing 71 remaining SEQ's ...
SYN-4005 : Packed 47 SEQ with LUT/SLICE
SYN-4006 : 80 single LUT's are left
SYN-4006 : 24 single SEQ's are left
SYN-4011 : Packing model "audio_speak" (AL_USER_NORMAL) with 222/270 primitive instances ...
PHY-3001 : End packing;  0.010152s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (153.9%)

PHY-1001 : Populate physical database on model audio_speak.
RUN-1001 : There are total 173 instances
RUN-1001 : 77 mslices, 76 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 365 nets
RUN-1001 : 200 nets have 2 pins
RUN-1001 : 109 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
PHY-3001 : design contains 171 instances, 153 slices, 8 macros(28 instances: 17 mslices 11 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 6860, Over = 16.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.09918e-05
PHY-3002 : Step(198): len = 6628.8, overlap = 16
PHY-3002 : Step(199): len = 6661.8, overlap = 16
PHY-3002 : Step(200): len = 6727.3, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.19836e-05
PHY-3002 : Step(201): len = 6884.8, overlap = 14.5
PHY-3002 : Step(202): len = 6939.6, overlap = 13.75
PHY-3002 : Step(203): len = 7068.8, overlap = 13.5
PHY-3002 : Step(204): len = 7129.2, overlap = 12.75
PHY-3002 : Step(205): len = 7188.9, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.39673e-05
PHY-3002 : Step(206): len = 7265.4, overlap = 12
PHY-3002 : Step(207): len = 7265.4, overlap = 12
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027681s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (225.8%)

PHY-3001 : Trial Legalized: Len = 12168.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00498136
PHY-3002 : Step(208): len = 11169.9, overlap = 0.5
PHY-3002 : Step(209): len = 10845.5, overlap = 1.5
PHY-3002 : Step(210): len = 10198.4, overlap = 3
PHY-3002 : Step(211): len = 9839.1, overlap = 4.75
PHY-3002 : Step(212): len = 9366.1, overlap = 5.5
PHY-3002 : Step(213): len = 9097.9, overlap = 5.5
PHY-3002 : Step(214): len = 8547.9, overlap = 7
PHY-3002 : Step(215): len = 8467.4, overlap = 7.75
PHY-3002 : Step(216): len = 8399.7, overlap = 7.75
PHY-3002 : Step(217): len = 8312.2, overlap = 7.75
PHY-3002 : Step(218): len = 8259.7, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00996271
PHY-3002 : Step(219): len = 8260.2, overlap = 8
PHY-3002 : Step(220): len = 8184.4, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0169461
PHY-3002 : Step(221): len = 8184.6, overlap = 8
PHY-3002 : Step(222): len = 8165, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10001.6, Over = 0
PHY-3001 : End spreading;  0.002126s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 10001.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 18/365.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 11752, over cnt = 37(0%), over = 53, worst = 3
PHY-1002 : len = 12056, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 12104, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 12120, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 12136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036764s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (297.5%)

PHY-1001 : Congestion index: top1 = 20.60, top5 = 7.63, top10 = 3.96, top15 = 2.64.
PHY-1001 : End incremental global routing;  0.080454s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (174.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1563, tnet num: 363, tinst num: 171, tnode num: 1961, tedge num: 2582.
TMR-2508 : Levelizing timing graph completed, there are 17 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.061823s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (101.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.146978s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (138.2%)

OPT-1001 : Current memory(MB): used = 149, reserve = 119, peak = 149.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000243s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 306/365.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 12136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 20.60, top5 = 7.63, top10 = 3.96, top15 = 2.64.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000591s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 20.275862
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.195964s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (127.6%)

RUN-1003 : finish command "place" in  4.562784s wall, 5.828125s user + 7.125000s system = 12.953125s CPU (283.9%)

RUN-1004 : used memory is 138 MB, reserved memory is 108 MB, peak memory is 150 MB
RUN-1002 : start command "export_db ES8388_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/1.career/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 173 instances
RUN-1001 : 77 mslices, 76 lslices, 13 pads, 0 brams, 0 dsps
RUN-1001 : There are total 365 nets
RUN-1001 : 200 nets have 2 pins
RUN-1001 : 109 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model audio_speak.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1563, tnet num: 363, tinst num: 171, tnode num: 1961, tedge num: 2582.
TMR-2508 : Levelizing timing graph completed, there are 17 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 77 mslices, 76 lslices, 13 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 194 clock pins, and constraint 395 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 11576, over cnt = 39(0%), over = 53, worst = 3
PHY-1002 : len = 11872, over cnt = 5(0%), over = 7, worst = 3
PHY-1002 : len = 11952, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 11984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036824s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (169.7%)

PHY-1001 : Congestion index: top1 = 20.28, top5 = 7.61, top10 = 3.90, top15 = 2.60.
PHY-1001 : End global routing;  0.080081s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (136.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 172, reserve = 142, peak = 187.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance aud_dacdat_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net aud_bclk_syn_4 will be merged with clock aud_bclk_dup_1
PHY-1001 : net aud_mclk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_pll_clk/clk0_out will be merged with clock u_pll_clk/clk0_buf
PHY-1001 : clock net u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk_syn_4 will be merged with clock u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk
PHY-1001 : Current memory(MB): used = 440, reserve = 415, peak = 440.
PHY-1001 : End build detailed router design. 2.613191s wall, 2.562500s user + 0.046875s system = 2.609375s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 1% nets.
PHY-1022 : len = 7600, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.920856s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 472, reserve = 447, peak = 472.
PHY-1001 : End phase 1; 0.923448s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 58448, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 472, reserve = 447, peak = 472.
PHY-1001 : End initial routed; 0.404596s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (123.6%)

PHY-1001 : Current memory(MB): used = 472, reserve = 447, peak = 472.
PHY-1001 : End phase 2; 0.404646s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (123.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 58448, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.010307s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 58448, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.009615s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 58456, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.008737s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (178.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 3 feed throughs used by 3 nets
PHY-1001 : End commit to database; 0.038187s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.8%)

PHY-1001 : Current memory(MB): used = 482, reserve = 457, peak = 482.
PHY-1001 : End phase 3; 0.158249s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (98.7%)

PHY-1003 : Routed, final wirelength = 58456
PHY-1001 : Current memory(MB): used = 482, reserve = 457, peak = 482.
PHY-1001 : End export database. 0.003960s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  4.272952s wall, 4.281250s user + 0.093750s system = 4.375000s CPU (102.4%)

RUN-1003 : finish command "route" in  4.468697s wall, 4.500000s user + 0.093750s system = 4.593750s CPU (102.8%)

RUN-1004 : used memory is 423 MB, reserved memory is 396 MB, peak memory is 482 MB
RUN-1002 : start command "report_area -io_info -file ES8388_phy.area"
RUN-1001 : standard
***Report Model: audio_speak Device: EG4S20BG256***

IO Statistics
#IO                        13
  #input                    7
  #output                   5
  #inout                    1

Utilization Statistics
#lut                      266   out of  19600    1.36%
#reg                      151   out of  19600    0.77%
#le                       290
  #lut only               139   out of    290   47.93%
  #reg only                24   out of    290    8.28%
  #lut&reg                127   out of    290   43.79%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       13   out of    188    6.91%
  #ireg                     2
  #oreg                     3
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                                           Type               DriverType         Driver                                                          Fanout
#1        aud_bclk_dup_1                                     GCLK               io                 aud_bclk_syn_2.di                                               45
#2        u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk    GCLK               lslice             u_es8388_ctrl/u_es8388_config/u_i2c_dri/dri_clk_reg_syn_9.q1    42
#3        sys_clk_dup_1                                      GCLK               io                 sys_clk_syn_2.di                                                11
#4        aud_mclk_dup_1                                     GCLK               pll                u_pll_clk/pll_inst.clkc1                                        0
#5        u_pll_clk/clk0_buf                                 GCLK               pll                u_pll_clk/pll_inst.clkc0                                        0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  aud_adcdat      INPUT        R14        LVCMOS25          N/A          PULLUP       IREG     
   aud_bclk       INPUT         M6        LVCMOS25          N/A          PULLUP       NONE     
   aud_lrc        INPUT         M7        LVCMOS25          N/A          PULLUP       IREG     
   sys_clk        INPUT         R7        LVCMOS25          N/A          PULLUP       NONE     
  sys_rst_n       INPUT         A9        LVCMOS25          N/A          PULLUP       NONE     
  volume[1]       INPUT        B10        LVCMOS25          N/A          PULLUP       NONE     
  volume[0]       INPUT        A10        LVCMOS25          N/A          PULLUP       NONE     
  aud_dacdat     OUTPUT         P6        LVCMOS25           8            NONE        OREG     
   aud_mclk      OUTPUT         N5        LVCMOS25           8            NONE        NONE     
   aud_scl       OUTPUT        R12        LVCMOS25           8            NONE        OREG     
    ilaclk       OUTPUT         T5        LVCMOS25           8            NONE        NONE     
     led         OUTPUT        B14        LVCMOS25           8            NONE        NONE     
   aud_sda        INOUT         R9        LVCMOS25           8           PULLUP     OREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------+
|Instance            |Module        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------+
|top                 |audio_speak   |290    |238     |28      |157     |0       |0       |
|  u_es8388_ctrl     |es8388_ctrl   |277    |234     |25      |143     |0       |0       |
|    u_audio_receive |audio_receive |76     |48      |12      |53      |0       |0       |
|    u_audio_send    |audio_send    |25     |25      |0       |24      |0       |0       |
|    u_es8388_config |es8388_config |176    |161     |13      |66      |0       |0       |
|      u_i2c_dri     |i2c_dri       |120    |113     |5       |40      |0       |0       |
|      u_i2c_reg_cfg |i2c_reg_cfg   |56     |48      |8       |26      |0       |0       |
|  u_pll_clk         |clk_wiz_0     |1      |1       |0       |0       |0       |0       |
+----------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       185   
    #2         2        78   
    #3         3        26   
    #4         4        5    
    #5        5-10      26   
    #6       11-50      24   
    #7       51-100     1    
  Average     3.15           

RUN-1002 : start command "export_db ES8388_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ES8388_inst.bid"
RUN-1002 : start command "bitgen -bit ES8388.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 175 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 346
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 365, pip num: 3833
BIT-1002 : Init feedthrough completely, num: 3
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 886 valid insts, and 10731 bits set as '1'.
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file ES8388.bit.
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20251029_171508.log"
