<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="d3/d36/rTwoSDF_8vhd" kind="file" language="VHDL">
    <compoundname>rTwoSDF.vhd</compoundname>
    <innerclass refid="da/d05/classrTwoSDF" prot="public">rTwoSDF</innerclass>
    <innerclass refid="d4/d11/classrTwoSDF_1_1str" prot="private">rTwoSDF::str</innerclass>
    <briefdescription>
<para>r2SDF pipelined FFT implementation </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"></codeline>
<codeline lineno="3"></codeline>
<codeline lineno="4"><highlight class="comment">--------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="5"><highlight class="comment">--</highlight></codeline>
<codeline lineno="6"><highlight class="comment">--<sp/>Copyright<sp/>2020</highlight></codeline>
<codeline lineno="7"><highlight class="comment">--<sp/>ASTRON<sp/>(Netherlands<sp/>Institute<sp/>for<sp/>Radio<sp/>Astronomy)<sp/>&lt;http://www.astron.nl/&gt;</highlight></codeline>
<codeline lineno="8"><highlight class="comment">--<sp/>P.O.Box<sp/>2,<sp/>7990<sp/>AA<sp/>Dwingeloo,<sp/>The<sp/>Netherlands</highlight></codeline>
<codeline lineno="9"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="10"><highlight class="comment">--<sp/>Licensed<sp/>under<sp/>the<sp/>Apache<sp/>License,<sp/>Version<sp/>2.0<sp/>(the<sp/>&quot;License&quot;);</highlight></codeline>
<codeline lineno="11"><highlight class="comment">--<sp/>you<sp/>may<sp/>not<sp/>use<sp/>this<sp/>file<sp/>except<sp/>in<sp/>compliance<sp/>with<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="12"><highlight class="comment">--<sp/>You<sp/>may<sp/>obtain<sp/>a<sp/>copy<sp/>of<sp/>the<sp/>License<sp/>at</highlight></codeline>
<codeline lineno="13"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="14"><highlight class="comment">--<sp/><sp/><sp/><sp/><sp/>http://www.apache.org/licenses/LICENSE-2.0</highlight></codeline>
<codeline lineno="15"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="16"><highlight class="comment">--<sp/>Unless<sp/>required<sp/>by<sp/>applicable<sp/>law<sp/>or<sp/>agreed<sp/>to<sp/>in<sp/>writing,<sp/>software</highlight></codeline>
<codeline lineno="17"><highlight class="comment">--<sp/>distributed<sp/>under<sp/>the<sp/>License<sp/>is<sp/>distributed<sp/>on<sp/>an<sp/>&quot;AS<sp/>IS&quot;<sp/>BASIS,</highlight></codeline>
<codeline lineno="18"><highlight class="comment">--<sp/>WITHOUT<sp/>WARRANTIES<sp/>OR<sp/>CONDITIONS<sp/>OF<sp/>ANY<sp/>KIND,<sp/>either<sp/>express<sp/>or<sp/>implied.</highlight></codeline>
<codeline lineno="19"><highlight class="comment">--<sp/>See<sp/>the<sp/>License<sp/>for<sp/>the<sp/>specific<sp/>language<sp/>governing<sp/>permissions<sp/>and</highlight></codeline>
<codeline lineno="20"><highlight class="comment">--<sp/>limitations<sp/>under<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="21"><highlight class="comment">--</highlight></codeline>
<codeline lineno="22"><highlight class="comment">--------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="23"></codeline>
<codeline lineno="26"><highlight class="comment">--<sp/>Remarks:<sp/>doc/readme.txt</highlight></codeline>
<codeline lineno="27"></codeline>
<codeline lineno="29" refid="da/d05/classrTwoSDF_1a71fd695a879e8d1c983af2ebb1a595fd" refkind="member"><highlight class="vhdlkeyword">library<sp/></highlight><highlight class="keywordflow">ieee,<sp/>common_pkg_lib,<sp/>casper_requantize_lib</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="30" refid="da/d05/classrTwoSDF_1acd03516902501cd1c7296a98e22c6fcb" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal"><ref refid="d1/da5/classtb__rTwoOrder_1a5b9f5f86a90eb43620cde3e507a6bb21" kindref="member">IEEE</ref>.std_logic_1164.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="31" refid="da/d05/classrTwoSDF_1a2ab0f5c2024b78be223a07febed70b0b" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal"><ref refid="d1/da5/classtb__rTwoOrder_1a1b8747bf75d7cbc3b557afa9b1c82453" kindref="member">common_pkg_lib</ref>.common_pkg.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="32" refid="da/d05/classrTwoSDF_1aca3467e353047d1bfb77916ebc24c58f" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal">work.<ref refid="da/dac/classtwiddlesPkg" kindref="compound">twiddlesPkg</ref>.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="33" refid="da/d05/classrTwoSDF_1a56178a47ab10b9666c96d87b0c5cabe5" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal">work.<ref refid="db/d3d/classrTwoSDFPkg" kindref="compound">rTwoSDFPkg</ref>.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="34"></codeline>
<codeline lineno="59" refid="da/d05/classrTwoSDF" refkind="compound"><highlight class="keywordflow">entity<sp/></highlight><highlight class="normal"><ref refid="da/d05/classrTwoSDF" kindref="compound">rTwoSDF</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="60"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="61"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>generics<sp/>for<sp/>the<sp/>FFT<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="62" refid="da/d05/classrTwoSDF_1ad423f7e95f137aee4ab8cbcd6c4ce189" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1ad423f7e95f137aee4ab8cbcd6c4ce189" kindref="member">g_nof_chan</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="63" refid="da/d05/classrTwoSDF_1aa182cae2be2be96964e274af8d0df948" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1aa182cae2be2be96964e274af8d0df948" kindref="member">g_use_reorder</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">boolean</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">true</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="64" refid="da/d05/classrTwoSDF_1a1f787196a65e5e219bbd52ffbd7b94d9" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a1f787196a65e5e219bbd52ffbd7b94d9" kindref="member">g_in_dat_w</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">8</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="65" refid="da/d05/classrTwoSDF_1abd37b30d2940525d48f52a06e39a86b2" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1abd37b30d2940525d48f52a06e39a86b2" kindref="member">g_out_dat_w</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">14</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="66" refid="da/d05/classrTwoSDF_1a6822fc6452580e64b4855c1a8dbca870" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a6822fc6452580e64b4855c1a8dbca870" kindref="member">g_stage_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">18</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="67" refid="da/d05/classrTwoSDF_1ab55a097189c3940834ed66ebcaa4b7f5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1ab55a097189c3940834ed66ebcaa4b7f5" kindref="member">g_guard_w</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="68" refid="da/d05/classrTwoSDF_1a2f4db2216ac6d5b5811117d229e32f9a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a2f4db2216ac6d5b5811117d229e32f9a" kindref="member">g_nof_points</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1024</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="69"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>generics<sp/>for<sp/>rTwoSDFStage</highlight></codeline>
<codeline lineno="70"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1aa7fc6e8cf9f8f625a4e6537ceb1dddb1" kindref="member">g_pipeline</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d3d/classrTwoSDFPkg_1a175ac371ec930706783235a0c139fa7d" kindref="member">t_fft_pipeline</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d3d/classrTwoSDFPkg_1ac06a28f7e85558c4310cad792ea302b8" kindref="member">c_fft_pipeline</ref></highlight></codeline>
<codeline lineno="71" refid="da/d05/classrTwoSDF_1aa7fc6e8cf9f8f625a4e6537ceb1dddb1" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="72"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="73" refid="da/d05/classrTwoSDF_1a50da91b765765ac486df1b41692e962f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="74" refid="da/d05/classrTwoSDF_1a0ebcfc65d6083066c6dd98dc8b3f093c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a0ebcfc65d6083066c6dd98dc8b3f093c" kindref="member">rst</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="75" refid="da/d05/classrTwoSDF_1ac9332bbeace083ee5c1892a0bb9651fe" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1ac9332bbeace083ee5c1892a0bb9651fe" kindref="member">in_re</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a1f787196a65e5e219bbd52ffbd7b94d9" kindref="member">g_in_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="76" refid="da/d05/classrTwoSDF_1a436612ceef9dc3833b7776f1e4d344ee" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a436612ceef9dc3833b7776f1e4d344ee" kindref="member">in_im</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a1f787196a65e5e219bbd52ffbd7b94d9" kindref="member">g_in_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="77" refid="da/d05/classrTwoSDF_1a97aa1e13903f3136639f5e372d290144" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a97aa1e13903f3136639f5e372d290144" kindref="member">in_val</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="78" refid="da/d05/classrTwoSDF_1a82c0c7a12fa44ed6ab64e2a22f250c50" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a82c0c7a12fa44ed6ab64e2a22f250c50" kindref="member">out_re</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">out</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1abd37b30d2940525d48f52a06e39a86b2" kindref="member">g_out_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="79" refid="da/d05/classrTwoSDF_1a9a3d8e5e79d47f6a8340779ee6835937" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a9a3d8e5e79d47f6a8340779ee6835937" kindref="member">out_im</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">out</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1abd37b30d2940525d48f52a06e39a86b2" kindref="member">g_out_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="80"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a871c6adc4a6cfa475a6396d52e927bec" kindref="member">out_val</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">out</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight></codeline>
<codeline lineno="81" refid="da/d05/classrTwoSDF_1a871c6adc4a6cfa475a6396d52e927bec" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="82"><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/><ref refid="da/d05/classrTwoSDF" kindref="compound">rTwoSDF</ref>;</highlight></codeline>
<codeline lineno="83"></codeline>
<codeline lineno="84" refid="d4/d11/classrTwoSDF_1_1str" refkind="compound"><highlight class="keywordflow">architecture</highlight><highlight class="normal"><sp/><ref refid="d4/d11/classrTwoSDF_1_1str" kindref="compound">str</ref><sp/></highlight><highlight class="keywordflow">of</highlight><highlight class="normal"><sp/><ref refid="da/d05/classrTwoSDF" kindref="compound">rTwoSDF</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="85"></codeline>
<codeline lineno="86" refid="d4/d11/classrTwoSDF_1_1str_1ad1ebd29419471e54020548507c1caf57" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1ad1ebd29419471e54020548507c1caf57" kindref="member">c_nof_stages</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">ceil_log2</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a2f4db2216ac6d5b5811117d229e32f9a" kindref="member">g_nof_points</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="87" refid="d4/d11/classrTwoSDF_1_1str_1a9abb1953aa66171853d14e4988028d5c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1a9abb1953aa66171853d14e4988028d5c" kindref="member">c_stage_offset</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/>--<sp/>In<sp/>&quot;normal&quot;<sp/>pipelined<sp/>fft<sp/>operation<sp/>the<sp/>stage<sp/>offset<sp/>is<sp/>0</highlight></codeline>
<codeline lineno="88" refid="d4/d11/classrTwoSDF_1_1str_1adf8cd2ca433e2be76715d1f30328d634" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1adf8cd2ca433e2be76715d1f30328d634" kindref="member">c_twiddle_offset</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/>--<sp/>In<sp/>&quot;normal&quot;<sp/>pipelined<sp/>fft<sp/>operation<sp/>the<sp/>twiddle<sp/>offset<sp/>is<sp/>0</highlight></codeline>
<codeline lineno="89"></codeline>
<codeline lineno="90"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Round<sp/>last<sp/>stage<sp/>output<sp/>to<sp/>g_out_dat_w<sp/>if<sp/>g_out_dat_w<sp/>&lt;<sp/>g_stage_dat_w<sp/>else<sp/>resize<sp/>to<sp/>g_out_dat_w</highlight></codeline>
<codeline lineno="91" refid="d4/d11/classrTwoSDF_1_1str_1ae551d583e2d6d731b5ee7b20d68ce323" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1ae551d583e2d6d731b5ee7b20d68ce323" kindref="member">c_out_scale_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">integer</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a6822fc6452580e64b4855c1a8dbca870" kindref="member">g_stage_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1abd37b30d2940525d48f52a06e39a86b2" kindref="member">g_out_dat_w</ref></highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/>--<sp/>Estimate<sp/>number<sp/>of<sp/>LSBs<sp/>to<sp/>round<sp/>throw<sp/>away<sp/>when<sp/>&gt;<sp/>0<sp/>or<sp/>insert<sp/>when<sp/>&lt;<sp/>0</highlight></codeline>
<codeline lineno="92"></codeline>
<codeline lineno="93"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Scale<sp/>the<sp/>input<sp/>to<sp/>make<sp/>optimal<sp/>use<sp/>of<sp/>the<sp/>g_stage_dat_w<sp/>of<sp/>the<sp/>stages,<sp/>using<sp/>a<sp/>margin<sp/>of<sp/>g_guard_w<sp/>to<sp/>account<sp/>for<sp/>factor<sp/>&gt;<sp/>2<sp/>gain<sp/>of<sp/>the<sp/>first<sp/>stage</highlight></codeline>
<codeline lineno="94" refid="d4/d11/classrTwoSDF_1_1str_1a9cc90ecde1ba43dc80f1fc934dba91a9" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1a9cc90ecde1ba43dc80f1fc934dba91a9" kindref="member">c_in_scale_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a6822fc6452580e64b4855c1a8dbca870" kindref="member">g_stage_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1ab55a097189c3940834ed66ebcaa4b7f5" kindref="member">g_guard_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a1f787196a65e5e219bbd52ffbd7b94d9" kindref="member">g_in_dat_w</ref></highlight><highlight class="normal">;</highlight><highlight class="comment"><sp/>--<sp/>use<sp/>type<sp/>natural<sp/>instead<sp/>of<sp/>integer<sp/>to<sp/>implicitly<sp/>ensure<sp/>that<sp/>the<sp/>g_stage_dat_w<sp/>&gt;=<sp/>g_input_dat_w</highlight></codeline>
<codeline lineno="95"></codeline>
<codeline lineno="96"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>number<sp/>the<sp/>stage<sp/>instances<sp/>from<sp/>c_nof_stages:1</highlight></codeline>
<codeline lineno="97"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>.<sp/>the<sp/>data<sp/>input<sp/>for<sp/>the<sp/>first<sp/>stage<sp/>has<sp/>index<sp/>c_nof_stages</highlight></codeline>
<codeline lineno="98"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>.<sp/>the<sp/>data<sp/>output<sp/>of<sp/>the<sp/>last<sp/>stage<sp/>has<sp/>index<sp/>0</highlight></codeline>
<codeline lineno="99" refid="d4/d11/classrTwoSDF_1_1str_1afe9e05f4b202d24633ec98748dfb734b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">type</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1afe9e05f4b202d24633ec98748dfb734b" kindref="member">t_data_arr</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">is</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">array</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1ad1ebd29419471e54020548507c1caf57" kindref="member">c_nof_stages</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">of</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a6822fc6452580e64b4855c1a8dbca870" kindref="member">g_stage_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="100"></codeline>
<codeline lineno="101" refid="d4/d11/classrTwoSDF_1_1str_1a784d3c5b99d08f243701ca2cd6c86d68" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1a784d3c5b99d08f243701ca2cd6c86d68" kindref="member">data_re</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1afe9e05f4b202d24633ec98748dfb734b" kindref="member">t_data_arr</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="102" refid="d4/d11/classrTwoSDF_1_1str_1a3ba8260c5262a412bc49c2fee919a49f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1a3ba8260c5262a412bc49c2fee919a49f" kindref="member">data_im</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1afe9e05f4b202d24633ec98748dfb734b" kindref="member">t_data_arr</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="103" refid="d4/d11/classrTwoSDF_1_1str_1aa58fe0b8e2e88e6e726563463bd6d1e5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1aa58fe0b8e2e88e6e726563463bd6d1e5" kindref="member">data_val</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1ad1ebd29419471e54020548507c1caf57" kindref="member">c_nof_stages</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="104"></codeline>
<codeline lineno="105" refid="d4/d11/classrTwoSDF_1_1str_1ad4287f2bef88e0739c08e130caa8f33f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1ad4287f2bef88e0739c08e130caa8f33f" kindref="member">out_cplx</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a6822fc6452580e64b4855c1a8dbca870" kindref="member">g_stage_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="106" refid="d4/d11/classrTwoSDF_1_1str_1a662bac930fcefeb118c0fb493ac4fc0a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1a662bac930fcefeb118c0fb493ac4fc0a" kindref="member">raw_out_cplx</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a6822fc6452580e64b4855c1a8dbca870" kindref="member">g_stage_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="107" refid="d4/d11/classrTwoSDF_1_1str_1a9df28461224dd2d6bc9b25f31d89b9b7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1a9df28461224dd2d6bc9b25f31d89b9b7" kindref="member">raw_out_re</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a6822fc6452580e64b4855c1a8dbca870" kindref="member">g_stage_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="108" refid="d4/d11/classrTwoSDF_1_1str_1a2a838b5e532cba24da723eae99c4b575" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1a2a838b5e532cba24da723eae99c4b575" kindref="member">raw_out_im</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a6822fc6452580e64b4855c1a8dbca870" kindref="member">g_stage_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="109" refid="d4/d11/classrTwoSDF_1_1str_1ab3428e93549388685bbf9e5ee32851c5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1ab3428e93549388685bbf9e5ee32851c5" kindref="member">raw_out_val</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="110"></codeline>
<codeline lineno="111"><highlight class="vhdlkeyword">begin</highlight></codeline>
<codeline lineno="112"></codeline>
<codeline lineno="113"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Inputs</highlight></codeline>
<codeline lineno="114"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1a784d3c5b99d08f243701ca2cd6c86d68" kindref="member">data_re</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1ad1ebd29419471e54020548507c1caf57" kindref="member">c_nof_stages</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">scale_and_resize_svec</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1ac9332bbeace083ee5c1892a0bb9651fe" kindref="member">in_re</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1a9cc90ecde1ba43dc80f1fc934dba91a9" kindref="member">c_in_scale_w</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a6822fc6452580e64b4855c1a8dbca870" kindref="member">g_stage_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="115"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1a3ba8260c5262a412bc49c2fee919a49f" kindref="member">data_im</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1ad1ebd29419471e54020548507c1caf57" kindref="member">c_nof_stages</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">scale_and_resize_svec</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a436612ceef9dc3833b7776f1e4d344ee" kindref="member">in_im</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1a9cc90ecde1ba43dc80f1fc934dba91a9" kindref="member">c_in_scale_w</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a6822fc6452580e64b4855c1a8dbca870" kindref="member">g_stage_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="116"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1aa58fe0b8e2e88e6e726563463bd6d1e5" kindref="member">data_val</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1ad1ebd29419471e54020548507c1caf57" kindref="member">c_nof_stages</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a97aa1e13903f3136639f5e372d290144" kindref="member">in_val</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="117"></codeline>
<codeline lineno="118"><highlight class="comment"><sp/><sp/><sp/><sp/>------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="119"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>pipelined<sp/>FFT<sp/>stages</highlight></codeline>
<codeline lineno="120"><highlight class="comment"><sp/><sp/><sp/><sp/>------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="121"></codeline>
<codeline lineno="122"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">gen_fft</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">stage</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1ad1ebd29419471e54020548507c1caf57" kindref="member">c_nof_stages</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">generate</highlight></codeline>
<codeline lineno="123"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>u_stage<sp/>:<sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/>work.<ref refid="d3/da3/classrTwoSDFStage" kindref="compound">rTwoSDFStage</ref></highlight></codeline>
<codeline lineno="124"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="125"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/da3/classrTwoSDFStage_1ad423f7e95f137aee4ab8cbcd6c4ce189" kindref="member">g_nof_chan</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="da/d05/classrTwoSDF_1ad423f7e95f137aee4ab8cbcd6c4ce189" kindref="member">g_nof_chan</ref>,</highlight></codeline>
<codeline lineno="126"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/da3/classrTwoSDFStage_1adeada663318b680fbfa08e8728e79beb" kindref="member">g_stage</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/>stage,</highlight></codeline>
<codeline lineno="127"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/da3/classrTwoSDFStage_1ac37b19138d7b2a84978f10ba6e9ec356" kindref="member">g_stage_offset</ref><sp/><sp/><sp/>=&gt;<sp/><ref refid="d4/d11/classrTwoSDF_1_1str_1a9abb1953aa66171853d14e4988028d5c" kindref="member">c_stage_offset</ref>,</highlight></codeline>
<codeline lineno="128"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/da3/classrTwoSDFStage_1a6e832a0eee63eaa224160e023fa695db" kindref="member">g_twiddle_offset</ref><sp/>=&gt;<sp/><ref refid="d4/d11/classrTwoSDF_1_1str_1adf8cd2ca433e2be76715d1f30328d634" kindref="member">c_twiddle_offset</ref>,</highlight></codeline>
<codeline lineno="129"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/da3/classrTwoSDFStage_1ad80d447a9ed606ff017bba63ff88b4ab" kindref="member">g_scale_enable</ref><sp/><sp/><sp/>=&gt;<sp/>sel_a_b</highlight><highlight class="vhdlchar">(</highlight><highlight class="normal">stage<sp/>&lt;=<sp/><ref refid="da/d05/classrTwoSDF_1ab55a097189c3940834ed66ebcaa4b7f5" kindref="member">g_guard_w</ref>,<sp/>FALSE,<sp/>TRUE</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">,</highlight><highlight class="comment"><sp/>--<sp/>On<sp/>average<sp/>all<sp/>stages<sp/>have<sp/>a<sp/>gain<sp/>factor<sp/>of<sp/>2<sp/>therefore<sp/>each<sp/>stage<sp/>needs<sp/>to<sp/>round<sp/>1<sp/>bit<sp/>except<sp/>for<sp/>the<sp/>last<sp/>g_guard_w<sp/>nof<sp/>stages<sp/>due<sp/>to<sp/>the<sp/>input<sp/>c_in_scale_w</highlight></codeline>
<codeline lineno="130"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/da3/classrTwoSDFStage_1aa7fc6e8cf9f8f625a4e6537ceb1dddb1" kindref="member">g_pipeline</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="da/d05/classrTwoSDF_1aa7fc6e8cf9f8f625a4e6537ceb1dddb1" kindref="member">g_pipeline</ref></highlight></codeline>
<codeline lineno="131"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="132"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="133"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/da3/classrTwoSDFStage_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="da/d05/classrTwoSDF_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="134"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/da3/classrTwoSDFStage_1ae106f17a2b73445119c8eb039d3e102e" kindref="member">rst</ref><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="da/d05/classrTwoSDF_1a0ebcfc65d6083066c6dd98dc8b3f093c" kindref="member">rst</ref>,</highlight></codeline>
<codeline lineno="135"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/da3/classrTwoSDFStage_1a49a562993216f997b21d6a881c0f72ad" kindref="member">in_re</ref><sp/><sp/><sp/>=&gt;<sp/><ref refid="d4/d11/classrTwoSDF_1_1str_1a784d3c5b99d08f243701ca2cd6c86d68" kindref="member">data_re</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="normal">stage</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="136"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/da3/classrTwoSDFStage_1a3b3b91975d79b33245caaa02ecc51959" kindref="member">in_im</ref><sp/><sp/><sp/>=&gt;<sp/><ref refid="d4/d11/classrTwoSDF_1_1str_1a3ba8260c5262a412bc49c2fee919a49f" kindref="member">data_im</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="normal">stage</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="137"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/da3/classrTwoSDFStage_1a3be166bb31449a4e95b74d5f66e28dd3" kindref="member">in_val</ref><sp/><sp/>=&gt;<sp/><ref refid="d4/d11/classrTwoSDF_1_1str_1aa58fe0b8e2e88e6e726563463bd6d1e5" kindref="member">data_val</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="normal">stage</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="138"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/da3/classrTwoSDFStage_1a77c3a2ae46a92a6048e561c8e0a834f1" kindref="member">out_re</ref><sp/><sp/>=&gt;<sp/><ref refid="d4/d11/classrTwoSDF_1_1str_1a784d3c5b99d08f243701ca2cd6c86d68" kindref="member">data_re</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="normal">stage<sp/>-<sp/></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="139"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/da3/classrTwoSDFStage_1a4dc77f30871b5e20cfa926396d780375" kindref="member">out_im</ref><sp/><sp/>=&gt;<sp/><ref refid="d4/d11/classrTwoSDF_1_1str_1a3ba8260c5262a412bc49c2fee919a49f" kindref="member">data_im</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="normal">stage<sp/>-<sp/></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="140"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d3/da3/classrTwoSDFStage_1a871c6adc4a6cfa475a6396d52e927bec" kindref="member">out_val</ref><sp/>=&gt;<sp/><ref refid="d4/d11/classrTwoSDF_1_1str_1aa58fe0b8e2e88e6e726563463bd6d1e5" kindref="member">data_val</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="normal">stage<sp/>-<sp/></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="141"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="142"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">generate</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="143"></codeline>
<codeline lineno="144"><highlight class="comment"><sp/><sp/><sp/><sp/>------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="145"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Optional<sp/>output<sp/>reorder</highlight></codeline>
<codeline lineno="146"><highlight class="comment"><sp/><sp/><sp/><sp/>------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="147"></codeline>
<codeline lineno="148"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">no_reorder</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1aa182cae2be2be96964e274af8d0df948" kindref="member">g_use_reorder</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">false</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">generate</highlight></codeline>
<codeline lineno="149"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1a9df28461224dd2d6bc9b25f31d89b9b7" kindref="member">raw_out_re</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1a784d3c5b99d08f243701ca2cd6c86d68" kindref="member">data_re</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="150"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1a2a838b5e532cba24da723eae99c4b575" kindref="member">raw_out_im</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1a3ba8260c5262a412bc49c2fee919a49f" kindref="member">data_im</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="151"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1ab3428e93549388685bbf9e5ee32851c5" kindref="member">raw_out_val</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1aa58fe0b8e2e88e6e726563463bd6d1e5" kindref="member">data_val</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="152"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">generate</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="153"></codeline>
<codeline lineno="154"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">gen_reorder</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1aa182cae2be2be96964e274af8d0df948" kindref="member">g_use_reorder</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">true</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">generate</highlight></codeline>
<codeline lineno="155"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1a662bac930fcefeb118c0fb493ac4fc0a" kindref="member">raw_out_cplx</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1a3ba8260c5262a412bc49c2fee919a49f" kindref="member">data_im</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1a784d3c5b99d08f243701ca2cd6c86d68" kindref="member">data_re</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="156"></codeline>
<codeline lineno="157"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1a9df28461224dd2d6bc9b25f31d89b9b7" kindref="member">raw_out_re</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1ad4287f2bef88e0739c08e130caa8f33f" kindref="member">out_cplx</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a6822fc6452580e64b4855c1a8dbca870" kindref="member">g_stage_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="158"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1a2a838b5e532cba24da723eae99c4b575" kindref="member">raw_out_im</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1ad4287f2bef88e0739c08e130caa8f33f" kindref="member">out_cplx</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a6822fc6452580e64b4855c1a8dbca870" kindref="member">g_stage_dat_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a6822fc6452580e64b4855c1a8dbca870" kindref="member">g_stage_dat_w</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="159"></codeline>
<codeline lineno="160"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>u_cplx<sp/>:<sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/>work.<ref refid="de/d39/classrTwoOrder" kindref="compound">rTwoOrder</ref></highlight></codeline>
<codeline lineno="161"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="162"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="de/d39/classrTwoOrder_1a4202c592e82327c0997abed672750949" kindref="member">g_nof_points</ref><sp/>=&gt;<sp/><ref refid="da/d05/classrTwoSDF_1a2f4db2216ac6d5b5811117d229e32f9a" kindref="member">g_nof_points</ref>,</highlight></codeline>
<codeline lineno="163"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="de/d39/classrTwoOrder_1ad423f7e95f137aee4ab8cbcd6c4ce189" kindref="member">g_nof_chan</ref><sp/><sp/><sp/>=&gt;<sp/><ref refid="da/d05/classrTwoSDF_1ad423f7e95f137aee4ab8cbcd6c4ce189" kindref="member">g_nof_chan</ref></highlight></codeline>
<codeline lineno="164"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="165"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="166"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="de/d39/classrTwoOrder_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="da/d05/classrTwoSDF_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="167"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="de/d39/classrTwoOrder_1ae106f17a2b73445119c8eb039d3e102e" kindref="member">rst</ref><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="da/d05/classrTwoSDF_1a0ebcfc65d6083066c6dd98dc8b3f093c" kindref="member">rst</ref>,</highlight></codeline>
<codeline lineno="168"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="de/d39/classrTwoOrder_1a7806d18db1fd1fb38f586f20e6d14b44" kindref="member">in_dat</ref><sp/><sp/>=&gt;<sp/><ref refid="d4/d11/classrTwoSDF_1_1str_1a662bac930fcefeb118c0fb493ac4fc0a" kindref="member">raw_out_cplx</ref>,</highlight></codeline>
<codeline lineno="169"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="de/d39/classrTwoOrder_1a3be166bb31449a4e95b74d5f66e28dd3" kindref="member">in_val</ref><sp/><sp/>=&gt;<sp/><ref refid="d4/d11/classrTwoSDF_1_1str_1aa58fe0b8e2e88e6e726563463bd6d1e5" kindref="member">data_val</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="170"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="de/d39/classrTwoOrder_1ae461aac71e83c9a9181981573a1fbade" kindref="member">out_dat</ref><sp/>=&gt;<sp/><ref refid="d4/d11/classrTwoSDF_1_1str_1ad4287f2bef88e0739c08e130caa8f33f" kindref="member">out_cplx</ref>,</highlight></codeline>
<codeline lineno="171"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="de/d39/classrTwoOrder_1a871c6adc4a6cfa475a6396d52e927bec" kindref="member">out_val</ref><sp/>=&gt;<sp/><ref refid="d4/d11/classrTwoSDF_1_1str_1ab3428e93549388685bbf9e5ee32851c5" kindref="member">raw_out_val</ref></highlight></codeline>
<codeline lineno="172"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="173"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">generate</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="174"></codeline>
<codeline lineno="175"><highlight class="comment"><sp/><sp/><sp/><sp/>------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="176"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>pipelined<sp/>FFT<sp/>output<sp/>requantization</highlight></codeline>
<codeline lineno="177"><highlight class="comment"><sp/><sp/><sp/><sp/>------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="178"><highlight class="normal"><sp/><sp/><sp/><sp/>u_requantize_re<sp/>:<sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/>casper_requantize_lib.common_requantize</highlight></codeline>
<codeline lineno="179"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="180"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_representation<sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/></highlight><highlight class="keyword">&quot;SIGNED&quot;</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="181"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_lsb_w<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d4/d11/classrTwoSDF_1_1str_1ae551d583e2d6d731b5ee7b20d68ce323" kindref="member">c_out_scale_w</ref>,</highlight></codeline>
<codeline lineno="182"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_lsb_round<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/>TRUE,</highlight></codeline>
<codeline lineno="183"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_lsb_round_clip<sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/>FALSE,</highlight></codeline>
<codeline lineno="184"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_msb_clip<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/>FALSE,</highlight></codeline>
<codeline lineno="185"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_msb_clip_symmetric<sp/><sp/>=&gt;<sp/>FALSE,</highlight></codeline>
<codeline lineno="186"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_pipeline_remove_lsb<sp/>=&gt;<sp/></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="187"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_pipeline_remove_msb<sp/>=&gt;<sp/></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="188"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_in_dat_w<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="da/d05/classrTwoSDF_1a6822fc6452580e64b4855c1a8dbca870" kindref="member">g_stage_dat_w</ref>,</highlight></codeline>
<codeline lineno="189"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_out_dat_w<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="da/d05/classrTwoSDF_1abd37b30d2940525d48f52a06e39a86b2" kindref="member">g_out_dat_w</ref></highlight></codeline>
<codeline lineno="190"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="191"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="192"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>clk<sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="da/d05/classrTwoSDF_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="193"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>clken<sp/><sp/><sp/>=&gt;<sp/>&apos;1&apos;,</highlight></codeline>
<codeline lineno="194"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>in_dat<sp/><sp/>=&gt;<sp/><ref refid="d4/d11/classrTwoSDF_1_1str_1a9df28461224dd2d6bc9b25f31d89b9b7" kindref="member">raw_out_re</ref>,</highlight></codeline>
<codeline lineno="195"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>out_dat<sp/>=&gt;<sp/><ref refid="da/d05/classrTwoSDF_1a82c0c7a12fa44ed6ab64e2a22f250c50" kindref="member">out_re</ref>,</highlight></codeline>
<codeline lineno="196"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>out_ovr<sp/>=&gt;<sp/></highlight><highlight class="keywordflow">open</highlight></codeline>
<codeline lineno="197"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="198"></codeline>
<codeline lineno="199"><highlight class="normal"><sp/><sp/><sp/><sp/>u_requantize_im<sp/>:<sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/>casper_requantize_lib.common_requantize</highlight></codeline>
<codeline lineno="200"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="201"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_representation<sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/></highlight><highlight class="keyword">&quot;SIGNED&quot;</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="202"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_lsb_w<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d4/d11/classrTwoSDF_1_1str_1ae551d583e2d6d731b5ee7b20d68ce323" kindref="member">c_out_scale_w</ref>,</highlight></codeline>
<codeline lineno="203"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_lsb_round<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/>TRUE,</highlight></codeline>
<codeline lineno="204"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_lsb_round_clip<sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/>FALSE,</highlight></codeline>
<codeline lineno="205"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_msb_clip<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/>FALSE,</highlight></codeline>
<codeline lineno="206"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_msb_clip_symmetric<sp/><sp/>=&gt;<sp/>FALSE,</highlight></codeline>
<codeline lineno="207"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_pipeline_remove_lsb<sp/>=&gt;<sp/></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="208"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_pipeline_remove_msb<sp/>=&gt;<sp/></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="209"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_in_dat_w<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="da/d05/classrTwoSDF_1a6822fc6452580e64b4855c1a8dbca870" kindref="member">g_stage_dat_w</ref>,</highlight></codeline>
<codeline lineno="210"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>g_out_dat_w<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="da/d05/classrTwoSDF_1abd37b30d2940525d48f52a06e39a86b2" kindref="member">g_out_dat_w</ref></highlight></codeline>
<codeline lineno="211"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="212"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="213"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>clk<sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="da/d05/classrTwoSDF_1a50da91b765765ac486df1b41692e962f" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="214"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>clken<sp/><sp/><sp/>=&gt;<sp/>&apos;1&apos;,</highlight></codeline>
<codeline lineno="215"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>in_dat<sp/><sp/>=&gt;<sp/><ref refid="d4/d11/classrTwoSDF_1_1str_1a2a838b5e532cba24da723eae99c4b575" kindref="member">raw_out_im</ref>,</highlight></codeline>
<codeline lineno="216"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>out_dat<sp/>=&gt;<sp/><ref refid="da/d05/classrTwoSDF_1a9a3d8e5e79d47f6a8340779ee6835937" kindref="member">out_im</ref>,</highlight></codeline>
<codeline lineno="217"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>out_ovr<sp/>=&gt;<sp/></highlight><highlight class="keywordflow">open</highlight></codeline>
<codeline lineno="218"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="219"></codeline>
<codeline lineno="220"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Valid<sp/>Output</highlight></codeline>
<codeline lineno="221"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="da/d05/classrTwoSDF_1a871c6adc4a6cfa475a6396d52e927bec" kindref="member">out_val</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d4/d11/classrTwoSDF_1_1str_1ab3428e93549388685bbf9e5ee32851c5" kindref="member">raw_out_val</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="222"></codeline>
<codeline lineno="223"><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/>str;</highlight></codeline>
    </programlisting>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/r2SDF_fft/rTwoSDF.vhd"/>
  </compounddef>
</doxygen>
