vendor_name = ModelSim
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/nios2_bemicro_system.qip
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/nios2_bemicro_system.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_irq_clock_crosser.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_irq_mapper.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_1.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_1_rsp_mux.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_1_rsp_demux.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_1_cmd_mux.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_1_cmd_demux.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_1_router_001.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_1_router.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_0.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_0_avalon_st_adapter_007.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_std_synchronizer_nocut.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_0_rsp_demux_003.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_0_rsp_demux_001.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_0_router_009.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_0_router_003.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_0_router_002.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_0_router_001.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_mm_interconnect_0_router.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_onchip_flash_util.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_onchip_flash.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_onchip_flash.sdc
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/rtl/altera_onchip_flash_block.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_timer.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sysid.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_spi_accelerometer.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_avalon_dc_fifo.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_avalon_dc_fifo.sdc
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram_pll.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_sdram.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_onchip_ram.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_nios2_cpu.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_nios2_cpu_cpu.sdc
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_nios2_cpu_cpu.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_nios2_cpu_cpu_ociram_default_contents.mif
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_nios2_cpu_cpu_rf_ram_a.mif
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_nios2_cpu_cpu_rf_ram_b.mif
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_nios2_cpu_cpu_test_bench.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_modular_adc.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_modular_adc_sample_store.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_modular_adc_sample_store_ram.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_modular_adc_sequencer.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_modular_adc_sequencer_csr.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_modular_adc_control.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_modular_adc_control_fsm.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/chsel_code_converter_sw_to_hw.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/altera_modular_adc_control.sdc
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_led_pio.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_jtag_uart.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_opencores.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_top.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_defines.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_byte_ctrl.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/i2c_master_bit_ctrl.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_button_pio.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/nios2_bemicro_system/synthesis/submodules/nios2_bemicro_system_adc_pll.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.sdc
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/bemicro_m10_nios2_top.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/scfifo_9621.tdf
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/a_dpfifo_bb01.tdf
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/a_fefifo_7cf.tdf
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/cntr_337.tdf
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/altsyncram_dtn1.tdf
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/cntr_n2b.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/scfifo_ds61.tdf
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/a_dpfifo_3o41.tdf
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/a_fefifo_c6e.tdf
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/altsyncram_rqn1.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/altsyncram_v5s1.tdf
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/altsyncram_s0c1.tdf
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/altsyncram_0n61.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/altsyncram_gj81.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/ip/sld1c6c7fc3/alt_sld_fab.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/ip/sld1c6c7fc3/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/ip/sld1c6c7fc3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/ip/sld1c6c7fc3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/ip/sld1c6c7fc3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/ip/sld1c6c7fc3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/altsyncram_c7c1.tdf
source_file = 1, C:/Users/spraman/Desktop/BeMicro_SDRAM/Bemicro_m10_embedded_lab_14_0/bemicro_m10_embedded_lab_14_0/db/altsyncram_mac1.tdf
design_name = bemicro_m10_nios2_top
instance = comp, \USER_LED[1]~output , USER_LED[1]~output, bemicro_m10_nios2_top, 1
instance = comp, \USER_LED[2]~output , USER_LED[2]~output, bemicro_m10_nios2_top, 1
instance = comp, \USER_LED[3]~output , USER_LED[3]~output, bemicro_m10_nios2_top, 1
instance = comp, \USER_LED[4]~output , USER_LED[4]~output, bemicro_m10_nios2_top, 1
instance = comp, \USER_LED[5]~output , USER_LED[5]~output, bemicro_m10_nios2_top, 1
instance = comp, \USER_LED[6]~output , USER_LED[6]~output, bemicro_m10_nios2_top, 1
instance = comp, \USER_LED[7]~output , USER_LED[7]~output, bemicro_m10_nios2_top, 1
instance = comp, \USER_LED[8]~output , USER_LED[8]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_A[0]~output , SDRAM_A[0]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_A[1]~output , SDRAM_A[1]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_A[2]~output , SDRAM_A[2]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_A[3]~output , SDRAM_A[3]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_A[4]~output , SDRAM_A[4]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_A[5]~output , SDRAM_A[5]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_A[6]~output , SDRAM_A[6]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_A[7]~output , SDRAM_A[7]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_A[8]~output , SDRAM_A[8]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_A[9]~output , SDRAM_A[9]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_A[10]~output , SDRAM_A[10]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_A[11]~output , SDRAM_A[11]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_A[12]~output , SDRAM_A[12]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_BA[0]~output , SDRAM_BA[0]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_BA[1]~output , SDRAM_BA[1]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_CASN~output , SDRAM_CASN~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_CKE~output , SDRAM_CKE~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_CSN~output , SDRAM_CSN~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQM[0]~output , SDRAM_DQM[0]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQM[1]~output , SDRAM_DQM[1]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_RASN~output , SDRAM_RASN~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_WEN~output , SDRAM_WEN~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_CLK~output , SDRAM_CLK~output, bemicro_m10_nios2_top, 1
instance = comp, \ADXL362_MOSI~output , ADXL362_MOSI~output, bemicro_m10_nios2_top, 1
instance = comp, \ADXL362_SCLK~output , ADXL362_SCLK~output, bemicro_m10_nios2_top, 1
instance = comp, \ADXL362_CSn~output , ADXL362_CSn~output, bemicro_m10_nios2_top, 1
instance = comp, \SFLASH_DCLK~output , SFLASH_DCLK~output, bemicro_m10_nios2_top, 1
instance = comp, \SFLASH_CSn~output , SFLASH_CSn~output, bemicro_m10_nios2_top, 1
instance = comp, \SFLASH_ASDI~output , SFLASH_ASDI~output, bemicro_m10_nios2_top, 1
instance = comp, \AD5681R_LDACn~output , AD5681R_LDACn~output, bemicro_m10_nios2_top, 1
instance = comp, \AD5681R_RSTn~output , AD5681R_RSTn~output, bemicro_m10_nios2_top, 1
instance = comp, \AD5681R_SCL~output , AD5681R_SCL~output, bemicro_m10_nios2_top, 1
instance = comp, \AD5681R_SDA~output , AD5681R_SDA~output, bemicro_m10_nios2_top, 1
instance = comp, \AD5681R_SYNCn~output , AD5681R_SYNCn~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[0]~output , SDRAM_DQ[0]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[1]~output , SDRAM_DQ[1]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[2]~output , SDRAM_DQ[2]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[3]~output , SDRAM_DQ[3]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[4]~output , SDRAM_DQ[4]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[5]~output , SDRAM_DQ[5]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[6]~output , SDRAM_DQ[6]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[7]~output , SDRAM_DQ[7]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[8]~output , SDRAM_DQ[8]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[9]~output , SDRAM_DQ[9]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[10]~output , SDRAM_DQ[10]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[11]~output , SDRAM_DQ[11]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[12]~output , SDRAM_DQ[12]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[13]~output , SDRAM_DQ[13]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[14]~output , SDRAM_DQ[14]~output, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[15]~output , SDRAM_DQ[15]~output, bemicro_m10_nios2_top, 1
instance = comp, \ADT7420_SCL~output , ADT7420_SCL~output, bemicro_m10_nios2_top, 1
instance = comp, \ADT7420_SDA~output , ADT7420_SDA~output, bemicro_m10_nios2_top, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, bemicro_m10_nios2_top, 1
instance = comp, \SYS_CLK~input , SYS_CLK~input, bemicro_m10_nios2_top, 1
instance = comp, \SYS_CLK~inputclkctrl , SYS_CLK~inputclkctrl, bemicro_m10_nios2_top, 1
instance = comp, \reset_sync_n[0]~feeder , reset_sync_n[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \PB[1]~input , PB[1]~input, bemicro_m10_nios2_top, 1
instance = comp, \PB[4]~input , PB[4]~input, bemicro_m10_nios2_top, 1
instance = comp, \async_reset_n~0 , async_reset_n~0, bemicro_m10_nios2_top, 1
instance = comp, \async_reset_n~0clkctrl , async_reset_n~0clkctrl, bemicro_m10_nios2_top, 1
instance = comp, \reset_sync_n[0] , reset_sync_n[0], bemicro_m10_nios2_top, 1
instance = comp, \reset_sync_n[1]~feeder , reset_sync_n[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \reset_sync_n[1] , reset_sync_n[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, bemicro_m10_nios2_top, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, bemicro_m10_nios2_top, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , u0|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \~GND , ~GND, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~9, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~10, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~11, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~10, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|ir[1]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|ir[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~5, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~6, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~2, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~4, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_uir~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_uir~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|sync2_uir , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|sync2_uir, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jxuir~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jxuir~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jxuir , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jxuir, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|ir[1] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|ir[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~30 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~30, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~9, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[37]~29 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[37]~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[37] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[37], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~28 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[36] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[36], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|Mux37~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|Mux37~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|DRsize.100~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|DRsize.100~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|DRsize.100 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|DRsize.100, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[35]~6 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[35]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~22 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|reset_n_reg1~feeder , u0|ufm_flash|avmm_csr_controller|reset_n_reg1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|reset_n_reg1 , u0|ufm_flash|avmm_csr_controller|reset_n_reg1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|reset_n_reg2 , u0|ufm_flash|avmm_csr_controller|reset_n_reg2, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|sink_in_reset~feeder , u0|slow_periph_bridge|cmd_fifo|sink_in_reset~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|sink_in_reset , u0|slow_periph_bridge|cmd_fifo|sink_in_reset, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][87] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][87], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|comb~0 , u0|mm_interconnect_0|sdram_s1_agent|comb~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~4 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~43 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~43, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][59] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][59], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~48 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~48, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][59]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][59]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][59] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][59], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~44 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~44, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][59] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][59], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][59] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][59], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][59] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][59], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][59] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][59], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][59] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][59], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][59] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][59], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[5]~input , SDRAM_DQ[5]~input, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|za_data[5] , u0|sdram|za_data[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Add0~0 , u0|sdram|Add0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter[0] , u0|sdram|refresh_counter[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Add0~2 , u0|sdram|Add0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter~7 , u0|sdram|refresh_counter~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter[1] , u0|sdram|refresh_counter[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Add0~4 , u0|sdram|Add0~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter~6 , u0|sdram|refresh_counter~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter[2] , u0|sdram|refresh_counter[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Add0~6 , u0|sdram|Add0~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter~5 , u0|sdram|refresh_counter~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter[3] , u0|sdram|refresh_counter[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Add0~8 , u0|sdram|Add0~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter~4 , u0|sdram|refresh_counter~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter[4] , u0|sdram|refresh_counter[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Add0~10 , u0|sdram|Add0~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter[5] , u0|sdram|refresh_counter[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Add0~12 , u0|sdram|Add0~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter[6]~13 , u0|sdram|refresh_counter[6]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter[6] , u0|sdram|refresh_counter[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Add0~14 , u0|sdram|Add0~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter[7] , u0|sdram|refresh_counter[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Add0~16 , u0|sdram|Add0~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter~3 , u0|sdram|refresh_counter~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter[8] , u0|sdram|refresh_counter[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Equal0~1 , u0|sdram|Equal0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Equal0~2 , u0|sdram|Equal0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Add0~18 , u0|sdram|Add0~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter~2 , u0|sdram|refresh_counter~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter[9] , u0|sdram|refresh_counter[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Add0~20 , u0|sdram|Add0~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter[10]~10 , u0|sdram|refresh_counter[10]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter[10] , u0|sdram|refresh_counter[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Add0~22 , u0|sdram|Add0~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter~1 , u0|sdram|refresh_counter~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter[11] , u0|sdram|refresh_counter[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Add0~24 , u0|sdram|Add0~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter~0 , u0|sdram|refresh_counter~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_counter[12] , u0|sdram|refresh_counter[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Equal0~0 , u0|sdram|Equal0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Equal0~3 , u0|sdram|Equal0~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector15~2 , u0|sdram|Selector15~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector15~3 , u0|sdram|Selector15~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_count[0] , u0|sdram|i_count[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector14~0 , u0|sdram|Selector14~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector13~1 , u0|sdram|Selector13~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector14~1 , u0|sdram|Selector14~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_count[1] , u0|sdram|i_count[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector13~0 , u0|sdram|Selector13~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector6~0 , u0|sdram|Selector6~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_refs[0] , u0|sdram|i_refs[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector5~0 , u0|sdram|Selector5~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_refs[1] , u0|sdram|i_refs[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector4~0 , u0|sdram|Selector4~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector4~1 , u0|sdram|Selector4~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_refs[2] , u0|sdram|i_refs[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector18~1 , u0|sdram|Selector18~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector16~0 , u0|sdram|Selector16~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector16~1 , u0|sdram|Selector16~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_next.010 , u0|sdram|i_next.010, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector9~1 , u0|sdram|Selector9~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_state.010 , u0|sdram|i_state.010, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector13~2 , u0|sdram|Selector13~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_count[2] , u0|sdram|i_count[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector9~0 , u0|sdram|Selector9~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_next.000~0 , u0|sdram|i_next.000~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_next.000 , u0|sdram|i_next.000, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector7~0 , u0|sdram|Selector7~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_state.000 , u0|sdram|i_state.000, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector8~0 , u0|sdram|Selector8~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_state.001 , u0|sdram|i_state.001, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector10~0 , u0|sdram|Selector10~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector10~1 , u0|sdram|Selector10~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_state.011 , u0|sdram|i_state.011, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector18~0 , u0|sdram|Selector18~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector18~2 , u0|sdram|Selector18~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_next.111 , u0|sdram|i_next.111, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector12~0 , u0|sdram|Selector12~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_state.111 , u0|sdram|i_state.111, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|WideOr6~0 , u0|sdram|WideOr6~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector17~0 , u0|sdram|Selector17~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_next.101 , u0|sdram|i_next.101, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_state.101~0 , u0|sdram|i_state.101~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_state.101 , u0|sdram|i_state.101, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|init_done~0 , u0|sdram|init_done~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|init_done , u0|sdram|init_done, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector25~4 , u0|sdram|Selector25~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_006|saved_grant[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|update_grant~0 , u0|mm_interconnect_0|cmd_mux_006|update_grant~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress , u0|mm_interconnect_0|cmd_mux_006|packet_in_progress, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[7]~input , SDRAM_DQ[7]~input, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|za_data[7] , u0|sdram|za_data[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[22]~0 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[22]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_002|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|r_sync_rst_chain[3] , u0|rst_controller_002|r_sync_rst_chain[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|r_sync_rst_chain~1 , u0|rst_controller_002|r_sync_rst_chain~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|r_sync_rst_chain[2] , u0|rst_controller_002|r_sync_rst_chain[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|always2~0 , u0|rst_controller_002|always2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|r_early_rst , u0|rst_controller_002|r_early_rst, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_instruction_master_agent|cp_valid , u0|mm_interconnect_0|nios2_cpu_instruction_master_agent|cp_valid, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Equal2~0 , u0|ufm_flash|avmm_data_controller|Equal2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|always9~0 , u0|ufm_flash|avmm_data_controller|always9~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_mem16~0 , u0|nios2_cpu|cpu|D_ctrl_mem16~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_mem16~1 , u0|nios2_cpu|cpu|D_ctrl_mem16~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 , u0|mm_interconnect_0|rsp_mux_001|src_payload~0, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[6]~input , SDRAM_DQ[6]~input, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|za_data[6] , u0|sdram|za_data[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6], bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[8]~input , SDRAM_DQ[8]~input, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|za_data[8] , u0|sdram|za_data[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][65] , u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][65], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][65] , u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][65], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][86] , u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[1][86], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][86]~feeder , u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][86]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][86] , u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem[0][86], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_006|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_006|src1_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~18 , u0|mm_interconnect_0|cmd_mux_006|src_payload~18, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[9]~input , SDRAM_DQ[9]~input, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|za_data[9] , u0|sdram|za_data[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|ir[0] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|ir[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_udr~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_bemicro_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_udr~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|sync2_udr~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|sync2_udr~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|sync2_udr , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|sync2_udr, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|enable_action_strobe~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|enable_action_strobe~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|enable_action_strobe , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|enable_action_strobe, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~19 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~19, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[10]~input , SDRAM_DQ[10]~input, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|za_data[10] , u0|sdram|za_data[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_state~26 , u0|ufm_flash|avmm_data_controller|write_state~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_state.WRITE_STATE_ADDR , u0|ufm_flash|avmm_data_controller|write_state.WRITE_STATE_ADDR, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector10~4 , u0|ufm_flash|avmm_data_controller|Selector10~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_state.WRITE_STATE_WRITE , u0|ufm_flash|avmm_data_controller|write_state.WRITE_STATE_WRITE, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state~40 , u0|ufm_flash|avmm_data_controller|erase_state~40, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state.ERASE_STATE_ADDR , u0|ufm_flash|avmm_data_controller|erase_state.ERASE_STATE_ADDR, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state~30 , u0|ufm_flash|avmm_data_controller|erase_state~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state~32 , u0|ufm_flash|avmm_data_controller|erase_state~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state~21 , u0|ufm_flash|avmm_data_controller|erase_state~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state~28 , u0|ufm_flash|avmm_data_controller|erase_state~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state~36 , u0|ufm_flash|avmm_data_controller|erase_state~36, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state~34 , u0|ufm_flash|avmm_data_controller|erase_state~34, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state~37 , u0|ufm_flash|avmm_data_controller|erase_state~37, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state.ERASE_STATE_RESET , u0|ufm_flash|avmm_data_controller|erase_state.ERASE_STATE_RESET, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector62~0 , u0|ufm_flash|avmm_data_controller|Selector62~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state~22 , u0|ufm_flash|avmm_data_controller|erase_state~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_xe_ye , u0|ufm_flash|avmm_data_controller|flash_xe_ye, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_se_neg_reg~0 , u0|ufm_flash|avmm_data_controller|flash_se_neg_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_se_neg_reg , u0|ufm_flash|avmm_data_controller|flash_se_neg_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[0]~0 , u0|nios2_cpu|cpu|F_pc_plus_one[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[0]~27 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[0]~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[0] , u0|nios2_cpu|cpu|F_pc[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[38] , u0|mm_interconnect_0|cmd_mux_001|src_data[38], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[0]~0 , u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector102~0 , u0|ufm_flash|avmm_data_controller|Selector102~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[0] , u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[0]~0 , u0|ufm_flash|avmm_data_controller|flash_page_addr[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~12 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|csr_status_busy~1 , u0|ufm_flash|avmm_data_controller|csr_status_busy~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|csr_status_busy[0] , u0|ufm_flash|avmm_data_controller|csr_status_busy[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|modular_adc_sequencer_csr_agent_rsp_fifo|write~1 , u0|mm_interconnect_0|modular_adc_sequencer_csr_agent_rsp_fifo|write~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_agent|m0_write~0 , u0|mm_interconnect_0|ufm_flash_csr_agent|m0_write~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|wait_latency_counter~0 , u0|mm_interconnect_0|ufm_flash_csr_translator|wait_latency_counter~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|wait_latency_counter[0] , u0|mm_interconnect_0|ufm_flash_csr_translator|wait_latency_counter[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|Add0~0 , u0|mm_interconnect_0|ufm_flash_csr_translator|Add0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|wait_latency_counter~1 , u0|mm_interconnect_0|ufm_flash_csr_translator|wait_latency_counter~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|wait_latency_counter[1] , u0|mm_interconnect_0|ufm_flash_csr_translator|wait_latency_counter[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|ufm_flash_csr_agent_rsp_fifo|write~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_agent_rsp_fifo|write~1 , u0|mm_interconnect_0|ufm_flash_csr_agent_rsp_fifo|write~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|ufm_flash_csr_translator|read_latency_shift_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|ufm_flash_csr_agent_rsp_fifo|mem_used[0]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|ufm_flash_csr_agent_rsp_fifo|mem_used[0], bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[15]~input , SDRAM_DQ[15]~input, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|za_data[15] , u0|sdram|za_data[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload[0] , u0|mm_interconnect_0|cmd_mux_007|src_payload[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][90], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|rp_valid , u0|mm_interconnect_0|sdram_s1_agent|rp_valid, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~6 , u0|mm_interconnect_0|rsp_mux|src_data[15]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_mem8~0 , u0|nios2_cpu|cpu|D_ctrl_mem8~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_byteenable[3]~0 , u0|nios2_cpu|cpu|d_byteenable[3]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~4 , u0|nios2_cpu|cpu|Equal0~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~2 , u0|nios2_cpu|cpu|Equal0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_br_cmp~2 , u0|nios2_cpu|cpu|D_ctrl_br_cmp~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~1 , u0|nios2_cpu|cpu|Equal0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_op_cmpge~0 , u0|nios2_cpu|cpu|D_op_cmpge~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_br_nxt~0 , u0|nios2_cpu|cpu|R_ctrl_br_nxt~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_br_nxt~1 , u0|nios2_cpu|cpu|R_ctrl_br_nxt~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[1]~2 , u0|nios2_cpu|cpu|F_pc_plus_one[1]~2, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[0]~input , SDRAM_DQ[0]~input, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|za_data[0] , u0|sdram|za_data[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][86] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][86], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][86]~feeder , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][86]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|write~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|read_latency_shift_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|read_latency_shift_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][86] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][86], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][65] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][65], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][65]~feeder , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][65]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][65] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][65], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_002|src1_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[10]~58 , u0|nios2_cpu|cpu|F_iw[10]~58, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[3]~input , SDRAM_DQ[3]~input, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|za_data[3] , u0|sdram|za_data[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~1 , u0|mm_interconnect_0|rsp_mux|src_data[3]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal6~1 , u0|mm_interconnect_0|router|Equal6~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_agent|always2~0 , u0|mm_interconnect_0|nios2_cpu_data_master_agent|always2~0, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[11]~input , SDRAM_DQ[11]~input, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|za_data[11] , u0|sdram|za_data[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[2]~4 , u0|nios2_cpu|cpu|F_pc_plus_one[2]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[3]~6 , u0|nios2_cpu|cpu|F_pc_plus_one[3]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram_pll|sd1|pll7 , u0|sdram_pll|sd1|pll7, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram_pll|sd1|wire_pll7_clk[2]~clkctrl , u0|sdram_pll|sd1|wire_pll7_clk[2]~clkctrl, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[12]~input , SDRAM_DQ[12]~input, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|za_data[12] , u0|sdram|za_data[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[4]~8 , u0|nios2_cpu|cpu|F_pc_plus_one[4]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[4]~23 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[4]~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[4] , u0|nios2_cpu|cpu|F_pc[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[42] , u0|mm_interconnect_0|cmd_mux_001|src_data[42], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[8]~16 , u0|nios2_cpu|cpu|F_pc_plus_one[8]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[9]~18 , u0|nios2_cpu|cpu|F_pc_plus_one[9]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[10]~20 , u0|nios2_cpu|cpu|F_pc_plus_one[10]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_jmp_direct~0 , u0|nios2_cpu|cpu|D_ctrl_jmp_direct~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_jmp_direct~1 , u0|nios2_cpu|cpu|D_ctrl_jmp_direct~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_jmp_direct , u0|nios2_cpu|cpu|R_ctrl_jmp_direct, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_st~0 , u0|nios2_cpu|cpu|D_ctrl_st~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_st , u0|nios2_cpu|cpu|R_ctrl_st, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_valid_from_R~0 , u0|nios2_cpu|cpu|E_valid_from_R~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_cnt[0]~5 , u0|nios2_cpu|cpu|E_shift_rot_cnt[0]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[6]~83 , u0|nios2_cpu|cpu|F_iw[6]~83, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_br , u0|nios2_cpu|cpu|R_ctrl_br, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~11 , u0|nios2_cpu|cpu|Equal0~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~3 , u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~8 , u0|nios2_cpu|cpu|Equal62~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~11 , u0|nios2_cpu|cpu|Equal62~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_retaddr~0 , u0|nios2_cpu|cpu|D_ctrl_retaddr~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~14 , u0|nios2_cpu|cpu|Equal62~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~13 , u0|nios2_cpu|cpu|Equal62~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_retaddr~1 , u0|nios2_cpu|cpu|D_ctrl_retaddr~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~4 , u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~10 , u0|nios2_cpu|cpu|Equal0~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_op_opx_rsv17~0 , u0|nios2_cpu|cpu|D_op_opx_rsv17~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~19 , u0|nios2_cpu|cpu|D_ctrl_exception~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~6 , u0|nios2_cpu|cpu|Equal62~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~5 , u0|nios2_cpu|cpu|Equal62~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~18 , u0|nios2_cpu|cpu|D_ctrl_exception~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~9 , u0|nios2_cpu|cpu|Equal62~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~20 , u0|nios2_cpu|cpu|D_ctrl_exception~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~12 , u0|nios2_cpu|cpu|Equal62~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~23 , u0|nios2_cpu|cpu|D_ctrl_exception~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~21 , u0|nios2_cpu|cpu|D_ctrl_exception~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~16 , u0|nios2_cpu|cpu|Equal0~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~10 , u0|nios2_cpu|cpu|Equal62~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~4 , u0|nios2_cpu|cpu|Equal62~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~13 , u0|nios2_cpu|cpu|D_ctrl_exception~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~2 , u0|nios2_cpu|cpu|Equal62~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_op_opx_rsv00~2 , u0|nios2_cpu|cpu|D_op_opx_rsv00~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~15 , u0|nios2_cpu|cpu|D_ctrl_exception~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~16 , u0|nios2_cpu|cpu|D_ctrl_exception~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~14 , u0|nios2_cpu|cpu|D_ctrl_exception~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~17 , u0|nios2_cpu|cpu|D_ctrl_exception~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~5 , u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_implicit_dst_eretaddr~7 , u0|nios2_cpu|cpu|D_ctrl_implicit_dst_eretaddr~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_retaddr~2 , u0|nios2_cpu|cpu|D_ctrl_retaddr~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_retaddr~3 , u0|nios2_cpu|cpu|D_ctrl_retaddr~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_retaddr~4 , u0|nios2_cpu|cpu|D_ctrl_retaddr~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~12 , u0|nios2_cpu|cpu|Equal0~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~13 , u0|nios2_cpu|cpu|Equal0~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_alu_force_xor~14 , u0|nios2_cpu|cpu|D_ctrl_alu_force_xor~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~14 , u0|nios2_cpu|cpu|Equal0~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~0 , u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_retaddr~5 , u0|nios2_cpu|cpu|D_ctrl_retaddr~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_retaddr~6 , u0|nios2_cpu|cpu|D_ctrl_retaddr~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_retaddr~7 , u0|nios2_cpu|cpu|D_ctrl_retaddr~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_retaddr , u0|nios2_cpu|cpu|R_ctrl_retaddr, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1~17 , u0|nios2_cpu|cpu|R_src1~17, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[13]~input , SDRAM_DQ[13]~input, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|za_data[13] , u0|sdram|za_data[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[5]~10 , u0|nios2_cpu|cpu|F_pc_plus_one[5]~10, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[14]~input , SDRAM_DQ[14]~input, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|za_data[14] , u0|sdram|za_data[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[39] , u0|mm_interconnect_0|cmd_mux_001|src_data[39], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add0~0 , u0|ufm_flash|avmm_data_controller|Add0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector101~0 , u0|ufm_flash|avmm_data_controller|Selector101~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[13]~4 , u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[13]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[1] , u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add0~2 , u0|ufm_flash|avmm_data_controller|Add0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector100~0 , u0|ufm_flash|avmm_data_controller|Selector100~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[2] , u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add0~4 , u0|ufm_flash|avmm_data_controller|Add0~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add0~6 , u0|ufm_flash|avmm_data_controller|Add0~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add0~8 , u0|ufm_flash|avmm_data_controller|Add0~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector97~0 , u0|ufm_flash|avmm_data_controller|Selector97~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[5] , u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add0~10 , u0|ufm_flash|avmm_data_controller|Add0~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector96~0 , u0|ufm_flash|avmm_data_controller|Selector96~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[6] , u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add0~12 , u0|ufm_flash|avmm_data_controller|Add0~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_op_opx_rsv63~0 , u0|nios2_cpu|cpu|D_op_opx_rsv63~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_unsigned_lo_imm16~2 , u0|nios2_cpu|cpu|D_ctrl_unsigned_lo_imm16~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_unsigned_lo_imm16~5 , u0|nios2_cpu|cpu|D_ctrl_unsigned_lo_imm16~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~15 , u0|nios2_cpu|cpu|Equal0~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_use_imm~0 , u0|nios2_cpu|cpu|R_src2_use_imm~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_use_imm~1 , u0|nios2_cpu|cpu|R_src2_use_imm~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_use_imm , u0|nios2_cpu|cpu|R_src2_use_imm, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|cmd_rd_en~2 , u0|modular_adc|sequencer_internal|u_seq_csr|cmd_rd_en~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_control_access~0 , u0|ufm_flash|avmm_csr_controller|csr_control_access~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_control_access , u0|ufm_flash|avmm_csr_controller|csr_control_access, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~18 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[6] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[6]~19 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[6]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[6] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|out_rd_ptr[2]~feeder , u0|slow_periph_bridge|rsp_fifo|out_rd_ptr[2]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|out_rd_ptr[2] , u0|slow_periph_bridge|rsp_fifo|out_rd_ptr[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|Add1~0 , u0|slow_periph_bridge|rsp_fifo|Add1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|out_rd_ptr[0] , u0|slow_periph_bridge|rsp_fifo|out_rd_ptr[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|Add1~2 , u0|slow_periph_bridge|rsp_fifo|Add1~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|out_rd_ptr[1] , u0|slow_periph_bridge|rsp_fifo|out_rd_ptr[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|Add1~4 , u0|slow_periph_bridge|rsp_fifo|Add1~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|next_in_wr_ptr[0]~6 , u0|slow_periph_bridge|cmd_fifo|next_in_wr_ptr[0]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|in_wr_ptr[0] , u0|slow_periph_bridge|cmd_fifo|in_wr_ptr[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|next_in_wr_ptr[1]~7 , u0|slow_periph_bridge|cmd_fifo|next_in_wr_ptr[1]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|in_wr_ptr[1] , u0|slow_periph_bridge|cmd_fifo|in_wr_ptr[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|Add0~2 , u0|slow_periph_bridge|cmd_fifo|Add0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|in_wr_ptr_gray[0] , u0|slow_periph_bridge|cmd_fifo|in_wr_ptr_gray[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[0].u|din_s1 , u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[0].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[0].u|dreg[0]~feeder , u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[0].u|dreg[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[0].u|dreg[0] , u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[0].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|out_rd_ptr[1] , u0|slow_periph_bridge|cmd_fifo|out_rd_ptr[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|Add0~0 , u0|slow_periph_bridge|cmd_fifo|Add0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|next_in_wr_ptr[2]~8 , u0|slow_periph_bridge|cmd_fifo|next_in_wr_ptr[2]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|in_wr_ptr[2] , u0|slow_periph_bridge|cmd_fifo|in_wr_ptr[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|out_rd_ptr[2] , u0|slow_periph_bridge|cmd_fifo|out_rd_ptr[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rst1~feeder , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rst1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rst1 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rst1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[2] , u0|nios2_cpu|cpu|d_writedata[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[3] , u0|nios2_cpu|cpu|d_writedata[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[5]~feeder , u0|nios2_cpu|cpu|d_writedata[5]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[5] , u0|nios2_cpu|cpu|d_writedata[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result~0 , u0|nios2_cpu|cpu|E_alu_result~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[7]~79 , u0|nios2_cpu|cpu|F_iw[7]~79, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[8]~18 , u0|nios2_cpu|cpu|W_rf_wr_data[8]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|mode[1]~feeder , u0|modular_adc|sequencer_internal|u_seq_csr|mode[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_src_imm5_shift_rot~0 , u0|nios2_cpu|cpu|D_ctrl_src_imm5_shift_rot~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_src_imm5_shift_rot~1 , u0|nios2_cpu|cpu|D_ctrl_src_imm5_shift_rot~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_src_imm5_shift_rot , u0|nios2_cpu|cpu|R_ctrl_src_imm5_shift_rot, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo~12 , u0|nios2_cpu|cpu|R_src2_lo~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_hi_imm16~0 , u0|nios2_cpu|cpu|D_ctrl_hi_imm16~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_hi_imm16~1 , u0|nios2_cpu|cpu|D_ctrl_hi_imm16~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_hi_imm16 , u0|nios2_cpu|cpu|R_ctrl_hi_imm16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~7 , u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_uncond_cti_non_br~1 , u0|nios2_cpu|cpu|D_ctrl_uncond_cti_non_br~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~1 , u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~2 , u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~6 , u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~8 , u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_force_src2_zero , u0|nios2_cpu|cpu|R_ctrl_force_src2_zero, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[4]~11 , u0|nios2_cpu|cpu|R_src2_lo[4]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[4]~13 , u0|nios2_cpu|cpu|R_src2_lo[4]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[4] , u0|nios2_cpu|cpu|E_src2[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~20 , u0|nios2_cpu|cpu|Add1~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[10]~15 , u0|nios2_cpu|cpu|E_src2[10]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[10]~5 , u0|nios2_cpu|cpu|R_src2_lo[10]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[10] , u0|nios2_cpu|cpu|E_src2[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~22 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[10] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[10]~0 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[10]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[10] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector64~0 , u0|ufm_flash|avmm_data_controller|Selector64~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector63~0 , u0|ufm_flash|avmm_data_controller|Selector63~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_read_state , u0|ufm_flash|avmm_data_controller|avmm_read_state, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector64~1 , u0|ufm_flash|avmm_data_controller|Selector64~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_readdata_ready , u0|ufm_flash|avmm_data_controller|avmm_readdata_ready, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|data_count~2 , u0|ufm_flash|avmm_data_controller|data_count~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|data_count~5 , u0|ufm_flash|avmm_data_controller|data_count~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|data_count[0]~8 , u0|ufm_flash|avmm_data_controller|data_count[0]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|data_count[1] , u0|ufm_flash|avmm_data_controller|data_count[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|data_count~7 , u0|ufm_flash|avmm_data_controller|data_count~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|data_count[2] , u0|ufm_flash|avmm_data_controller|data_count[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|data_count[0]~4 , u0|ufm_flash|avmm_data_controller|data_count[0]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|data_count~6 , u0|ufm_flash|avmm_data_controller|data_count~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|data_count[0] , u0|ufm_flash|avmm_data_controller|data_count[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|LessThan2~0 , u0|ufm_flash|avmm_data_controller|LessThan2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector65~0 , u0|ufm_flash|avmm_data_controller|Selector65~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin_align_reg[0] , u0|ufm_flash|avmm_data_controller|flash_ardin_align_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg~6 , u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin_align_backup_reg~3 , u0|ufm_flash|avmm_data_controller|flash_ardin_align_backup_reg~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin_align_backup_reg~2 , u0|ufm_flash|avmm_data_controller|flash_ardin_align_backup_reg~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin_align_backup_reg[0] , u0|ufm_flash|avmm_data_controller|flash_ardin_align_backup_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add6~1 , u0|ufm_flash|avmm_data_controller|Add6~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add6~2 , u0|ufm_flash|avmm_data_controller|Add6~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add6~4 , u0|ufm_flash|avmm_data_controller|Add6~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add6~6 , u0|ufm_flash|avmm_data_controller|Add6~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add6~8 , u0|ufm_flash|avmm_data_controller|Add6~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg~4 , u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg~5 , u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg[0]~8 , u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg[0]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_burstcount_input_reg[0]~0 , u0|ufm_flash|avmm_data_controller|avmm_burstcount_input_reg[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_burstcount_input_reg[0] , u0|ufm_flash|avmm_data_controller|avmm_burstcount_input_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg[0]~7 , u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg[0]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg[0]~9 , u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg[0]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg[0] , u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg~10 , u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg[0]~12 , u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg[0]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg[1] , u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg~2 , u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg~3 , u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg[2] , u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Equal6~0 , u0|ufm_flash|avmm_data_controller|Equal6~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg~11 , u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg[3] , u0|ufm_flash|avmm_data_controller|avmm_burstcount_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|data_count~3 , u0|ufm_flash|avmm_data_controller|data_count~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_read_valid_state , u0|ufm_flash|avmm_data_controller|avmm_read_valid_state, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_readdatavalid_reg~0 , u0|ufm_flash|avmm_data_controller|avmm_readdatavalid_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_readdatavalid_reg , u0|ufm_flash|avmm_data_controller|avmm_readdatavalid_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem[1][86] , u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem[1][86], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem[0][86]~feeder , u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem[0][86]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_waitrequest~2 , u0|ufm_flash|avmm_data_controller|avmm_waitrequest~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem_used[0]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent|local_read~0 , u0|mm_interconnect_0|ufm_flash_data_agent|local_read~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem_used[0]~5 , u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem_used[0]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem_used[0]~6 , u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem_used[0]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem_used[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem_used[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem[0][86] , u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem[0][86], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_001|src0_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_006|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_006|src0_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[1]~input , SDRAM_DQ[1]~input, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|za_data[1] , u0|sdram|za_data[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|cur_a_addr[10]~17 , u0|ufm_flash|avmm_data_controller|cur_a_addr[10]~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|cur_a_addr[10]~25 , u0|ufm_flash|avmm_data_controller|cur_a_addr[10]~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[9]~13 , u0|nios2_cpu|cpu|E_st_data[9]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[9] , u0|nios2_cpu|cpu|d_writedata[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~21 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[9] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[47] , u0|mm_interconnect_0|cmd_mux_001|src_data[47], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add0~14 , u0|ufm_flash|avmm_data_controller|Add0~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add0~16 , u0|ufm_flash|avmm_data_controller|Add0~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector93~0 , u0|ufm_flash|avmm_data_controller|Selector93~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[9] , u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|cur_a_addr[9]~16 , u0|ufm_flash|avmm_data_controller|cur_a_addr[9]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|cur_a_addr[9]~24 , u0|ufm_flash|avmm_data_controller|cur_a_addr[9]~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|address_convertor|Add0~0 , u0|ufm_flash|avmm_data_controller|address_convertor|Add0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|address_convertor|Add0~2 , u0|ufm_flash|avmm_data_controller|address_convertor|Add0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr~10 , u0|ufm_flash|avmm_data_controller|flash_page_addr~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[10] , u0|ufm_flash|avmm_data_controller|flash_page_addr[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[10]~10 , u0|ufm_flash|avmm_data_controller|flash_ardin[10]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[11]~22 , u0|nios2_cpu|cpu|F_pc_plus_one[11]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[11]~15 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[11]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[11] , u0|nios2_cpu|cpu|F_pc[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[49] , u0|mm_interconnect_0|cmd_mux_001|src_data[49], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add0~18 , u0|ufm_flash|avmm_data_controller|Add0~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add0~20 , u0|ufm_flash|avmm_data_controller|Add0~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector91~0 , u0|ufm_flash|avmm_data_controller|Selector91~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[11] , u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|cur_a_addr[11]~18 , u0|ufm_flash|avmm_data_controller|cur_a_addr[11]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~23 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[11] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|cur_a_addr[11]~26 , u0|ufm_flash|avmm_data_controller|cur_a_addr[11]~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|address_convertor|Add0~4 , u0|ufm_flash|avmm_data_controller|address_convertor|Add0~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr~11 , u0|ufm_flash|avmm_data_controller|flash_page_addr~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[11] , u0|ufm_flash|avmm_data_controller|flash_page_addr[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[11]~11 , u0|ufm_flash|avmm_data_controller|flash_ardin[11]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~11 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[12] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[12]~24 , u0|nios2_cpu|cpu|F_pc_plus_one[12]~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[13]~26 , u0|nios2_cpu|cpu|F_pc_plus_one[13]~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[13]~10 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[13]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[13]~11 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[13]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[13] , u0|nios2_cpu|cpu|F_pc[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[51] , u0|mm_interconnect_0|cmd_mux_001|src_data[51], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add0~22 , u0|ufm_flash|avmm_data_controller|Add0~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector90~0 , u0|ufm_flash|avmm_data_controller|Selector90~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[12] , u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add0~24 , u0|ufm_flash|avmm_data_controller|Add0~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector89~0 , u0|ufm_flash|avmm_data_controller|Selector89~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[13] , u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|cur_a_addr[13]~13 , u0|ufm_flash|avmm_data_controller|cur_a_addr[13]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~0 , u0|mm_interconnect_0|rsp_mux|src_payload~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|Add0~0 , u0|slow_periph_bridge|rsp_fifo|Add0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_wr_ptr[0] , u0|slow_periph_bridge|rsp_fifo|in_wr_ptr[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|out_rd_ptr[3] , u0|slow_periph_bridge|rsp_fifo|out_rd_ptr[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|Add1~6 , u0|slow_periph_bridge|rsp_fifo|Add1~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|out_rd_ptr[4] , u0|slow_periph_bridge|rsp_fifo|out_rd_ptr[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|Add1~8 , u0|slow_periph_bridge|rsp_fifo|Add1~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[14]~9 , u0|nios2_cpu|cpu|E_st_data[14]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[14] , u0|nios2_cpu|cpu|d_writedata[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[15]~8 , u0|nios2_cpu|cpu|E_st_data[15]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[15] , u0|nios2_cpu|cpu|d_writedata[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent|m0_write~3 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent|m0_write~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent|m0_write~4 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent|m0_write~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent|m0_read~2 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent|m0_read~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0 , u0|slow_periph_bridge|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|Add1~10 , u0|slow_periph_bridge|rsp_fifo|Add1~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|out_rd_ptr[5] , u0|slow_periph_bridge|rsp_fifo|out_rd_ptr[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|out_rd_ptr_gray[5] , u0|slow_periph_bridge|rsp_fifo|out_rd_ptr_gray[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[5].u|din_s1~feeder , u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[5].u|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[5].u|din_s1 , u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[5].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[5].u|dreg[0] , u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[5].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_wr_ptr[5] , u0|slow_periph_bridge|rsp_fifo|in_wr_ptr[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|Add0~8 , u0|slow_periph_bridge|rsp_fifo|Add0~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|Add0~10 , u0|slow_periph_bridge|rsp_fifo|Add0~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|bin2gray~5 , u0|slow_periph_bridge|rsp_fifo|bin2gray~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|out_rd_ptr_gray[4] , u0|slow_periph_bridge|rsp_fifo|out_rd_ptr_gray[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[4].u|din_s1~feeder , u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[4].u|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[4].u|din_s1 , u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[4].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[4].u|dreg[0] , u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[4].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|next_in_rd_ptr[4]~0 , u0|slow_periph_bridge|rsp_fifo|next_in_rd_ptr[4]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|bin2gray~6 , u0|slow_periph_bridge|rsp_fifo|bin2gray~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|out_rd_ptr_gray[3] , u0|slow_periph_bridge|rsp_fifo|out_rd_ptr_gray[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[3].u|din_s1~feeder , u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[3].u|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[3].u|din_s1 , u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[3].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[3].u|dreg[0] , u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[3].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|next_in_rd_ptr[3]~1 , u0|slow_periph_bridge|rsp_fifo|next_in_rd_ptr[3]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|bin2gray~7 , u0|slow_periph_bridge|rsp_fifo|bin2gray~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|out_rd_ptr_gray[2]~feeder , u0|slow_periph_bridge|rsp_fifo|out_rd_ptr_gray[2]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|out_rd_ptr_gray[2] , u0|slow_periph_bridge|rsp_fifo|out_rd_ptr_gray[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[2].u|din_s1~feeder , u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[2].u|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[2].u|din_s1 , u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[2].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[2].u|dreg[0] , u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[2].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|next_in_rd_ptr[1]~2 , u0|slow_periph_bridge|rsp_fifo|next_in_rd_ptr[1]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|bin2gray~8 , u0|slow_periph_bridge|rsp_fifo|bin2gray~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|out_rd_ptr_gray[1]~feeder , u0|slow_periph_bridge|rsp_fifo|out_rd_ptr_gray[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|out_rd_ptr_gray[1] , u0|slow_periph_bridge|rsp_fifo|out_rd_ptr_gray[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[1].u|din_s1~feeder , u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[1].u|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[1].u|din_s1 , u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[1].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[1].u|dreg[0] , u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[1].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|next_in_rd_ptr[0]~3 , u0|slow_periph_bridge|rsp_fifo|next_in_rd_ptr[0]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|bin2gray~9 , u0|slow_periph_bridge|rsp_fifo|bin2gray~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|out_rd_ptr_gray[0]~feeder , u0|slow_periph_bridge|rsp_fifo|out_rd_ptr_gray[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|out_rd_ptr_gray[0] , u0|slow_periph_bridge|rsp_fifo|out_rd_ptr_gray[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[0].u|din_s1~feeder , u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[0].u|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[0].u|din_s1 , u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[0].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[0].u|dreg[0] , u0|slow_periph_bridge|rsp_fifo|read_crosser|sync[0].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|next_in_rd_ptr[0] , u0|slow_periph_bridge|rsp_fifo|next_in_rd_ptr[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_space_avail[0]~6 , u0|slow_periph_bridge|rsp_fifo|in_space_avail[0]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_space_avail[1]~8 , u0|slow_periph_bridge|rsp_fifo|in_space_avail[1]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_space_avail[2]~10 , u0|slow_periph_bridge|rsp_fifo|in_space_avail[2]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_space_avail[3]~12 , u0|slow_periph_bridge|rsp_fifo|in_space_avail[3]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_space_avail[4]~14 , u0|slow_periph_bridge|rsp_fifo|in_space_avail[4]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_space_avail[5]~16 , u0|slow_periph_bridge|rsp_fifo|in_space_avail[5]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_space_avail[5] , u0|slow_periph_bridge|rsp_fifo|in_space_avail[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_agent|cp_valid~0 , u0|mm_interconnect_1|slow_periph_bridge_m0_agent|cp_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|m0_write~0 , u0|slow_periph_bridge|m0_write~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|router|Equal5~0 , u0|mm_interconnect_1|router|Equal5~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|av_waitrequest~0 , u0|jtag_uart|av_waitrequest~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|av_waitrequest~1 , u0|jtag_uart|av_waitrequest~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|av_waitrequest , u0|jtag_uart|av_waitrequest, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|sink_ready~5 , u0|mm_interconnect_1|cmd_demux|sink_ready~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]~1 , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_translator|read_latency_shift_reg~2 , u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_translator|read_latency_shift_reg~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_translator|read_latency_shift_reg[0] , u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_translator|read_latency_shift_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|mem_used[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|Equal6~0 , u0|timer|Equal6~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|router|src_channel~0 , u0|mm_interconnect_1|router|src_channel~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|router|src_channel[1]~1 , u0|mm_interconnect_1|router|src_channel[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|router|src_data[71]~3 , u0|mm_interconnect_1|router|src_data[71]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|last_dest_id[1] , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|last_dest_id[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|router|Equal3~0 , u0|mm_interconnect_1|router|Equal3~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|Equal0~0 , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|Equal0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|save_dest_id~5 , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|save_dest_id~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|router|src_data[70]~0 , u0|mm_interconnect_1|router|src_data[70]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|router|always1~1 , u0|mm_interconnect_1|router|always1~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|router|src_data[70]~1 , u0|mm_interconnect_1|router|src_data[70]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|last_dest_id[0] , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|last_dest_id[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|src5_valid~0 , u0|mm_interconnect_1|cmd_demux|src5_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|router|src_data[72]~2 , u0|mm_interconnect_1|router|src_data[72]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|last_dest_id[2] , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|last_dest_id[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|suppress_change_dest_id~0 , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|suppress_change_dest_id~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|save_dest_id~4 , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|save_dest_id~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|last_channel[1] , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|last_channel[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|wb_ack_o~0 , u0|i2c_temp_sense|i2c_master_top_inst|wb_ack_o~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|wb_ack_o~1 , u0|i2c_temp_sense|i2c_master_top_inst|wb_ack_o~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|wb_ack_o , u0|i2c_temp_sense|i2c_master_top_inst|wb_ack_o, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|write~2 , u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|write~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|write~3 , u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|write~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|mem_used[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|mem[1][87] , u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|mem[1][87], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|mem~0 , u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|mem~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|mem[0][87]~1 , u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|mem[0][87]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|mem[0][87] , u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_agent_rsp_fifo|mem[0][87], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|response_sink_accepted~0 , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|response_sink_accepted~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|last_channel[5] , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|last_channel[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|wait_latency_counter~5 , u0|mm_interconnect_1|timer_s1_translator|wait_latency_counter~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_waitrequest_generated~0 , u0|mm_interconnect_1|timer_s1_translator|av_waitrequest_generated~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_waitrequest_generated~1 , u0|mm_interconnect_1|timer_s1_translator|av_waitrequest_generated~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_1|timer_s1_translator|wait_latency_counter~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_1|timer_s1_translator|wait_latency_counter~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_1|timer_s1_translator|wait_latency_counter[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_1|timer_s1_translator|wait_latency_counter~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_1|timer_s1_translator|wait_latency_counter[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_waitrequest_generated~2 , u0|mm_interconnect_1|timer_s1_translator|av_waitrequest_generated~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_agent_rsp_fifo|write~2 , u0|mm_interconnect_1|timer_s1_agent_rsp_fifo|write~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_1|timer_s1_agent_rsp_fifo|mem_used[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_1|timer_s1_agent_rsp_fifo|mem_used[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_1|timer_s1_agent_rsp_fifo|mem_used[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_1|timer_s1_agent_rsp_fifo|mem_used[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_agent_rsp_fifo|mem[1][87] , u0|mm_interconnect_1|timer_s1_agent_rsp_fifo|mem[1][87], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_1|timer_s1_agent_rsp_fifo|mem~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_agent_rsp_fifo|mem[0][87]~1 , u0|mm_interconnect_1|timer_s1_agent_rsp_fifo|mem[0][87]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_agent_rsp_fifo|mem[0][87] , u0|mm_interconnect_1|timer_s1_agent_rsp_fifo|mem[0][87], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][87] , u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[1][87], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][87]~1 , u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][87]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][87] , u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem[0][87], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|response_sink_accepted~2 , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|response_sink_accepted~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|router|always1~2 , u0|mm_interconnect_1|router|always1~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|last_channel[2] , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|last_channel[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|sysid_control_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_1|sysid_control_slave_agent_rsp_fifo|mem_used[0]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|sysid_control_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_1|sysid_control_slave_agent_rsp_fifo|mem_used[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_1|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_1|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|sysid_control_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_1|sysid_control_slave_agent_rsp_fifo|mem_used[1]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|sysid_control_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_1|sysid_control_slave_agent_rsp_fifo|mem_used[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_1|sysid_control_slave_translator|read_latency_shift_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|last_channel[3] , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|last_channel[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|cmd_src_valid[3]~0 , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|cmd_src_valid[3]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_1|led_pio_s1_translator|read_latency_shift_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|always0~0 , u0|led_pio|always0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter[1]~2 , u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter[1]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_1|led_pio_s1_translator|wait_latency_counter[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_1|led_pio_s1_translator|read_latency_shift_reg~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem_used[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem_used[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem_used[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem_used[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|read_latency_shift_reg~2 , u0|mm_interconnect_1|led_pio_s1_translator|read_latency_shift_reg~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_1|led_pio_s1_translator|read_latency_shift_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|sysid_control_slave_agent_rsp_fifo|mem[1][87] , u0|mm_interconnect_1|sysid_control_slave_agent_rsp_fifo|mem[1][87], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|sysid_control_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_1|sysid_control_slave_agent_rsp_fifo|mem~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|sysid_control_slave_agent_rsp_fifo|mem[0][87]~1 , u0|mm_interconnect_1|sysid_control_slave_agent_rsp_fifo|mem[0][87]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|sysid_control_slave_agent_rsp_fifo|mem[0][87] , u0|mm_interconnect_1|sysid_control_slave_agent_rsp_fifo|mem[0][87], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][87] , u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[1][87], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][87]~1 , u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][87]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][87] , u0|mm_interconnect_1|led_pio_s1_agent_rsp_fifo|mem[0][87], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|response_sink_accepted~1 , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|response_sink_accepted~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|response_sink_accepted~3 , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|response_sink_accepted~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|nonposted_cmd_accepted , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|nonposted_cmd_accepted, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|pending_response_count[0]~0 , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|pending_response_count[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|pending_response_count[0] , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|pending_response_count[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|has_pending_responses~0 , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|has_pending_responses~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|has_pending_responses , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|has_pending_responses, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|last_channel[0] , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|last_channel[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|cmd_src_valid[0]~1 , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|cmd_src_valid[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1 , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|WideOr1~0 , u0|mm_interconnect_1|rsp_mux|WideOr1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|WideOr1 , u0|mm_interconnect_1|rsp_mux|WideOr1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|pending_read_count[0]~6 , u0|slow_periph_bridge|pending_read_count[0]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|m0_read_accepted~0 , u0|slow_periph_bridge|m0_read_accepted~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|pending_read_count[1]~18 , u0|slow_periph_bridge|pending_read_count[1]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|pending_read_count[0] , u0|slow_periph_bridge|pending_read_count[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|pending_read_count[1]~8 , u0|slow_periph_bridge|pending_read_count[1]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|pending_read_count[1] , u0|slow_periph_bridge|pending_read_count[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|pending_read_count[2]~10 , u0|slow_periph_bridge|pending_read_count[2]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|pending_read_count[2] , u0|slow_periph_bridge|pending_read_count[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|pending_read_count[3]~12 , u0|slow_periph_bridge|pending_read_count[3]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|pending_read_count[3] , u0|slow_periph_bridge|pending_read_count[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|pending_read_count[4]~14 , u0|slow_periph_bridge|pending_read_count[4]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|pending_read_count[4] , u0|slow_periph_bridge|pending_read_count[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|pending_read_count[5]~16 , u0|slow_periph_bridge|pending_read_count[5]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|pending_read_count[5] , u0|slow_periph_bridge|pending_read_count[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|Add2~0 , u0|slow_periph_bridge|Add2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|Add2~2 , u0|slow_periph_bridge|Add2~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|Add2~4 , u0|slow_periph_bridge|Add2~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|Add2~6 , u0|slow_periph_bridge|Add2~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_space_avail[4] , u0|slow_periph_bridge|rsp_fifo|in_space_avail[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_space_avail[3] , u0|slow_periph_bridge|rsp_fifo|in_space_avail[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_space_avail[2] , u0|slow_periph_bridge|rsp_fifo|in_space_avail[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_space_avail[1] , u0|slow_periph_bridge|rsp_fifo|in_space_avail[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_space_avail[0] , u0|slow_periph_bridge|rsp_fifo|in_space_avail[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|LessThan0~1 , u0|slow_periph_bridge|LessThan0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|LessThan0~3 , u0|slow_periph_bridge|LessThan0~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|LessThan0~5 , u0|slow_periph_bridge|LessThan0~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|LessThan0~7 , u0|slow_periph_bridge|LessThan0~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|LessThan0~9 , u0|slow_periph_bridge|LessThan0~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|LessThan0~10 , u0|slow_periph_bridge|LessThan0~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|Add2~8 , u0|slow_periph_bridge|Add2~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|LessThan0~12 , u0|slow_periph_bridge|LessThan0~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|stop_cmd_r , u0|slow_periph_bridge|stop_cmd_r, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|m0_read~0 , u0|slow_periph_bridge|m0_read~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|cmd_src_valid[5]~3 , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|cmd_src_valid[5]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_1|timer_s1_translator|read_latency_shift_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|av_waitrequest_generated~0 , u0|mm_interconnect_1|button_pio_s1_translator|av_waitrequest_generated~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|router|Equal2~0 , u0|mm_interconnect_1|router|Equal2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|last_channel[4] , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|last_channel[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|cmd_src_valid[4]~2 , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|cmd_src_valid[4]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_1|button_pio_s1_translator|wait_latency_counter[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_1|button_pio_s1_translator|wait_latency_counter~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_1|button_pio_s1_translator|wait_latency_counter[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|always1~1 , u0|button_pio|always1~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|Equal6~1 , u0|timer|Equal6~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|wait_latency_counter~1 , u0|mm_interconnect_1|button_pio_s1_translator|wait_latency_counter~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_1|button_pio_s1_translator|wait_latency_counter[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|always1~0 , u0|button_pio|always1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|always1~2 , u0|button_pio|always1~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|irq_mask[1] , u0|button_pio|irq_mask[1], bemicro_m10_nios2_top, 1
instance = comp, \PB[2]~input , PB[2]~input, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|d1_data_in[1]~feeder , u0|button_pio|d1_data_in[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|d1_data_in[1] , u0|button_pio|d1_data_in[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|d2_data_in[1]~feeder , u0|button_pio|d2_data_in[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|d2_data_in[1] , u0|button_pio|d2_data_in[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|edge_capture_wr_strobe~0 , u0|button_pio|edge_capture_wr_strobe~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|edge_capture~0 , u0|button_pio|edge_capture~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|edge_capture[1] , u0|button_pio|edge_capture[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|readdata[1]~1 , u0|button_pio|readdata[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|read_mux_out[1]~2 , u0|button_pio|read_mux_out[1]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|readdata[1] , u0|button_pio|readdata[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_1|button_pio_s1_translator|av_readdata_pre[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|Equal6~3 , u0|timer|Equal6~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[0]~32 , u0|timer|internal_counter[0]~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[0]~9 , u0|timer|period_l_register[0]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|snap_strobe~2 , u0|timer|snap_strobe~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|snap_strobe~3 , u0|timer|snap_strobe~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_wr_strobe~2 , u0|timer|period_l_wr_strobe~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_wr_strobe~3 , u0|timer|period_l_wr_strobe~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[0] , u0|timer|period_l_register[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|force_reload~2 , u0|timer|force_reload~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|force_reload , u0|timer|force_reload, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[1]~34 , u0|timer|internal_counter[1]~34, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[2]~36 , u0|timer|internal_counter[2]~36, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[2]~1 , u0|timer|period_l_register[2]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[2] , u0|timer|period_l_register[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|control_wr_strobe~0 , u0|timer|control_wr_strobe~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|control_register[1] , u0|timer|control_register[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_is_running~0 , u0|timer|counter_is_running~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_is_running~1 , u0|timer|counter_is_running~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_is_running , u0|timer|counter_is_running, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|always0~1 , u0|timer|always0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[2] , u0|timer|internal_counter[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[3]~38 , u0|timer|internal_counter[3]~38, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[3]~7 , u0|timer|period_l_register[3]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[3] , u0|timer|period_l_register[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[3] , u0|timer|internal_counter[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[4]~40 , u0|timer|internal_counter[4]~40, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[4]~6 , u0|timer|period_l_register[4]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[4] , u0|timer|period_l_register[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[4] , u0|timer|internal_counter[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[5]~42 , u0|timer|internal_counter[5]~42, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[5]~5 , u0|timer|period_l_register[5]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[5] , u0|timer|period_l_register[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[5] , u0|timer|internal_counter[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[6]~44 , u0|timer|internal_counter[6]~44, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[6] , u0|timer|period_l_register[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[6] , u0|timer|internal_counter[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[7]~46 , u0|timer|internal_counter[7]~46, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[7] , u0|timer|period_l_register[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[7] , u0|timer|internal_counter[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[8]~48 , u0|timer|internal_counter[8]~48, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[8] , u0|timer|period_l_register[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[8] , u0|timer|internal_counter[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[9]~50 , u0|timer|internal_counter[9]~50, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[9] , u0|timer|period_l_register[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[9] , u0|timer|internal_counter[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[10]~52 , u0|timer|internal_counter[10]~52, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[10]~0 , u0|timer|period_l_register[10]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[10] , u0|timer|period_l_register[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[10] , u0|timer|internal_counter[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[11]~54 , u0|timer|internal_counter[11]~54, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[11]~4 , u0|timer|period_l_register[11]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[11] , u0|timer|period_l_register[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[11] , u0|timer|internal_counter[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[12]~56 , u0|timer|internal_counter[12]~56, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[12]~3 , u0|timer|period_l_register[12]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[12] , u0|timer|period_l_register[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[12] , u0|timer|internal_counter[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[13]~58 , u0|timer|internal_counter[13]~58, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[13] , u0|timer|period_l_register[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[13] , u0|timer|internal_counter[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[14]~60 , u0|timer|internal_counter[14]~60, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[14] , u0|timer|period_l_register[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[14] , u0|timer|internal_counter[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|Equal0~3 , u0|timer|Equal0~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|Equal0~2 , u0|timer|Equal0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|Equal0~1 , u0|timer|Equal0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[15]~62 , u0|timer|internal_counter[15]~62, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[15]~2 , u0|timer|period_l_register[15]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[15] , u0|timer|period_l_register[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[15] , u0|timer|internal_counter[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[16]~64 , u0|timer|internal_counter[16]~64, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_h_wr_strobe~2 , u0|timer|period_h_wr_strobe~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_h_register[0] , u0|timer|period_h_register[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[16] , u0|timer|internal_counter[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|Equal0~0 , u0|timer|Equal0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|Equal0~4 , u0|timer|Equal0~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[17]~66 , u0|timer|internal_counter[17]~66, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_h_register[1] , u0|timer|period_h_register[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[17] , u0|timer|internal_counter[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[18]~68 , u0|timer|internal_counter[18]~68, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_h_register[2] , u0|timer|period_h_register[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[18] , u0|timer|internal_counter[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[19]~70 , u0|timer|internal_counter[19]~70, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_h_register[3] , u0|timer|period_h_register[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[19] , u0|timer|internal_counter[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[20]~72 , u0|timer|internal_counter[20]~72, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_h_register[4] , u0|timer|period_h_register[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[20] , u0|timer|internal_counter[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[21]~74 , u0|timer|internal_counter[21]~74, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_h_register[5] , u0|timer|period_h_register[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[21] , u0|timer|internal_counter[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[22]~76 , u0|timer|internal_counter[22]~76, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_h_register[6] , u0|timer|period_h_register[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[22] , u0|timer|internal_counter[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[23]~78 , u0|timer|internal_counter[23]~78, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_h_register[7] , u0|timer|period_h_register[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[23] , u0|timer|internal_counter[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[24]~80 , u0|timer|internal_counter[24]~80, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_h_register[8] , u0|timer|period_h_register[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[24] , u0|timer|internal_counter[24], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[25]~82 , u0|timer|internal_counter[25]~82, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_h_register[9] , u0|timer|period_h_register[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[25] , u0|timer|internal_counter[25], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[26]~84 , u0|timer|internal_counter[26]~84, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_h_register[10] , u0|timer|period_h_register[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[26] , u0|timer|internal_counter[26], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[27]~86 , u0|timer|internal_counter[27]~86, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_h_register[11] , u0|timer|period_h_register[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[27] , u0|timer|internal_counter[27], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|Equal0~8 , u0|timer|Equal0~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[28]~88 , u0|timer|internal_counter[28]~88, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_h_register[12] , u0|timer|period_h_register[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[28] , u0|timer|internal_counter[28], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[29]~90 , u0|timer|internal_counter[29]~90, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_h_register[13] , u0|timer|period_h_register[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[29] , u0|timer|internal_counter[29], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[30]~92 , u0|timer|internal_counter[30]~92, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_h_register[14] , u0|timer|period_h_register[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[30] , u0|timer|internal_counter[30], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[31]~94 , u0|timer|internal_counter[31]~94, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_h_register[15] , u0|timer|period_h_register[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[31] , u0|timer|internal_counter[31], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|Equal0~9 , u0|timer|Equal0~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|Equal0~5 , u0|timer|Equal0~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|Equal0~6 , u0|timer|Equal0~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|Equal0~7 , u0|timer|Equal0~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|Equal0~10 , u0|timer|Equal0~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|always0~0 , u0|timer|always0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[0] , u0|timer|internal_counter[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[1]~8 , u0|timer|period_l_register[1]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|period_l_register[1] , u0|timer|period_l_register[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|internal_counter[1] , u0|timer|internal_counter[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[1]~8 , u0|timer|counter_snapshot[1]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|snap_strobe~4 , u0|timer|snap_strobe~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[1] , u0|timer|counter_snapshot[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[17] , u0|timer|counter_snapshot[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|Equal6~2 , u0|timer|Equal6~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[1]~41 , u0|timer|read_mux_out[1]~41, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[1]~40 , u0|timer|read_mux_out[1]~40, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[1]~42 , u0|timer|read_mux_out[1]~42, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[1] , u0|timer|read_mux_out[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|readdata[1] , u0|timer|readdata[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[1]~feeder , u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[1]~17 , u0|mm_interconnect_1|rsp_mux|src_data[1]~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_1|sysid_control_slave_translator|av_readdata_pre[30], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~0 , u0|mm_interconnect_1|rsp_mux|src_payload~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|always0~1 , u0|led_pio|always0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Decoder0~0 , u0|i2c_temp_sense|i2c_master_top_inst|Decoder0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|always0~2 , u0|led_pio|always0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|data_out[1] , u0|led_pio|data_out[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|readdata[1] , u0|led_pio|readdata[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~14 , u0|mm_interconnect_1|rsp_mux|src_payload~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|Equal6~5 , u0|timer|Equal6~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|wb_wacc~0 , u0|i2c_temp_sense|i2c_master_top_inst|wb_wacc~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|cr~2 , u0|i2c_temp_sense|i2c_master_top_inst|cr~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|ctr~0 , u0|i2c_temp_sense|i2c_master_top_inst|ctr~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|ctr[7]~feeder , u0|i2c_temp_sense|i2c_master_top_inst|ctr[7]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Decoder0~1 , u0|i2c_temp_sense|i2c_master_top_inst|Decoder0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|ctr[0]~1 , u0|i2c_temp_sense|i2c_master_top_inst|ctr[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|ctr[7] , u0|i2c_temp_sense|i2c_master_top_inst|ctr[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|cr[5]~0 , u0|i2c_temp_sense|i2c_master_top_inst|cr[5]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|dcnt~4 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|dcnt~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|cr~5 , u0|i2c_temp_sense|i2c_master_top_inst|cr~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|cr[5] , u0|i2c_temp_sense|i2c_master_top_inst|cr[5], bemicro_m10_nios2_top, 1
instance = comp, \ADT7420_SDA~input , ADT7420_SDA~input, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sSDA~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sSDA~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sSDA , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sSDA, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|dSDA~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|dSDA~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|dSDA , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|dSDA, bemicro_m10_nios2_top, 1
instance = comp, \ADT7420_SCL~input , ADT7420_SCL~input, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sSCL~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sSCL~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sSCL , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sSCL, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sto_condition~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sto_condition~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sto_condition , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sto_condition, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|cr~6 , u0|i2c_temp_sense|i2c_master_top_inst|cr~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|cr[6] , u0|i2c_temp_sense|i2c_master_top_inst|cr[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|cmd_ack~4 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|cmd_ack~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|cr~7 , u0|i2c_temp_sense|i2c_master_top_inst|cr~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|cr[4] , u0|i2c_temp_sense|i2c_master_top_inst|cr[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~18 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|Selector0~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|Selector0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~31 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state.ST_IDLE , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state.ST_IDLE, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|Selector10~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|Selector10~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~19 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~20 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~32 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state.ST_STOP , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state.ST_STOP, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~9 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~10 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~11 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd[1] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~12 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~13 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd[0] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd[3]~3 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd[3]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~7 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~6 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~8 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd[3]~5 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd[3]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd[2] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~26 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~27 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~29 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[13] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~31 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[12] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal15~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal15~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal15~1 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal15~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal14~3 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal14~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~30 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[15] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal17~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal17~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~36 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~36, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[16] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal9~1 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal9~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal9~2 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal9~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~35 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~35, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[8] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal12~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal12~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~25 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~34 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~34, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[9] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal11~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal11~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal12~1 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal12~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~32 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[11] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal14~2 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal14~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal1~2 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal1~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal1~3 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal1~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal8~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal8~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~41 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~41, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[7] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal6~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal6~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal4~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal4~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~37 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~37, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[3] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal9~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal9~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal11~1 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal11~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal11~2 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal11~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal11~3 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal11~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~33 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~33, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[10] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal1~1 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal1~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal2~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~43 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~43, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[1] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal14~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal14~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal14~1 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal14~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal15~3 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal15~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~24 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[14] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~2 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal10~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal10~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal10~1 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal10~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal13~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal13~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal13~1 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal13~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor1~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor1~1 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor1~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor1~2 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor1~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor1~3 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor1~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor1~4 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor1~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal14~4 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal14~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor1~6 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor1~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal15~2 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal15~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor1~7 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor1~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~1 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|scl_oen , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|scl_oen, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|dscl_oen , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|dscl_oen, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[4]~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[4]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[4]~1 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[4]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer~5 , u0|i2c_temp_sense|i2c_master_top_inst|prer~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer[0]~9 , u0|i2c_temp_sense|i2c_master_top_inst|prer[0]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer[3] , u0|i2c_temp_sense|i2c_master_top_inst|prer[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer~6 , u0|i2c_temp_sense|i2c_master_top_inst|prer~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer[2] , u0|i2c_temp_sense|i2c_master_top_inst|prer[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer~7 , u0|i2c_temp_sense|i2c_master_top_inst|prer~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer[1] , u0|i2c_temp_sense|i2c_master_top_inst|prer[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer~8 , u0|i2c_temp_sense|i2c_master_top_inst|prer~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer[0] , u0|i2c_temp_sense|i2c_master_top_inst|prer[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[0]~32 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[0]~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[0]~33 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[0]~33, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[0] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~2 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[1]~30 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[1]~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[1]~31 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[1]~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[1] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~4 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[2]~28 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[2]~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[2]~29 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[2]~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[2] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~6 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[3]~26 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[3]~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[3]~27 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[3]~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[3] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~3 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~8 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer~4 , u0|i2c_temp_sense|i2c_master_top_inst|prer~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer[4] , u0|i2c_temp_sense|i2c_master_top_inst|prer[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[4]~24 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[4]~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[4]~25 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[4]~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[4] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~10 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer~3 , u0|i2c_temp_sense|i2c_master_top_inst|prer~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer[5] , u0|i2c_temp_sense|i2c_master_top_inst|prer[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[5]~22 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[5]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[5]~23 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[5]~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[5] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer~0 , u0|i2c_temp_sense|i2c_master_top_inst|prer~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer[7] , u0|i2c_temp_sense|i2c_master_top_inst|prer[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~12 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer~2 , u0|i2c_temp_sense|i2c_master_top_inst|prer~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer[6] , u0|i2c_temp_sense|i2c_master_top_inst|prer[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[6]~20 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[6]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[6]~21 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[6]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[6] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~14 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[7]~18 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[7]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[7]~19 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[7]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[7] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~2 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~16 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer[8]~1 , u0|i2c_temp_sense|i2c_master_top_inst|prer[8]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer[8] , u0|i2c_temp_sense|i2c_master_top_inst|prer[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[8]~16 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[8]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[8]~17 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[8]~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[8] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~18 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer[9] , u0|i2c_temp_sense|i2c_master_top_inst|prer[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[9]~14 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[9]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[9]~15 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[9]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[9] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer[11] , u0|i2c_temp_sense|i2c_master_top_inst|prer[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer[10] , u0|i2c_temp_sense|i2c_master_top_inst|prer[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~20 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[10]~12 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[10]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[10]~13 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[10]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[10] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~22 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[11]~10 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[11]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[11]~11 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[11]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[11] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~1 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer[13] , u0|i2c_temp_sense|i2c_master_top_inst|prer[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~24 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer[12] , u0|i2c_temp_sense|i2c_master_top_inst|prer[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[12]~8 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[12]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[12]~9 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[12]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[12] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~26 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[13]~6 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[13]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[13]~7 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[13]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[13] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer[14] , u0|i2c_temp_sense|i2c_master_top_inst|prer[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~28 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~4 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~5 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[14] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~30 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Add0~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|prer[15] , u0|i2c_temp_sense|i2c_master_top_inst|prer[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~2 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~3 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[15] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cnt[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~4 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|clk_en~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|clk_en~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|clk_en~feeder , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|clk_en~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|clk_en , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|clk_en, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~2 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[5] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal5~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal5~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal5~1 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal5~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~38 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~38, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[4] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal7~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal7~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~42 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~42, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[6] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~40 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~40, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~28 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[0] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal3~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal3~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal3~1 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal3~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~39 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state~39, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[2] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|c_state[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal6~1 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal6~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal18~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|Equal18~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor1~5 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|WideNor1~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~1 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~21 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~22 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~23 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~33 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~33, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state.ST_READ , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state.ST_READ, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~2 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~4 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~14 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd[3] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_cmd[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cmd_stop~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cmd_stop~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cmd_stop , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|cmd_stop, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~3 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|cr~1 , u0|i2c_temp_sense|i2c_master_top_inst|cr~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|cr[3] , u0|i2c_temp_sense|i2c_master_top_inst|cr[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_txd~2 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_txd~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|ctr~2 , u0|i2c_temp_sense|i2c_master_top_inst|ctr~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|txr[3]~0 , u0|i2c_temp_sense|i2c_master_top_inst|txr[3]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|txr[6] , u0|i2c_temp_sense|i2c_master_top_inst|txr[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|ctr~4 , u0|i2c_temp_sense|i2c_master_top_inst|ctr~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|txr[2] , u0|i2c_temp_sense|i2c_master_top_inst|txr[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr~4 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr[2] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|ctr~6 , u0|i2c_temp_sense|i2c_master_top_inst|ctr~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|txr[3] , u0|i2c_temp_sense|i2c_master_top_inst|txr[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr~5 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr[3] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|ctr~5 , u0|i2c_temp_sense|i2c_master_top_inst|ctr~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|txr[4] , u0|i2c_temp_sense|i2c_master_top_inst|txr[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr~3 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr[4] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|ctr~3 , u0|i2c_temp_sense|i2c_master_top_inst|ctr~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|txr[5] , u0|i2c_temp_sense|i2c_master_top_inst|txr[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr~2 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr[5] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr~1 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr[6] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|txr[7] , u0|i2c_temp_sense|i2c_master_top_inst|txr[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr[7] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_txd~3 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_txd~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_txd~4 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_txd~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_txd , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|core_txd, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~3 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~5 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~4 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sda_oen , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sda_oen, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sda_chk~3 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sda_chk~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sda_chk~2 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sda_chk~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sda_chk , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sda_chk, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|al~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|al~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|al~1 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|al~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|al , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|al, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|always2~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|always2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~28 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~29 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~30 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state.ST_WRITE , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state.ST_WRITE, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|cmd_ack~5 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|cmd_ack~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|shift~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|shift~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|shift , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|shift, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|dcnt[0]~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|dcnt[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|dcnt[0] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|dcnt[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|dcnt~3 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|dcnt~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|dcnt[1] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|dcnt[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|dcnt~1 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|dcnt~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|dcnt~2 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|dcnt~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|dcnt[2] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|dcnt[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|WideOr0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|WideOr0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~24 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~25 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state.ST_ACK , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state.ST_ACK, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|cmd_ack~6 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|cmd_ack~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|cmd_ack , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|cmd_ack, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|cr[5]~3 , u0|i2c_temp_sense|i2c_master_top_inst|cr[5]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|cr[5]~4 , u0|i2c_temp_sense|i2c_master_top_inst|cr[5]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|cr[7] , u0|i2c_temp_sense|i2c_master_top_inst|cr[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~26 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~27 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state.ST_START , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|c_state.ST_START, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|ld~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|ld~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|ld , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|ld, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|ctr~8 , u0|i2c_temp_sense|i2c_master_top_inst|ctr~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|txr[0] , u0|i2c_temp_sense|i2c_master_top_inst|txr[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|dSCL , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|dSCL, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|dout~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|dout~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|dout , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|dout, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr~7 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr[0] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|ctr~7 , u0|i2c_temp_sense|i2c_master_top_inst|ctr~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|txr[1] , u0|i2c_temp_sense|i2c_master_top_inst|txr[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr~6 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr[1] , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|sr[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|ctr[1] , u0|i2c_temp_sense|i2c_master_top_inst|ctr[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux6~0 , u0|i2c_temp_sense|i2c_master_top_inst|Mux6~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux6~1 , u0|i2c_temp_sense|i2c_master_top_inst|Mux6~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|tip~0 , u0|i2c_temp_sense|i2c_master_top_inst|tip~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|tip , u0|i2c_temp_sense|i2c_master_top_inst|tip, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|wb_dat_o[1]~0 , u0|i2c_temp_sense|i2c_master_top_inst|wb_dat_o[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux6~2 , u0|i2c_temp_sense|i2c_master_top_inst|Mux6~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|cr~10 , u0|i2c_temp_sense|i2c_master_top_inst|cr~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|cr[0]~9 , u0|i2c_temp_sense|i2c_master_top_inst|cr[0]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|cr[1] , u0|i2c_temp_sense|i2c_master_top_inst|cr[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux6~3 , u0|i2c_temp_sense|i2c_master_top_inst|Mux6~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux6~4 , u0|i2c_temp_sense|i2c_master_top_inst|Mux6~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|wb_dat_o[1] , u0|i2c_temp_sense|i2c_master_top_inst|wb_dat_o[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_translator|av_readdata_pre[1] , u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_translator|av_readdata_pre[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2 , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|fifo_rd~0 , u0|jtag_uart|fifo_rd~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|write~0 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|write~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|write~feeder , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|write~feeder, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~7, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|always0~0 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|always0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|state~0 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|state~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|state~1 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|state~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|state~2 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|state~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|state , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|state, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[1]~0 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[9]~0 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[9]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~4 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[9] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count~3 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[0] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count~1 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[1] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count~9 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[2] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count~8 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[3] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count~7 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[4] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count~6 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[5] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count~5 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[6] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count~4 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[7] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count~2 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[8] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|count[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[1]~2 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[1]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|write , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|write, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|write1~feeder , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|write1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|write1 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|write1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rst2 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rst2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|write2 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|write2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|t_dav~feeder , u0|jtag_uart|t_dav~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|t_dav , u0|jtag_uart|t_dav, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~10 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[10] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|write_valid~feeder , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|write_valid~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[0]~1 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|write_valid , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|write_valid, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|tck_t_dav~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|tck_t_dav , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|tck_t_dav, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|write_stalled~0 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|write_stalled~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|write_stalled , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|write_stalled, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|t_ena~2 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|t_ena~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|t_ena~3 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|t_ena~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|t_ena , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|t_ena, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|fifo_rd~1 , u0|jtag_uart|fifo_rd~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|wr_rfifo , u0|jtag_uart|wr_rfifo, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[0] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rvalid , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rvalid, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|r_val~feeder , u0|jtag_uart|r_val~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|r_val , u0|jtag_uart|r_val, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|r_ena~0 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|r_ena~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~11 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~13 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[4] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~12 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[3] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~8 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~9 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[2] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~5 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~6 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[1] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~0 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~2 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~3 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[0] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|read~0 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|read~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|read , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|read, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|read1 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|read1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|read2 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|read2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|read_req , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|read_req, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rvalid0~0 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rvalid0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rvalid0~1 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rvalid0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rvalid0 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|rvalid0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|r_ena , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|r_ena, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|r_ena1 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|r_ena1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|rd_wfifo , u0|jtag_uart|rd_wfifo, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|fifo_wr~0 , u0|jtag_uart|fifo_wr~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|fifo_wr , u0|jtag_uart|fifo_wr, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~7 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[9] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~1 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~19 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[8] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~18 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[7] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~16 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~17 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[6] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~14 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~15 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[5] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|td_shift[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[1] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[2] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[3] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[4] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[5] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[6] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[7] , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|wdata[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart|the_nios2_bemicro_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|read_0~feeder , u0|jtag_uart|read_0~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|read_0 , u0|jtag_uart|read_0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|ien_AE~2 , u0|jtag_uart|ien_AE~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|ien_AE , u0|jtag_uart|ien_AE, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|av_readdata[1]~7 , u0|jtag_uart|av_readdata[1]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[1]~16 , u0|mm_interconnect_1|rsp_mux|src_data[1]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[1]~18 , u0|mm_interconnect_1|rsp_mux|src_data[1]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|data_out[2]~feeder , u0|led_pio|data_out[2]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|data_out[2] , u0|led_pio|data_out[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|readdata[2] , u0|led_pio|readdata[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~1 , u0|mm_interconnect_1|rsp_mux|src_payload~1, bemicro_m10_nios2_top, 1
instance = comp, \PB[3]~input , PB[3]~input, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|d1_data_in[2]~feeder , u0|button_pio|d1_data_in[2]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|d1_data_in[2] , u0|button_pio|d1_data_in[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|d2_data_in[2]~feeder , u0|button_pio|d2_data_in[2]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|d2_data_in[2] , u0|button_pio|d2_data_in[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|edge_capture~3 , u0|button_pio|edge_capture~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|edge_capture[2] , u0|button_pio|edge_capture[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|irq_mask[2] , u0|button_pio|irq_mask[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|readdata[2]~2 , u0|button_pio|readdata[2]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|read_mux_out[2]~0 , u0|button_pio|read_mux_out[2]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|readdata[2] , u0|button_pio|readdata[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_1|button_pio_s1_translator|av_readdata_pre[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|control_register[2] , u0|timer|control_register[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[2]~1 , u0|timer|counter_snapshot[2]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[2] , u0|timer|counter_snapshot[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[18] , u0|timer|counter_snapshot[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[2]~4 , u0|timer|read_mux_out[2]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[2]~3 , u0|timer|read_mux_out[2]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|Equal6~4 , u0|timer|Equal6~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[2] , u0|timer|read_mux_out[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|readdata[2] , u0|timer|readdata[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[2]~1 , u0|mm_interconnect_1|rsp_mux|src_data[2]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|cr~8 , u0|i2c_temp_sense|i2c_master_top_inst|cr~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|cr[2] , u0|i2c_temp_sense|i2c_master_top_inst|cr[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux5~0 , u0|i2c_temp_sense|i2c_master_top_inst|Mux5~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux5~1 , u0|i2c_temp_sense|i2c_master_top_inst|Mux5~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux5~2 , u0|i2c_temp_sense|i2c_master_top_inst|Mux5~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|ctr[2] , u0|i2c_temp_sense|i2c_master_top_inst|ctr[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux5~3 , u0|i2c_temp_sense|i2c_master_top_inst|Mux5~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux5~4 , u0|i2c_temp_sense|i2c_master_top_inst|Mux5~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|wb_dat_o[2] , u0|i2c_temp_sense|i2c_master_top_inst|wb_dat_o[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_translator|av_readdata_pre[2] , u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_translator|av_readdata_pre[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|av_readdata[2]~0 , u0|jtag_uart|av_readdata[2]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[2]~0 , u0|mm_interconnect_1|rsp_mux|src_data[2]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[2]~2 , u0|mm_interconnect_1|rsp_mux|src_data[2]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux4~0 , u0|i2c_temp_sense|i2c_master_top_inst|Mux4~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|ctr[3] , u0|i2c_temp_sense|i2c_master_top_inst|ctr[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux4~1 , u0|i2c_temp_sense|i2c_master_top_inst|Mux4~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux4~2 , u0|i2c_temp_sense|i2c_master_top_inst|Mux4~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux4~3 , u0|i2c_temp_sense|i2c_master_top_inst|Mux4~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|wb_dat_o[3] , u0|i2c_temp_sense|i2c_master_top_inst|wb_dat_o[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_translator|av_readdata_pre[3] , u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_translator|av_readdata_pre[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|av_readdata[3]~6 , u0|jtag_uart|av_readdata[3]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[3]~13 , u0|mm_interconnect_1|rsp_mux|src_data[3]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[3]~7 , u0|timer|counter_snapshot[3]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[3] , u0|timer|counter_snapshot[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[19] , u0|timer|counter_snapshot[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[3]~39 , u0|timer|read_mux_out[3]~39, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[3]~38 , u0|timer|read_mux_out[3]~38, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|control_register[3]~feeder , u0|timer|control_register[3]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|control_register[3] , u0|timer|control_register[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[3] , u0|timer|read_mux_out[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|readdata[3] , u0|timer|readdata[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[3]~feeder , u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[3]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|d1_data_in[3]~feeder , u0|button_pio|d1_data_in[3]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|d1_data_in[3] , u0|button_pio|d1_data_in[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|d2_data_in[3]~feeder , u0|button_pio|d2_data_in[3]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|d2_data_in[3] , u0|button_pio|d2_data_in[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|edge_capture~2 , u0|button_pio|edge_capture~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|edge_capture[3] , u0|button_pio|edge_capture[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|irq_mask[3] , u0|button_pio|irq_mask[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|readdata[3]~3 , u0|button_pio|readdata[3]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|read_mux_out[3]~1 , u0|button_pio|read_mux_out[3]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|readdata[3] , u0|button_pio|readdata[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_1|button_pio_s1_translator|av_readdata_pre[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[3]~14 , u0|mm_interconnect_1|rsp_mux|src_data[3]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|data_out[3]~feeder , u0|led_pio|data_out[3]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|data_out[3] , u0|led_pio|data_out[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|readdata[3] , u0|led_pio|readdata[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~13 , u0|mm_interconnect_1|rsp_mux|src_payload~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[3]~15 , u0|mm_interconnect_1|rsp_mux|src_data[3]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|data_out[4] , u0|led_pio|data_out[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|readdata[4] , u0|led_pio|readdata[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[4]~11 , u0|mm_interconnect_1|rsp_mux|src_data[4]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[20] , u0|timer|counter_snapshot[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[4]~35 , u0|timer|read_mux_out[4]~35, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[4]~6 , u0|timer|counter_snapshot[4]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[4] , u0|timer|counter_snapshot[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out~36 , u0|timer|read_mux_out~36, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[4]~37 , u0|timer|read_mux_out[4]~37, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|readdata[4] , u0|timer|readdata[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|av_readdata[4]~5 , u0|jtag_uart|av_readdata[4]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux3~0 , u0|i2c_temp_sense|i2c_master_top_inst|Mux3~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux3~1 , u0|i2c_temp_sense|i2c_master_top_inst|Mux3~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|ctr[4] , u0|i2c_temp_sense|i2c_master_top_inst|ctr[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux3~2 , u0|i2c_temp_sense|i2c_master_top_inst|Mux3~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux3~3 , u0|i2c_temp_sense|i2c_master_top_inst|Mux3~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|wb_dat_o[4] , u0|i2c_temp_sense|i2c_master_top_inst|wb_dat_o[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_translator|av_readdata_pre[4] , u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_translator|av_readdata_pre[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[4]~10 , u0|mm_interconnect_1|rsp_mux|src_data[4]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[4]~12 , u0|mm_interconnect_1|rsp_mux|src_data[4]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[5]~32 , u0|timer|read_mux_out[5]~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[5]~5 , u0|timer|counter_snapshot[5]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[5] , u0|timer|counter_snapshot[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out~33 , u0|timer|read_mux_out~33, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[21]~feeder , u0|timer|counter_snapshot[21]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[21] , u0|timer|counter_snapshot[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[5]~34 , u0|timer|read_mux_out[5]~34, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|readdata[5] , u0|timer|readdata[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|data_out[5]~feeder , u0|led_pio|data_out[5]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|data_out[5] , u0|led_pio|data_out[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|readdata[5] , u0|led_pio|readdata[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[5]~9 , u0|mm_interconnect_1|rsp_mux|src_data[5]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|av_readdata[5]~4 , u0|jtag_uart|av_readdata[5]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|al~0 , u0|i2c_temp_sense|i2c_master_top_inst|al~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|al , u0|i2c_temp_sense|i2c_master_top_inst|al, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|ctr[5] , u0|i2c_temp_sense|i2c_master_top_inst|ctr[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux2~0 , u0|i2c_temp_sense|i2c_master_top_inst|Mux2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux2~1 , u0|i2c_temp_sense|i2c_master_top_inst|Mux2~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux2~2 , u0|i2c_temp_sense|i2c_master_top_inst|Mux2~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux2~3 , u0|i2c_temp_sense|i2c_master_top_inst|Mux2~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux2~4 , u0|i2c_temp_sense|i2c_master_top_inst|Mux2~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|wb_dat_o[5] , u0|i2c_temp_sense|i2c_master_top_inst|wb_dat_o[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_translator|av_readdata_pre[5] , u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_translator|av_readdata_pre[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[5]~8 , u0|mm_interconnect_1|rsp_mux|src_data[5]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[5] , u0|mm_interconnect_1|rsp_mux|src_data[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|av_readdata[6]~3 , u0|jtag_uart|av_readdata[6]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|ctr[6] , u0|i2c_temp_sense|i2c_master_top_inst|ctr[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux1~0 , u0|i2c_temp_sense|i2c_master_top_inst|Mux1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux1~1 , u0|i2c_temp_sense|i2c_master_top_inst|Mux1~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sta_condition~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sta_condition~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sta_condition , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|sta_condition, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|busy~0 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|busy~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|busy , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|bit_controller|busy, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux1~2 , u0|i2c_temp_sense|i2c_master_top_inst|Mux1~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux1~3 , u0|i2c_temp_sense|i2c_master_top_inst|Mux1~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux1~4 , u0|i2c_temp_sense|i2c_master_top_inst|Mux1~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|wb_dat_o[6] , u0|i2c_temp_sense|i2c_master_top_inst|wb_dat_o[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_translator|av_readdata_pre[6] , u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_translator|av_readdata_pre[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[6]~5 , u0|mm_interconnect_1|rsp_mux|src_data[6]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[6] , u0|timer|counter_snapshot[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out~30 , u0|timer|read_mux_out~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[22] , u0|timer|counter_snapshot[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[6]~29 , u0|timer|read_mux_out[6]~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[6]~31 , u0|timer|read_mux_out[6]~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|readdata[6] , u0|timer|readdata[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|data_out[6]~feeder , u0|led_pio|data_out[6]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|data_out[6] , u0|led_pio|data_out[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|readdata[6] , u0|led_pio|readdata[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[6]~6 , u0|mm_interconnect_1|rsp_mux|src_data[6]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[6]~7 , u0|mm_interconnect_1|rsp_mux|src_data[6]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux0~0 , u0|i2c_temp_sense|i2c_master_top_inst|Mux0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux0~1 , u0|i2c_temp_sense|i2c_master_top_inst|Mux0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|ack_out~2 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|ack_out~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|ack_out~3 , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|ack_out~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|ack_out , u0|i2c_temp_sense|i2c_master_top_inst|byte_controller|ack_out, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|rxack~0 , u0|i2c_temp_sense|i2c_master_top_inst|rxack~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|rxack , u0|i2c_temp_sense|i2c_master_top_inst|rxack, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux0~2 , u0|i2c_temp_sense|i2c_master_top_inst|Mux0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux0~3 , u0|i2c_temp_sense|i2c_master_top_inst|Mux0~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux0~4 , u0|i2c_temp_sense|i2c_master_top_inst|Mux0~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|wb_dat_o[7] , u0|i2c_temp_sense|i2c_master_top_inst|wb_dat_o[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_translator|av_readdata_pre[7] , u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_translator|av_readdata_pre[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|av_readdata[7]~2 , u0|jtag_uart|av_readdata[7]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[7]~3 , u0|mm_interconnect_1|rsp_mux|src_data[7]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[23]~feeder , u0|timer|counter_snapshot[23]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[23] , u0|timer|counter_snapshot[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[7] , u0|timer|counter_snapshot[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out~27 , u0|timer|read_mux_out~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[7]~26 , u0|timer|read_mux_out[7]~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[7]~28 , u0|timer|read_mux_out[7]~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|readdata[7] , u0|timer|readdata[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|data_out[7] , u0|led_pio|data_out[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|readdata[7] , u0|led_pio|readdata[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[7]~4 , u0|mm_interconnect_1|rsp_mux|src_data[7]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[7] , u0|mm_interconnect_1|rsp_mux|src_data[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[24]~feeder , u0|timer|counter_snapshot[24]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[24] , u0|timer|counter_snapshot[24], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[8] , u0|timer|counter_snapshot[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out~24 , u0|timer|read_mux_out~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[8]~23 , u0|timer|read_mux_out[8]~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[8]~25 , u0|timer|read_mux_out[8]~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|readdata[8] , u0|timer|readdata[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|Add0~0 , u0|jtag_uart|Add0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|Add0~2 , u0|jtag_uart|Add0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|Add0~4 , u0|jtag_uart|Add0~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|Add0~6 , u0|jtag_uart|Add0~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|Add0~8 , u0|jtag_uart|Add0~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|LessThan1~1 , u0|jtag_uart|LessThan1~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|Add0~10 , u0|jtag_uart|Add0~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|Add0~12 , u0|jtag_uart|Add0~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|LessThan1~0 , u0|jtag_uart|LessThan1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|LessThan1~2 , u0|jtag_uart|LessThan1~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|fifo_AF , u0|jtag_uart|fifo_AF, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|jupdate~0 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|jupdate~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|jupdate~feeder , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|jupdate~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|jupdate , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|jupdate, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|jupdate1~feeder , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|jupdate1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|jupdate1 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|jupdate1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|jupdate2 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|jupdate2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|always2~0 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|always2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|t_pause~0 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|t_pause~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|t_pause~1 , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|t_pause~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|t_pause , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|t_pause, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|pause_irq~0 , u0|jtag_uart|pause_irq~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|pause_irq , u0|jtag_uart|pause_irq, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|av_readdata[8]~1 , u0|jtag_uart|av_readdata[8]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[8] , u0|mm_interconnect_1|rsp_mux|src_data[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|LessThan0~0 , u0|jtag_uart|LessThan0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|LessThan0~1 , u0|jtag_uart|LessThan0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|fifo_AE , u0|jtag_uart|fifo_AE, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|av_readdata[9] , u0|jtag_uart|av_readdata[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[25] , u0|timer|counter_snapshot[25], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[9]~20 , u0|timer|read_mux_out[9]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[9] , u0|timer|counter_snapshot[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out~21 , u0|timer|read_mux_out~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[9]~22 , u0|timer|read_mux_out[9]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|readdata[9] , u0|timer|readdata[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~12 , u0|mm_interconnect_1|rsp_mux|src_payload~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[9] , u0|mm_interconnect_1|rsp_mux|src_data[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[26]~feeder , u0|timer|counter_snapshot[26]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[26] , u0|timer|counter_snapshot[26], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[10]~0 , u0|timer|counter_snapshot[10]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[10] , u0|timer|counter_snapshot[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out~1 , u0|timer|read_mux_out~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[10]~0 , u0|timer|read_mux_out[10]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[10]~2 , u0|timer|read_mux_out[10]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|readdata[10] , u0|timer|readdata[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|ac~0 , u0|jtag_uart|ac~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|ac~1 , u0|jtag_uart|ac~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|ac , u0|jtag_uart|ac, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[10] , u0|mm_interconnect_1|rsp_mux|src_data[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[27] , u0|timer|counter_snapshot[27], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[11]~17 , u0|timer|read_mux_out[11]~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[11]~4 , u0|timer|counter_snapshot[11]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[11] , u0|timer|counter_snapshot[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out~18 , u0|timer|read_mux_out~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[11]~19 , u0|timer|read_mux_out[11]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|readdata[11] , u0|timer|readdata[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~11 , u0|mm_interconnect_1|rsp_mux|src_payload~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[28] , u0|timer|counter_snapshot[28], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[12]~14 , u0|timer|read_mux_out[12]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[12]~3 , u0|timer|counter_snapshot[12]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[12] , u0|timer|counter_snapshot[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out~15 , u0|timer|read_mux_out~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[12]~16 , u0|timer|read_mux_out[12]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|readdata[12] , u0|timer|readdata[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~10 , u0|mm_interconnect_1|rsp_mux|src_payload~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[12] , u0|mm_interconnect_1|rsp_mux|src_data[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21 , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[13]~11 , u0|timer|read_mux_out[13]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[29] , u0|timer|counter_snapshot[29], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[13] , u0|timer|counter_snapshot[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out~12 , u0|timer|read_mux_out~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[13]~13 , u0|timer|read_mux_out[13]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|readdata[13] , u0|timer|readdata[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[13] , u0|mm_interconnect_1|rsp_mux|src_data[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|woverflow~3 , u0|jtag_uart|woverflow~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|woverflow~2 , u0|jtag_uart|woverflow~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|woverflow , u0|jtag_uart|woverflow, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[30]~feeder , u0|timer|counter_snapshot[30]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[30] , u0|timer|counter_snapshot[30], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[14] , u0|timer|counter_snapshot[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out~9 , u0|timer|read_mux_out~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[14]~8 , u0|timer|read_mux_out[14]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[14]~10 , u0|timer|read_mux_out[14]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|readdata[14] , u0|timer|readdata[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[14] , u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~9 , u0|mm_interconnect_1|rsp_mux|src_payload~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[14] , u0|mm_interconnect_1|rsp_mux|src_data[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[31] , u0|timer|counter_snapshot[31], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[15]~5 , u0|timer|read_mux_out[15]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[15]~2 , u0|timer|counter_snapshot[15]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[15] , u0|timer|counter_snapshot[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out~6 , u0|timer|read_mux_out~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[15]~7 , u0|timer|read_mux_out[15]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|readdata[15] , u0|timer|readdata[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[15]~feeder , u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[15]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[15] , u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|rvalid~0 , u0|jtag_uart|rvalid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|rvalid , u0|jtag_uart|rvalid, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[15] , u0|mm_interconnect_1|rsp_mux|src_data[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7 , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~8 , u0|mm_interconnect_1|rsp_mux|src_payload~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9 , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~7 , u0|mm_interconnect_1|rsp_mux|src_payload~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11 , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~6 , u0|mm_interconnect_1|rsp_mux|src_payload~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13 , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~5 , u0|mm_interconnect_1|rsp_mux|src_payload~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15 , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~4 , u0|mm_interconnect_1|rsp_mux|src_payload~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17 , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~3 , u0|mm_interconnect_1|rsp_mux|src_payload~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19 , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~2 , u0|mm_interconnect_1|rsp_mux|src_payload~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0 , u0|slow_periph_bridge|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[2]~input , SDRAM_DQ[2]~input, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|za_data[2] , u0|sdram|za_data[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~28 , u0|mm_interconnect_0|cmd_mux_006|src_payload~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[39] , u0|mm_interconnect_0|cmd_mux_006|src_data[39], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[40] , u0|mm_interconnect_0|cmd_mux_006|src_data[40], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[41] , u0|mm_interconnect_0|cmd_mux_006|src_data[41], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[42] , u0|mm_interconnect_0|cmd_mux_006|src_data[42], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[7]~8 , u0|nios2_cpu|cpu|R_src2_lo[7]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[7] , u0|nios2_cpu|cpu|E_src2[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[7]~21 , u0|nios2_cpu|cpu|E_logic_result[7]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[7]~18 , u0|nios2_cpu|cpu|W_alu_result[7]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_shift_rot_right~0 , u0|nios2_cpu|cpu|D_ctrl_shift_rot_right~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_shift_rot_right~1 , u0|nios2_cpu|cpu|D_ctrl_shift_rot_right~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_shift_rot_right , u0|nios2_cpu|cpu|R_ctrl_shift_rot_right, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~7 , u0|nios2_cpu|cpu|Equal62~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_rot_right_nxt~0 , u0|nios2_cpu|cpu|R_ctrl_rot_right_nxt~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_rot_right , u0|nios2_cpu|cpu|R_ctrl_rot_right, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[8]~20 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[8]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[8] , u0|nios2_cpu|cpu|E_shift_rot_result[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[9]~19 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[9]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[9] , u0|nios2_cpu|cpu|E_shift_rot_result[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[10]~18 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[10]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[10] , u0|nios2_cpu|cpu|E_shift_rot_result[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[11]~17 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[11]~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[11] , u0|nios2_cpu|cpu|E_shift_rot_result[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[12]~16 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[12]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[12] , u0|nios2_cpu|cpu|E_shift_rot_result[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[13]~15 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[13]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[13] , u0|nios2_cpu|cpu|E_shift_rot_result[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[14]~14 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[14]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[14] , u0|nios2_cpu|cpu|E_shift_rot_result[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[15]~12 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[15]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[15] , u0|nios2_cpu|cpu|E_shift_rot_result[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[16]~13 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[16]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[19]~6 , u0|nios2_cpu|cpu|E_src2[19]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[9]~65 , u0|nios2_cpu|cpu|F_iw[9]~65, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~10 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[14] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add0~26 , u0|ufm_flash|avmm_data_controller|Add0~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector88~0 , u0|ufm_flash|avmm_data_controller|Selector88~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[14] , u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|cur_a_addr[14]~14 , u0|ufm_flash|avmm_data_controller|cur_a_addr[14]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|cur_a_addr[14]~22 , u0|ufm_flash|avmm_data_controller|cur_a_addr[14]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|address_convertor|Add0~6 , u0|ufm_flash|avmm_data_controller|address_convertor|Add0~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|address_convertor|Add0~8 , u0|ufm_flash|avmm_data_controller|address_convertor|Add0~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|address_convertor|Add0~10 , u0|ufm_flash|avmm_data_controller|address_convertor|Add0~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr~14 , u0|ufm_flash|avmm_data_controller|flash_page_addr~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[14] , u0|ufm_flash|avmm_data_controller|flash_page_addr[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[14]~14 , u0|ufm_flash|avmm_data_controller|flash_ardin[14]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~6 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[15] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|cur_a_addr[15]~19 , u0|ufm_flash|avmm_data_controller|cur_a_addr[15]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|address_convertor|Add0~12 , u0|ufm_flash|avmm_data_controller|address_convertor|Add0~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr~15 , u0|ufm_flash|avmm_data_controller|flash_page_addr~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[15] , u0|ufm_flash|avmm_data_controller|flash_page_addr[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[15]~15 , u0|ufm_flash|avmm_data_controller|flash_ardin[15]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|cur_a_addr[16]~20 , u0|ufm_flash|avmm_data_controller|cur_a_addr[16]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|address_convertor|Add0~14 , u0|ufm_flash|avmm_data_controller|address_convertor|Add0~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr~16 , u0|ufm_flash|avmm_data_controller|flash_page_addr~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[16] , u0|ufm_flash|avmm_data_controller|flash_page_addr[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[16]~16 , u0|ufm_flash|avmm_data_controller|flash_ardin[16]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|address_convertor|Add0~16 , u0|ufm_flash|avmm_data_controller|address_convertor|Add0~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr~17 , u0|ufm_flash|avmm_data_controller|flash_page_addr~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[17] , u0|ufm_flash|avmm_data_controller|flash_page_addr[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[17]~17 , u0|ufm_flash|avmm_data_controller|flash_ardin[17]~17, bemicro_m10_nios2_top, 1
instance = comp, \SDRAM_DQ[4]~input , SDRAM_DQ[4]~input, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|za_data[4] , u0|sdram|za_data[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[20]~6 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[20]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[20] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~13 , u0|mm_interconnect_0|rsp_mux|src_payload~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|address_convertor|Add0~18 , u0|ufm_flash|avmm_data_controller|address_convertor|Add0~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|address_convertor|Add0~20 , u0|ufm_flash|avmm_data_controller|address_convertor|Add0~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|access_address_write_protection_checker|is_addr_writable~0 , u0|ufm_flash|avmm_data_controller|access_address_write_protection_checker|is_addr_writable~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|access_address_write_protection_checker|is_addr_writable~1 , u0|ufm_flash|avmm_data_controller|access_address_write_protection_checker|is_addr_writable~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|address_convertor|LessThan0~0 , u0|ufm_flash|avmm_data_controller|address_convertor|LessThan0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|address_convertor|LessThan0~1 , u0|ufm_flash|avmm_data_controller|address_convertor|LessThan0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr~19 , u0|ufm_flash|avmm_data_controller|flash_page_addr~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[19] , u0|ufm_flash|avmm_data_controller|flash_page_addr[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[19]~19 , u0|ufm_flash|avmm_data_controller|flash_ardin[19]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~3 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[22] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_sector_addr~0 , u0|ufm_flash|avmm_data_controller|flash_sector_addr~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_sector_addr[0] , u0|ufm_flash|avmm_data_controller|flash_sector_addr[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|address_convertor|Add0~22 , u0|ufm_flash|avmm_data_controller|address_convertor|Add0~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr~20 , u0|ufm_flash|avmm_data_controller|flash_page_addr~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[20] , u0|ufm_flash|avmm_data_controller|flash_page_addr[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[20]~20 , u0|ufm_flash|avmm_data_controller|flash_ardin[20]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[22]~4 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[22]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[22] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~5 , u0|mm_interconnect_0|rsp_mux|src_payload~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_002|src0_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_reset_req , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_reset_req, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~10 , u0|mm_interconnect_0|cmd_mux_002|src_payload~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[16] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[36]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[36] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[36], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[37]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[37]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[37] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[37], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[16]~1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[16]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~16 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[28] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[28], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~18 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[26] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[26], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[40] , u0|mm_interconnect_0|cmd_mux_002|src_data[40], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|address[2] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|address[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[2]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[29] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[29], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[1]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[2]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[3]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg~4 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[5] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[41] , u0|mm_interconnect_0|cmd_mux_002|src_data[41], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|address[3] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|address[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[3]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~14 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[30] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[30], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[4]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[5]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[6]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[7]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[9] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[45] , u0|mm_interconnect_0|cmd_mux_002|src_data[45], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|address[7] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|address[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[7]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_mem8~1 , u0|nios2_cpu|cpu|D_ctrl_mem8~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|altera_onchip_flash_block|ufm_block , u0|ufm_flash|altera_onchip_flash_block|ufm_block, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[6]~12 , u0|nios2_cpu|cpu|F_pc_plus_one[6]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[8]~7 , u0|nios2_cpu|cpu|R_src2_lo[8]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[8] , u0|nios2_cpu|cpu|E_src2[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~16 , u0|nios2_cpu|cpu|Add1~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~17 , u0|nios2_cpu|cpu|Add1~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[6]~9 , u0|nios2_cpu|cpu|R_src2_lo[6]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[6] , u0|nios2_cpu|cpu|E_src2[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~18 , u0|nios2_cpu|cpu|Add1~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[23]~2 , u0|nios2_cpu|cpu|E_src2[23]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_unsigned_lo_imm16~3 , u0|nios2_cpu|cpu|D_ctrl_unsigned_lo_imm16~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_unsigned_lo_imm16~4 , u0|nios2_cpu|cpu|D_ctrl_unsigned_lo_imm16~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_unsigned_lo_imm16 , u0|nios2_cpu|cpu|R_ctrl_unsigned_lo_imm16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_hi~0 , u0|nios2_cpu|cpu|R_src2_hi~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[23] , u0|nios2_cpu|cpu|E_src2[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~1 , u0|nios2_cpu|cpu|Add1~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[24]~2 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[24]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[24] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[24], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~0 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~29 , u0|mm_interconnect_0|cmd_mux_002|src_payload~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[17] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~28 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_rd~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_rd~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_rd , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_rd, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_rd_d1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_rd_d1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~26 , u0|mm_interconnect_0|cmd_mux_002|src_payload~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[20] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~25 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~14 , u0|mm_interconnect_0|cmd_mux_002|src_payload~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[21] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~20 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~13 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[24] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[24], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~11 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[24] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[24], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~41 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~41, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~42 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~42, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[17]~21 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[17]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[25] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[25], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[25]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[25]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[25] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[25], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~17 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[22] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~24 , u0|mm_interconnect_0|cmd_mux_002|src_payload~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[22] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~22 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~22 , u0|mm_interconnect_0|cmd_mux_002|src_payload~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[23] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~20 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~20 , u0|mm_interconnect_0|cmd_mux_002|src_payload~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[24] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[24], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~18 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~16 , u0|mm_interconnect_0|cmd_mux_006|src_payload~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[45] , u0|mm_interconnect_0|cmd_mux_006|src_data[45], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[46] , u0|mm_interconnect_0|cmd_mux_006|src_data[46], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[47] , u0|mm_interconnect_0|cmd_mux_006|src_data[47], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[48] , u0|mm_interconnect_0|cmd_mux_006|src_data[48], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[49] , u0|mm_interconnect_0|cmd_mux_006|src_data[49], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_mem_byte_en[3]~3 , u0|nios2_cpu|cpu|E_mem_byte_en[3]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_byteenable[3] , u0|nios2_cpu|cpu|d_byteenable[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[35] , u0|mm_interconnect_0|cmd_mux_006|src_data[35], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[26]~14 , u0|nios2_cpu|cpu|E_src2[26]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[26] , u0|nios2_cpu|cpu|E_src2[26], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~85 , u0|nios2_cpu|cpu|Add1~85, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~17 , u0|mm_interconnect_0|cmd_mux_002|src_payload~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[26] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[26], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~15 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~38 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~38, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[31] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[31], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[31] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[31], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|nios2_bemicro_system_nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_cpu|cpu|nios2_bemicro_system_nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[30]~1 , u0|nios2_cpu|cpu|d_writedata[30]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[30] , u0|nios2_cpu|cpu|d_writedata[30], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~30 , u0|mm_interconnect_0|cmd_mux_006|src_payload~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~31 , u0|mm_interconnect_0|cmd_mux_006|src_payload~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a30 , u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a30, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~10 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~11 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[31]~26 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[31]~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[31] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[31], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~12 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~13 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_rshift8~1 , u0|nios2_cpu|cpu|av_ld_rshift8~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data[7] , u0|nios2_cpu|cpu|av_ld_byte3_data[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|nios2_bemicro_system_nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_cpu|cpu|nios2_bemicro_system_nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[31]~23 , u0|nios2_cpu|cpu|R_src1[31]~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[31] , u0|nios2_cpu|cpu|E_src1[31], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_invert_arith_src_msb~0 , u0|nios2_cpu|cpu|E_invert_arith_src_msb~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~3 , u0|nios2_cpu|cpu|Equal0~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_alu_subtract~8 , u0|nios2_cpu|cpu|D_ctrl_alu_subtract~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_invert_arith_src_msb~1 , u0|nios2_cpu|cpu|E_invert_arith_src_msb~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_invert_arith_src_msb , u0|nios2_cpu|cpu|E_invert_arith_src_msb, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_arith_src1[31] , u0|nios2_cpu|cpu|E_arith_src1[31], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_hi[15]~1 , u0|nios2_cpu|cpu|R_src2_hi[15]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_hi[15]~2 , u0|nios2_cpu|cpu|R_src2_hi[15]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[31] , u0|nios2_cpu|cpu|E_src2[31], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~80 , u0|nios2_cpu|cpu|Add1~80, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[30]~13 , u0|nios2_cpu|cpu|E_src2[30]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[30] , u0|nios2_cpu|cpu|E_src2[30], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~81 , u0|nios2_cpu|cpu|Add1~81, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[30]~24 , u0|nios2_cpu|cpu|R_src1[30]~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[30] , u0|nios2_cpu|cpu|E_src1[30], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[29]~10 , u0|nios2_cpu|cpu|E_src2[29]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[29] , u0|nios2_cpu|cpu|E_src2[29], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~82 , u0|nios2_cpu|cpu|Add1~82, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[28]~21 , u0|nios2_cpu|cpu|R_src1[28]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[28] , u0|nios2_cpu|cpu|E_src1[28], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[28]~11 , u0|nios2_cpu|cpu|E_src2[28]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[28] , u0|nios2_cpu|cpu|E_src2[28], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~83 , u0|nios2_cpu|cpu|Add1~83, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[27]~12 , u0|nios2_cpu|cpu|E_src2[27]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[27] , u0|nios2_cpu|cpu|E_src2[27], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~84 , u0|nios2_cpu|cpu|Add1~84, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[25]~0 , u0|nios2_cpu|cpu|E_src2[25]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[25] , u0|nios2_cpu|cpu|E_src2[25], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~77 , u0|nios2_cpu|cpu|Add1~77, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[24]~1 , u0|nios2_cpu|cpu|E_src2[24]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[24] , u0|nios2_cpu|cpu|E_src2[24], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~0 , u0|nios2_cpu|cpu|Add1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[24]~1 , u0|nios2_cpu|cpu|E_src1[24]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[22]~3 , u0|nios2_cpu|cpu|E_src1[22]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[22]~3 , u0|nios2_cpu|cpu|E_src2[22]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[22] , u0|nios2_cpu|cpu|E_src2[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~2 , u0|nios2_cpu|cpu|Add1~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[21]~4 , u0|nios2_cpu|cpu|E_src2[21]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[21] , u0|nios2_cpu|cpu|E_src2[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~3 , u0|nios2_cpu|cpu|Add1~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[19]~6 , u0|nios2_cpu|cpu|E_src1[19]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~5 , u0|nios2_cpu|cpu|Add1~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[18]~7 , u0|nios2_cpu|cpu|E_src2[18]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[18] , u0|nios2_cpu|cpu|E_src2[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~6 , u0|nios2_cpu|cpu|Add1~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[17]~8 , u0|nios2_cpu|cpu|E_src2[17]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[17] , u0|nios2_cpu|cpu|E_src2[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~7 , u0|nios2_cpu|cpu|Add1~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[16]~9 , u0|nios2_cpu|cpu|E_src2[16]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[16] , u0|nios2_cpu|cpu|E_src2[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~8 , u0|nios2_cpu|cpu|Add1~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[15]~0 , u0|nios2_cpu|cpu|R_src2_lo[15]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[15] , u0|nios2_cpu|cpu|E_src2[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~9 , u0|nios2_cpu|cpu|Add1~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[13]~2 , u0|nios2_cpu|cpu|R_src2_lo[13]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[13] , u0|nios2_cpu|cpu|E_src2[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~11 , u0|nios2_cpu|cpu|Add1~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[12]~3 , u0|nios2_cpu|cpu|R_src2_lo[12]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[12] , u0|nios2_cpu|cpu|E_src2[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~12 , u0|nios2_cpu|cpu|Add1~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[11]~4 , u0|nios2_cpu|cpu|R_src2_lo[11]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[11] , u0|nios2_cpu|cpu|E_src2[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~13 , u0|nios2_cpu|cpu|Add1~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~14 , u0|nios2_cpu|cpu|Add1~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~15 , u0|nios2_cpu|cpu|Add1~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~43 , u0|nios2_cpu|cpu|Add1~43, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~45 , u0|nios2_cpu|cpu|Add1~45, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~47 , u0|nios2_cpu|cpu|Add1~47, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~49 , u0|nios2_cpu|cpu|Add1~49, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~51 , u0|nios2_cpu|cpu|Add1~51, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~53 , u0|nios2_cpu|cpu|Add1~53, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~55 , u0|nios2_cpu|cpu|Add1~55, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~57 , u0|nios2_cpu|cpu|Add1~57, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~59 , u0|nios2_cpu|cpu|Add1~59, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~61 , u0|nios2_cpu|cpu|Add1~61, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~63 , u0|nios2_cpu|cpu|Add1~63, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~65 , u0|nios2_cpu|cpu|Add1~65, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[17]~9 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[17]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[17] , u0|nios2_cpu|cpu|F_pc[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[14]~28 , u0|nios2_cpu|cpu|F_pc_plus_one[14]~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[15]~30 , u0|nios2_cpu|cpu|F_pc_plus_one[15]~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[15]~6 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[15]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[15] , u0|nios2_cpu|cpu|F_pc[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[16]~32 , u0|nios2_cpu|cpu|F_pc_plus_one[16]~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[17]~34 , u0|nios2_cpu|cpu|F_pc_plus_one[17]~34, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[19] , u0|nios2_cpu|cpu|E_src1[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~67 , u0|nios2_cpu|cpu|Add1~67, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~69 , u0|nios2_cpu|cpu|Add1~69, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~71 , u0|nios2_cpu|cpu|Add1~71, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[20]~5 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[20]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[20] , u0|nios2_cpu|cpu|F_pc[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[18]~36 , u0|nios2_cpu|cpu|F_pc_plus_one[18]~36, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[19]~38 , u0|nios2_cpu|cpu|F_pc_plus_one[19]~38, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[19]~7 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[19]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[19] , u0|nios2_cpu|cpu|F_pc[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[20]~40 , u0|nios2_cpu|cpu|F_pc_plus_one[20]~40, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[22] , u0|nios2_cpu|cpu|E_src1[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~73 , u0|nios2_cpu|cpu|Add1~73, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~75 , u0|nios2_cpu|cpu|Add1~75, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[22]~3 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[22]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[22] , u0|nios2_cpu|cpu|F_pc[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[21]~42 , u0|nios2_cpu|cpu|F_pc_plus_one[21]~42, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[21]~4 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[21]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[21] , u0|nios2_cpu|cpu|F_pc[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[22]~44 , u0|nios2_cpu|cpu|F_pc_plus_one[22]~44, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[24] , u0|nios2_cpu|cpu|E_src1[24], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~78 , u0|nios2_cpu|cpu|Add1~78, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~86 , u0|nios2_cpu|cpu|Add1~86, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~88 , u0|nios2_cpu|cpu|Add1~88, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~90 , u0|nios2_cpu|cpu|Add1~90, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~92 , u0|nios2_cpu|cpu|Add1~92, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~94 , u0|nios2_cpu|cpu|Add1~94, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~96 , u0|nios2_cpu|cpu|Add1~96, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[31]~29 , u0|nios2_cpu|cpu|E_logic_result[31]~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[31]~26 , u0|nios2_cpu|cpu|W_alu_result[31]~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_shift_logical~0 , u0|nios2_cpu|cpu|D_ctrl_shift_logical~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_shift_rot~2 , u0|nios2_cpu|cpu|D_ctrl_shift_rot~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_shift_rot~0 , u0|nios2_cpu|cpu|D_ctrl_shift_rot~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_shift_rot~1 , u0|nios2_cpu|cpu|D_ctrl_shift_rot~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_shift_rot~3 , u0|nios2_cpu|cpu|D_ctrl_shift_rot~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_shift_rot , u0|nios2_cpu|cpu|R_ctrl_shift_rot, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[31] , u0|nios2_cpu|cpu|W_alu_result[31], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[31]~34 , u0|nios2_cpu|cpu|W_rf_wr_data[31]~34, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[28]~4 , u0|nios2_cpu|cpu|d_writedata[28]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[28] , u0|nios2_cpu|cpu|d_writedata[28], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~15 , u0|mm_interconnect_0|cmd_mux_002|src_payload~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[28] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[28], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~13 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[29]~3 , u0|nios2_cpu|cpu|d_writedata[29]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[29] , u0|nios2_cpu|cpu|d_writedata[29], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~30 , u0|mm_interconnect_0|cmd_mux_002|src_payload~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[29]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[29]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[29] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[29], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~29 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~31 , u0|mm_interconnect_0|cmd_mux_002|src_payload~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[30] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[30], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~30 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~32 , u0|mm_interconnect_0|cmd_mux_002|src_payload~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[31] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[31], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~31 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[35] , u0|mm_interconnect_0|cmd_mux_002|src_data[35], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|byteenable[3] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|byteenable[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~3 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|nios2_bemicro_system_nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|nios2_bemicro_system_nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~25 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[27] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[27], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~16 , u0|mm_interconnect_0|cmd_mux_002|src_payload~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[27] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[27], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~14 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~37 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~37, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[30] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[30], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[30], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~15 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~16 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[30]~27 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[30]~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[30] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[30], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~14 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~17 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~18 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data[6] , u0|nios2_cpu|cpu|av_ld_byte3_data[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[30]~30 , u0|nios2_cpu|cpu|E_logic_result[30]~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[30]~30 , u0|nios2_cpu|cpu|W_alu_result[30]~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[30] , u0|nios2_cpu|cpu|W_alu_result[30], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[30]~38 , u0|nios2_cpu|cpu|W_rf_wr_data[30]~38, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[29]~20 , u0|nios2_cpu|cpu|R_src1[29]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[29] , u0|nios2_cpu|cpu|E_src1[29], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[29]~24 , u0|nios2_cpu|cpu|E_logic_result[29]~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[29]~27 , u0|nios2_cpu|cpu|W_alu_result[29]~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[29] , u0|nios2_cpu|cpu|W_alu_result[29], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~29 , u0|mm_interconnect_0|cmd_mux_006|src_payload~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a24 , u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a24, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~36 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~36, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[29] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[29], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[29] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[29], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~19 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~20 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~21 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~22 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data[5] , u0|nios2_cpu|cpu|av_ld_byte3_data[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[29]~35 , u0|nios2_cpu|cpu|W_rf_wr_data[29]~35, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[27]~5 , u0|nios2_cpu|cpu|d_writedata[27]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[27] , u0|nios2_cpu|cpu|d_writedata[27], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~14 , u0|mm_interconnect_0|cmd_mux_006|src_payload~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~13 , u0|mm_interconnect_0|cmd_mux_006|src_payload~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a27 , u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a27, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~20 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[28] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[28], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[28] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[28], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~24 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~25 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~23 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~26 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~27 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data[4] , u0|nios2_cpu|cpu|av_ld_byte3_data[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[28]~25 , u0|nios2_cpu|cpu|E_logic_result[28]~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[28]~28 , u0|nios2_cpu|cpu|W_alu_result[28]~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[28] , u0|nios2_cpu|cpu|W_alu_result[28], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[28]~36 , u0|nios2_cpu|cpu|W_rf_wr_data[28]~36, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[27]~22 , u0|nios2_cpu|cpu|R_src1[27]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[27] , u0|nios2_cpu|cpu|E_src1[27], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[27]~26 , u0|nios2_cpu|cpu|E_logic_result[27]~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[27]~29 , u0|nios2_cpu|cpu|W_alu_result[27]~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[27] , u0|nios2_cpu|cpu|W_alu_result[27], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~29 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~21 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[27] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[27], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[27] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[27], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~30 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_wp_mode~4 , u0|ufm_flash|avmm_csr_controller|csr_wp_mode~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|valid_csr_write~0 , u0|ufm_flash|avmm_csr_controller|valid_csr_write~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_wp_mode[3]~1 , u0|ufm_flash|avmm_csr_controller|csr_wp_mode[3]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_wp_mode[4] , u0|ufm_flash|avmm_csr_controller|csr_wp_mode[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[27]~28 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[27]~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[27] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[27], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~31 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~28 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~32 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data[3] , u0|nios2_cpu|cpu|av_ld_byte3_data[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[27]~37 , u0|nios2_cpu|cpu|W_rf_wr_data[27]~37, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[26]~25 , u0|nios2_cpu|cpu|R_src1[26]~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[26] , u0|nios2_cpu|cpu|E_src1[26], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[26]~31 , u0|nios2_cpu|cpu|E_logic_result[26]~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[26]~31 , u0|nios2_cpu|cpu|W_alu_result[26]~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[26] , u0|nios2_cpu|cpu|W_alu_result[26], bemicro_m10_nios2_top, 1
instance = comp, \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a25 , u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a25, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~22 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[26] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[26], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[26] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[26], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~34 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~34, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~35 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~35, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_wp_mode~5 , u0|ufm_flash|avmm_csr_controller|csr_wp_mode~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_wp_mode[3] , u0|ufm_flash|avmm_csr_controller|csr_wp_mode[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[26]~29 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[26]~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[26] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[26], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~33 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~33, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~36 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~36, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~37 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~37, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data[2] , u0|nios2_cpu|cpu|av_ld_byte3_data[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[26]~39 , u0|nios2_cpu|cpu|W_rf_wr_data[26]~39, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[26]~6 , u0|nios2_cpu|cpu|d_writedata[26]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[26] , u0|nios2_cpu|cpu|d_writedata[26], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~15 , u0|mm_interconnect_0|cmd_mux_006|src_payload~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~6 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~7 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_wp_mode~3 , u0|ufm_flash|avmm_csr_controller|csr_wp_mode~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_wp_mode[2] , u0|ufm_flash|avmm_csr_controller|csr_wp_mode[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[25]~25 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[25]~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[25] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[25], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~5 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~8 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~9 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data[1] , u0|nios2_cpu|cpu|av_ld_byte3_data[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[25]~33 , u0|nios2_cpu|cpu|W_rf_wr_data[25]~33, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[25]~7 , u0|nios2_cpu|cpu|d_writedata[25]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[25] , u0|nios2_cpu|cpu|d_writedata[25], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~18 , u0|mm_interconnect_0|cmd_mux_002|src_payload~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[25] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[25], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~16 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~15 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[21] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~12 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~19 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[19] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~27 , u0|mm_interconnect_0|cmd_mux_002|src_payload~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[19] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~26 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~33 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~33, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~34 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~34, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[18]~11 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[18]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[21] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[18] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~28 , u0|mm_interconnect_0|cmd_mux_002|src_payload~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[18] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~27 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~25 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[24] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[24], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[24] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[24], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~1 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~2 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~3 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~4 , u0|nios2_cpu|cpu|av_ld_byte3_data_nxt~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data[0] , u0|nios2_cpu|cpu|av_ld_byte3_data[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[24]~0 , u0|nios2_cpu|cpu|E_logic_result[24]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[24]~1 , u0|nios2_cpu|cpu|W_alu_result[24]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[24] , u0|nios2_cpu|cpu|W_alu_result[24], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[24]~3 , u0|nios2_cpu|cpu|W_rf_wr_data[24]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[23]~2 , u0|nios2_cpu|cpu|E_src1[23]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[23] , u0|nios2_cpu|cpu|E_src1[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[23]~1 , u0|nios2_cpu|cpu|E_logic_result[23]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[23]~2 , u0|nios2_cpu|cpu|W_alu_result[23]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[23] , u0|nios2_cpu|cpu|W_alu_result[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[34] , u0|mm_interconnect_0|cmd_mux_006|src_data[34], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~20 , u0|mm_interconnect_0|cmd_mux_006|src_payload~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a22 , u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a22, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~2 , u0|mm_interconnect_0|rsp_mux|src_payload~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~3 , u0|mm_interconnect_0|rsp_mux|src_payload~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[23]~3 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[23]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[23] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~1 , u0|mm_interconnect_0|rsp_mux|src_payload~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~4 , u0|mm_interconnect_0|rsp_mux|src_payload~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[7]~0 , u0|nios2_cpu|cpu|av_ld_byte2_data[7]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[7] , u0|nios2_cpu|cpu|av_ld_byte2_data[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[23]~4 , u0|nios2_cpu|cpu|W_rf_wr_data[23]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[5]~20 , u0|nios2_cpu|cpu|E_src1[5]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[5] , u0|nios2_cpu|cpu|E_src1[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[3]~22 , u0|nios2_cpu|cpu|E_src1[3]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[3] , u0|nios2_cpu|cpu|E_src1[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[2]~23 , u0|nios2_cpu|cpu|E_src1[2]~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[2] , u0|nios2_cpu|cpu|E_src1[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[1]~18 , u0|nios2_cpu|cpu|R_src1[1]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[1] , u0|nios2_cpu|cpu|E_src1[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~24 , u0|nios2_cpu|cpu|Add1~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~26 , u0|nios2_cpu|cpu|Add1~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~27 , u0|nios2_cpu|cpu|Add1~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~29 , u0|nios2_cpu|cpu|Add1~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~31 , u0|nios2_cpu|cpu|Add1~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~33 , u0|nios2_cpu|cpu|Add1~33, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~35 , u0|nios2_cpu|cpu|Add1~35, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~37 , u0|nios2_cpu|cpu|Add1~37, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~39 , u0|nios2_cpu|cpu|Add1~39, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~41 , u0|nios2_cpu|cpu|Add1~41, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[6]~21 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[6]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[6] , u0|nios2_cpu|cpu|F_pc[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[44] , u0|mm_interconnect_0|cmd_mux_006|src_data[44], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_mem_byte_en[0]~1 , u0|nios2_cpu|cpu|E_mem_byte_en[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_byteenable[0] , u0|nios2_cpu|cpu|d_byteenable[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[32] , u0|mm_interconnect_0|cmd_mux_006|src_data[32], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~23 , u0|mm_interconnect_0|cmd_mux_006|src_payload~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a6 , u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a6, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~1 , u0|mm_interconnect_0|cmd_mux_002|src_payload~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[0] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[32] , u0|mm_interconnect_0|cmd_mux_002|src_data[32], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|byteenable[0] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|byteenable[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|Equal0~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|Equal0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~6 , u0|mm_interconnect_0|cmd_mux_002|src_payload~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[2] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~4 , u0|mm_interconnect_0|cmd_mux_002|src_payload~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[4] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~25 , u0|mm_interconnect_0|cmd_mux_002|src_payload~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[7] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[10] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~31 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[7] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~23 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~23 , u0|mm_interconnect_0|cmd_mux_002|src_payload~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[8] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|Equal0~3 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|Equal0~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[12] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~28 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[12] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~8 , u0|mm_interconnect_0|cmd_mux_002|src_payload~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[11] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~5 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~11 , u0|mm_interconnect_0|cmd_mux_002|src_payload~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[12] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~8 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[18]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[18]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[18] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_mem_byte_en[1]~0 , u0|nios2_cpu|cpu|E_mem_byte_en[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_byteenable[1] , u0|nios2_cpu|cpu|d_byteenable[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[33] , u0|mm_interconnect_0|cmd_mux_002|src_data[33], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|byteenable[1] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|byteenable[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|nios2_bemicro_system_nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|nios2_bemicro_system_nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~28 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[15] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~13 , u0|mm_interconnect_0|cmd_mux_002|src_payload~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[15] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~11 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[14]~4 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[14]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[14] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~12 , u0|mm_interconnect_0|cmd_mux_002|src_payload~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[14] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~10 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[17]~82 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[17]~82, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|DRsize.010 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|DRsize.010, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[15]~9 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[15]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~26 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[13] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~68 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~68, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~69 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~69, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[10]~13 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[10]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[14] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[14] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~27 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[14] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~70 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~70, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~71 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~71, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[15] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[15]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[15] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~24 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[15] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~64 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~64, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~65 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~65, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[16] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[16]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[16]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[16] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~27 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[13] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~9 , u0|mm_interconnect_0|cmd_mux_002|src_payload~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[13] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~6 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[12]~6 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[12]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[12] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~72 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~72, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~73 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~73, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[13] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[13] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~29 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[10] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~19 , u0|mm_interconnect_0|cmd_mux_002|src_payload~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[10] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~17 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[9]~9 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[9]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[9] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~21 , u0|mm_interconnect_0|cmd_mux_002|src_payload~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[9] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~19 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[8]~10 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[8]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[11] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[8] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~21 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[11]~5 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[11]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[11] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~29 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[11] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~74 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~74, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~75 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~75, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[12] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~30 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[10] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~76 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~76, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~77 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~77, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[11] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~31 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[9] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~78 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~78, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~79 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~79, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[10] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|DRsize.000~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|DRsize.000~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|DRsize.000 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|DRsize.000, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[0]~5 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[0]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~10 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[0] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[0] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[0] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~11 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~12 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[1] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[1] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~2 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[1] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~14 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~15 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[2] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[2] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~3 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[2] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~16 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~17 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[3] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[3] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~5 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[3] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~26 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~27 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[4] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[4] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~10 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[4] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~39 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~39, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~40 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~40, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[5] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[5] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~22 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[5] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~62 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~62, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~63 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~63, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[6] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[6] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~23 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[6] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|Mux30~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|Mux30~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[7]~8 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[7]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[7]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[7]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[7] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[7]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[7] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~25 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[7] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~66 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~66, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~67 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~67, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[8] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[8] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~32 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[8] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~80 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~80, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~81 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~81, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[9] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[9] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~32 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[6] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~2 , u0|mm_interconnect_0|cmd_mux_002|src_payload~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[6] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~24 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|Equal0~2 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|Equal0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[5]~3 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[5]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[5] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~3 , u0|mm_interconnect_0|cmd_mux_002|src_payload~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[5] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~9 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[4]~2 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[4]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[4] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~4 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[3]~1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[3]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[3] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~5 , u0|mm_interconnect_0|cmd_mux_002|src_payload~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[3] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~14 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[2] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[1]~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[1] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~12 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[0] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~30 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[7] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[7]~77 , u0|nios2_cpu|cpu|F_iw[7]~77, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[7]~78 , u0|nios2_cpu|cpu|F_iw[7]~78, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[7]~80 , u0|nios2_cpu|cpu|F_iw[7]~80, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[7] , u0|nios2_cpu|cpu|D_iw[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[1]~16 , u0|nios2_cpu|cpu|R_src2_lo[1]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[1] , u0|nios2_cpu|cpu|E_src2[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~23 , u0|nios2_cpu|cpu|Add1~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_mem_byte_en[2]~2 , u0|nios2_cpu|cpu|E_mem_byte_en[2]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_byteenable[2] , u0|nios2_cpu|cpu|d_byteenable[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[34] , u0|mm_interconnect_0|cmd_mux_002|src_data[34], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|byteenable[2] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|byteenable[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~2 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~22 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[31] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[31], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~13 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[31] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[31], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~46 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~46, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~47 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~47, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[32] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[32], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[32] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[32], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg~1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[8] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[6]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~30 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[23] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~7 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[22] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~33 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~33, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~34 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~34, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[23] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[23] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~20 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[23] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~58 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~58, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~59 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~59, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[24] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[24], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[24] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[24], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|resetlatch~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|resetlatch~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|resetlatch , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|resetlatch, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~45 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~45, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[33] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[33], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[33] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[33], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~23 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[30] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[30], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|Mux6~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|Mux6~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|Mux6~1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|Mux6~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[31]~7 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[31]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[31]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[31]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[31] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[31], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[31]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[31] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[31], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg~2 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[7] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[43] , u0|mm_interconnect_0|cmd_mux_002|src_data[43], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|address[5] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|address[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[5]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|Equal0~1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|Equal0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[29]~7 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[29]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[29] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[29], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~15 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[29] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[29], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~48 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~48, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~49 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~49, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[30] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[30], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[30]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[30]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[30] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[30], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg~3 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[6] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[4]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~26 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[26] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[26], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~54 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~54, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~55 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~55, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[27] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[27], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[27] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[27], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg~6 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[3] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[39] , u0|mm_interconnect_0|cmd_mux_002|src_data[39], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|address[1] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|address[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~24 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[28] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[28], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~50 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~50, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~51 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~51, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[29] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[29], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~17 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[27] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[27], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~52 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~52, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~53 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~53, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[28] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[28], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[28] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[28], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg~5 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[4] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|cfgrom_readdata[25]~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|cfgrom_readdata[25]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[25]~8 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[25]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[25] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[25], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~19 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[25] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[25], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~56 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~56, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~57 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~57, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[26] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[26], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[26] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[26], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg~7 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[2] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[38] , u0|mm_interconnect_0|cmd_mux_002|src_data[38], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|address[0] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|address[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~18 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[20] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[20] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~8 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[20] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~35 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~35, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~36 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~36, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[21] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~9 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[19] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~37 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~37, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~38 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~38, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[20] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~21 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[18] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~60 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~60, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~61 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~61, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[19] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[19] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~16 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[16] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~7 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~29 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[22] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~6 , u0|mm_interconnect_0|rsp_mux|src_payload~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~7 , u0|mm_interconnect_0|rsp_mux|src_payload~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~8 , u0|mm_interconnect_0|rsp_mux|src_payload~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[6]~1 , u0|nios2_cpu|cpu|av_ld_byte2_data[6]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[6] , u0|nios2_cpu|cpu|av_ld_byte2_data[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[22]~2 , u0|nios2_cpu|cpu|E_logic_result[22]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[22]~3 , u0|nios2_cpu|cpu|W_alu_result[22]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[22] , u0|nios2_cpu|cpu|W_alu_result[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[22]~5 , u0|nios2_cpu|cpu|W_rf_wr_data[22]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[21]~4 , u0|nios2_cpu|cpu|E_src1[21]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[21] , u0|nios2_cpu|cpu|E_src1[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[21]~3 , u0|nios2_cpu|cpu|E_logic_result[21]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[21]~4 , u0|nios2_cpu|cpu|W_alu_result[21]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[21] , u0|nios2_cpu|cpu|W_alu_result[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[21]~5 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[21]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[21] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~9 , u0|mm_interconnect_0|rsp_mux|src_payload~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~19 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[21] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~7 , u0|mm_interconnect_0|cmd_mux_006|src_payload~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~12 , u0|mm_interconnect_0|cmd_mux_006|src_payload~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a16 , u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a16, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~10 , u0|mm_interconnect_0|rsp_mux|src_payload~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~11 , u0|mm_interconnect_0|rsp_mux|src_payload~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~12 , u0|mm_interconnect_0|rsp_mux|src_payload~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[5]~2 , u0|nios2_cpu|cpu|av_ld_byte2_data[5]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[5] , u0|nios2_cpu|cpu|av_ld_byte2_data[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[21]~6 , u0|nios2_cpu|cpu|W_rf_wr_data[21]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[21]~2 , u0|nios2_cpu|cpu|E_st_data[21]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[21] , u0|nios2_cpu|cpu|d_writedata[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~2 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[21] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_sector_addr~1 , u0|ufm_flash|avmm_data_controller|flash_sector_addr~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_sector_addr[1] , u0|ufm_flash|avmm_data_controller|flash_sector_addr[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[21]~21 , u0|ufm_flash|avmm_data_controller|flash_ardin[21]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~26 , u0|mm_interconnect_0|cmd_mux_006|src_payload~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~25 , u0|mm_interconnect_0|cmd_mux_006|src_payload~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a19 , u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a19, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~32 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[20] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~14 , u0|mm_interconnect_0|rsp_mux|src_payload~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~15 , u0|mm_interconnect_0|rsp_mux|src_payload~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~16 , u0|mm_interconnect_0|rsp_mux|src_payload~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[4]~3 , u0|nios2_cpu|cpu|av_ld_byte2_data[4]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[4] , u0|nios2_cpu|cpu|av_ld_byte2_data[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[20]~7 , u0|nios2_cpu|cpu|W_rf_wr_data[20]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[18]~5 , u0|nios2_cpu|cpu|E_st_data[18]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[18] , u0|nios2_cpu|cpu|d_writedata[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~5 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[18] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr~18 , u0|ufm_flash|avmm_data_controller|flash_page_addr~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[18] , u0|ufm_flash|avmm_data_controller|flash_page_addr[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[18]~18 , u0|ufm_flash|avmm_data_controller|flash_ardin[18]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~21 , u0|mm_interconnect_0|cmd_mux_006|src_payload~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[33] , u0|mm_interconnect_0|cmd_mux_006|src_data[33], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~19 , u0|mm_interconnect_0|cmd_mux_006|src_payload~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a8 , u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~26 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[9] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[9]~63 , u0|nios2_cpu|cpu|F_iw[9]~63, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[9]~64 , u0|nios2_cpu|cpu|F_iw[9]~64, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[9]~66 , u0|nios2_cpu|cpu|F_iw[9]~66, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[9] , u0|nios2_cpu|cpu|D_iw[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[19] , u0|nios2_cpu|cpu|E_src2[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[19]~8 , u0|nios2_cpu|cpu|E_logic_result[19]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[19]~6 , u0|nios2_cpu|cpu|W_alu_result[19]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[19] , u0|nios2_cpu|cpu|W_alu_result[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~33 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~33, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[19] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~18 , u0|mm_interconnect_0|rsp_mux|src_payload~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~19 , u0|mm_interconnect_0|rsp_mux|src_payload~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[19]~7 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[19]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[19] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~17 , u0|mm_interconnect_0|rsp_mux|src_payload~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~20 , u0|mm_interconnect_0|rsp_mux|src_payload~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[3]~4 , u0|nios2_cpu|cpu|av_ld_byte2_data[3]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[3] , u0|nios2_cpu|cpu|av_ld_byte2_data[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[19]~8 , u0|nios2_cpu|cpu|W_rf_wr_data[19]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[16]~9 , u0|nios2_cpu|cpu|E_src1[16]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[16] , u0|nios2_cpu|cpu|E_src1[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[16] , u0|nios2_cpu|cpu|E_shift_rot_result[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[17]~5 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[17]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[17] , u0|nios2_cpu|cpu|E_shift_rot_result[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[18]~6 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[18]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[18] , u0|nios2_cpu|cpu|E_shift_rot_result[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[19]~8 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[19]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[19] , u0|nios2_cpu|cpu|E_shift_rot_result[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[20]~7 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[20]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[20] , u0|nios2_cpu|cpu|E_shift_rot_result[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[21]~3 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[21]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[21] , u0|nios2_cpu|cpu|E_shift_rot_result[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[22]~2 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[22]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[22] , u0|nios2_cpu|cpu|E_shift_rot_result[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[23]~1 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[23]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[23] , u0|nios2_cpu|cpu|E_shift_rot_result[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[24]~0 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[24]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[24] , u0|nios2_cpu|cpu|E_shift_rot_result[24], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[25]~4 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[25]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[25] , u0|nios2_cpu|cpu|E_shift_rot_result[25], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[26]~24 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[26]~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[26] , u0|nios2_cpu|cpu|E_shift_rot_result[26], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[27]~26 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[27]~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[27] , u0|nios2_cpu|cpu|E_shift_rot_result[27], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[28]~28 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[28]~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[28] , u0|nios2_cpu|cpu|E_shift_rot_result[28], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[29]~30 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[29]~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[29] , u0|nios2_cpu|cpu|E_shift_rot_result[29], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[30]~31 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[30]~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[30] , u0|nios2_cpu|cpu|E_shift_rot_result[30], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[31]~29 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[31]~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[31] , u0|nios2_cpu|cpu|E_shift_rot_result[31], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_shift_logical~1 , u0|nios2_cpu|cpu|D_ctrl_shift_logical~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_shift_logical~2 , u0|nios2_cpu|cpu|D_ctrl_shift_logical~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_shift_logical , u0|nios2_cpu|cpu|R_ctrl_shift_logical, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_fill_bit~0 , u0|nios2_cpu|cpu|E_shift_rot_fill_bit~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[0]~27 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[0]~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[0] , u0|nios2_cpu|cpu|E_shift_rot_result[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[1]~25 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[1]~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[1] , u0|nios2_cpu|cpu|E_shift_rot_result[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[2]~9 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[2]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[2] , u0|nios2_cpu|cpu|E_shift_rot_result[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[3]~10 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[3]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[3] , u0|nios2_cpu|cpu|E_shift_rot_result[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[4]~11 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[4]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[4] , u0|nios2_cpu|cpu|E_shift_rot_result[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[5]~23 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[5]~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[5] , u0|nios2_cpu|cpu|E_shift_rot_result[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[6]~22 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[6]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[6] , u0|nios2_cpu|cpu|E_shift_rot_result[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[7]~21 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[7]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[7] , u0|nios2_cpu|cpu|E_shift_rot_result[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[7] , u0|nios2_cpu|cpu|W_alu_result[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[43] , u0|mm_interconnect_0|cmd_mux_006|src_data[43], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~27 , u0|mm_interconnect_0|cmd_mux_006|src_payload~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a17 , u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a17, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~34 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~34, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[18] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~22 , u0|mm_interconnect_0|rsp_mux|src_payload~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~23 , u0|mm_interconnect_0|rsp_mux|src_payload~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[18]~8 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[18]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[18] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~21 , u0|mm_interconnect_0|rsp_mux|src_payload~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~24 , u0|mm_interconnect_0|rsp_mux|src_payload~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[2]~5 , u0|nios2_cpu|cpu|av_ld_byte2_data[2]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[2] , u0|nios2_cpu|cpu|av_ld_byte2_data[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[18]~6 , u0|nios2_cpu|cpu|E_logic_result[18]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[18]~7 , u0|nios2_cpu|cpu|W_alu_result[18]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[18] , u0|nios2_cpu|cpu|W_alu_result[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[18]~9 , u0|nios2_cpu|cpu|W_rf_wr_data[18]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[17]~6 , u0|nios2_cpu|cpu|E_st_data[17]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[17] , u0|nios2_cpu|cpu|d_writedata[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~4 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[17] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[17]~9 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[17]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[17] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~25 , u0|mm_interconnect_0|rsp_mux|src_payload~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~35 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~35, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[17] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~26 , u0|mm_interconnect_0|rsp_mux|src_payload~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~27 , u0|mm_interconnect_0|rsp_mux|src_payload~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~28 , u0|mm_interconnect_0|rsp_mux|src_payload~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[1]~6 , u0|nios2_cpu|cpu|av_ld_byte2_data[1]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[1] , u0|nios2_cpu|cpu|av_ld_byte2_data[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[17]~10 , u0|nios2_cpu|cpu|W_rf_wr_data[17]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[16]~7 , u0|nios2_cpu|cpu|E_st_data[16]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[16] , u0|nios2_cpu|cpu|d_writedata[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~7 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[16] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[16]~10 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[16]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[16] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~29 , u0|mm_interconnect_0|rsp_mux|src_payload~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~30 , u0|mm_interconnect_0|rsp_mux|src_payload~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~31 , u0|mm_interconnect_0|rsp_mux|src_payload~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~32 , u0|mm_interconnect_0|rsp_mux|src_payload~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[0]~7 , u0|nios2_cpu|cpu|av_ld_byte2_data[0]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[0] , u0|nios2_cpu|cpu|av_ld_byte2_data[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[16]~13 , u0|nios2_cpu|cpu|E_logic_result[16]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[16]~9 , u0|nios2_cpu|cpu|W_alu_result[16]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[16] , u0|nios2_cpu|cpu|W_alu_result[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[16]~11 , u0|nios2_cpu|cpu|W_rf_wr_data[16]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[13]~10 , u0|nios2_cpu|cpu|E_st_data[13]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[13] , u0|nios2_cpu|cpu|d_writedata[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~9 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[13] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|cur_a_addr[13]~21 , u0|ufm_flash|avmm_data_controller|cur_a_addr[13]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr~13 , u0|ufm_flash|avmm_data_controller|flash_page_addr~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[13] , u0|ufm_flash|avmm_data_controller|flash_page_addr[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[13]~13 , u0|ufm_flash|avmm_data_controller|flash_ardin[13]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[19]~88 , u0|nios2_cpu|cpu|F_iw[19]~88, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[19]~89 , u0|nios2_cpu|cpu|F_iw[19]~89, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[19]~90 , u0|nios2_cpu|cpu|F_iw[19]~90, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[19] , u0|nios2_cpu|cpu|D_iw[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[15]~10 , u0|nios2_cpu|cpu|E_src1[15]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[15] , u0|nios2_cpu|cpu|E_src1[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[15]~12 , u0|nios2_cpu|cpu|E_logic_result[15]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[15]~10 , u0|nios2_cpu|cpu|W_alu_result[15]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[15] , u0|nios2_cpu|cpu|W_alu_result[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[15]~12 , u0|nios2_cpu|cpu|W_rf_wr_data[15]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[14]~1 , u0|nios2_cpu|cpu|R_src2_lo[14]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[14] , u0|nios2_cpu|cpu|E_src2[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~10 , u0|nios2_cpu|cpu|Add1~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[12]~13 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[12]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[12]~14 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[12]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[12] , u0|nios2_cpu|cpu|F_pc[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[50] , u0|mm_interconnect_0|cmd_mux_001|src_data[50], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|cur_a_addr[12]~15 , u0|ufm_flash|avmm_data_controller|cur_a_addr[12]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|cur_a_addr[12]~23 , u0|ufm_flash|avmm_data_controller|cur_a_addr[12]~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr~12 , u0|ufm_flash|avmm_data_controller|flash_page_addr~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[12] , u0|ufm_flash|avmm_data_controller|flash_page_addr[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[12]~12 , u0|ufm_flash|avmm_data_controller|flash_ardin[12]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[18]~91 , u0|nios2_cpu|cpu|F_iw[18]~91, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[18]~92 , u0|nios2_cpu|cpu|F_iw[18]~92, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[18]~93 , u0|nios2_cpu|cpu|F_iw[18]~93, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[18]~94 , u0|nios2_cpu|cpu|F_iw[18]~94, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[18] , u0|nios2_cpu|cpu|D_iw[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[14]~11 , u0|nios2_cpu|cpu|E_src1[14]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[14] , u0|nios2_cpu|cpu|E_src1[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[14]~14 , u0|nios2_cpu|cpu|E_logic_result[14]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[14]~11 , u0|nios2_cpu|cpu|W_alu_result[14]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[14] , u0|nios2_cpu|cpu|W_alu_result[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[14]~12 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[14]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[14] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~28 , u0|mm_interconnect_0|rsp_mux|src_data[14]~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_wr_strobe~0 , u0|spi_dac|p1_wr_strobe~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_wr_strobe~1 , u0|spi_dac|p1_wr_strobe~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|wr_strobe , u0|spi_dac|wr_strobe, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|endofpacketvalue_wr_strobe~0 , u0|spi_dac|endofpacketvalue_wr_strobe~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|endofpacketvalue_reg[14] , u0|spi_dac|endofpacketvalue_reg[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|data_to_cpu[13]~1 , u0|spi_dac|data_to_cpu[13]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|slaveselect_wr_strobe~0 , u0|spi_dac|slaveselect_wr_strobe~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[14] , u0|spi_dac|spi_slave_select_holding_reg[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|control_wr_strobe~0 , u0|spi_dac|control_wr_strobe~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|SSO_reg , u0|spi_dac|SSO_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_slowcount[0] , u0|spi_dac|p1_slowcount[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|slowcount[0] , u0|spi_dac|slowcount[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|slowcount[1]~8 , u0|spi_dac|slowcount[1]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|slowcount[2]~10 , u0|spi_dac|slowcount[2]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|slowcount[2] , u0|spi_dac|slowcount[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|slowcount[3]~12 , u0|spi_dac|slowcount[3]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|slowcount[3] , u0|spi_dac|slowcount[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|slowcount[4]~14 , u0|spi_dac|slowcount[4]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|slowcount[4] , u0|spi_dac|slowcount[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|slowcount[5]~16 , u0|spi_dac|slowcount[5]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|slowcount[5] , u0|spi_dac|slowcount[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|slowcount[6]~18 , u0|spi_dac|slowcount[6]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|slowcount[6] , u0|spi_dac|slowcount[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|slowcount[7]~20 , u0|spi_dac|slowcount[7]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|slowcount[7] , u0|spi_dac|slowcount[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|slowcount[8]~22 , u0|spi_dac|slowcount[8]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|slowcount[8] , u0|spi_dac|slowcount[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|Equal2~1 , u0|spi_dac|Equal2~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_slowcount~0 , u0|spi_dac|p1_slowcount~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|slowcount[1] , u0|spi_dac|slowcount[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|Equal2~0 , u0|spi_dac|Equal2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|Equal2~2 , u0|spi_dac|Equal2~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_wr_strobe~0 , u0|spi_dac|p1_data_wr_strobe~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|data_wr_strobe , u0|spi_dac|data_wr_strobe, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|tx_holding_primed~0 , u0|spi_dac|tx_holding_primed~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|tx_holding_primed , u0|spi_dac|tx_holding_primed, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|Add1~0 , u0|spi_dac|Add1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|always11~0 , u0|spi_dac|always11~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|state[0] , u0|spi_dac|state[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|Add1~2 , u0|spi_dac|Add1~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|state~1 , u0|spi_dac|state~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|state[1] , u0|spi_dac|state[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|Add1~4 , u0|spi_dac|Add1~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|state[2] , u0|spi_dac|state[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|Add1~6 , u0|spi_dac|Add1~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|state[3] , u0|spi_dac|state[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|Equal9~0 , u0|spi_dac|Equal9~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|Add1~8 , u0|spi_dac|Add1~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|state~0 , u0|spi_dac|state~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|state[4] , u0|spi_dac|state[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|Equal9~1 , u0|spi_dac|Equal9~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|transmitting~4 , u0|spi_dac|transmitting~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|transmitting , u0|spi_dac|transmitting, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|write_shift_reg~0 , u0|spi_dac|write_shift_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|always6~0 , u0|spi_dac|always6~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_reg[14] , u0|spi_dac|spi_slave_select_reg[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[14]~6 , u0|spi_dac|p1_data_to_cpu[14]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|data_to_cpu[14] , u0|spi_dac|data_to_cpu[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[14] , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|modular_adc_sample_store_csr_agent_rsp_fifo|write~2 , u0|mm_interconnect_0|modular_adc_sample_store_csr_agent_rsp_fifo|write~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|modular_adc_sample_store_csr_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|modular_adc_sample_store_csr_translator|read_latency_shift_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|modular_adc_sample_store_csr_translator|read_latency_shift_reg[1] , u0|mm_interconnect_0|modular_adc_sample_store_csr_translator|read_latency_shift_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|mode[0]~feeder , u0|modular_adc|sequencer_internal|u_seq_csr|mode[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|mode[0] , u0|modular_adc|sequencer_internal|u_seq_csr|mode[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|mode[2] , u0|modular_adc|sequencer_internal|u_seq_csr|mode[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|Equal2~0 , u0|modular_adc|sequencer_internal|u_seq_csr|Equal2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|always1~3 , u0|modular_adc|sequencer_internal|u_seq_ctrl|always1~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|seq_state_nxt~0 , u0|modular_adc|sequencer_internal|u_seq_ctrl|seq_state_nxt~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|seq_state , u0|modular_adc|sequencer_internal|u_seq_ctrl|seq_state, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|slot_sel_nxt[1]~2 , u0|modular_adc|sequencer_internal|u_seq_ctrl|slot_sel_nxt[1]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel~3 , u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|slot_sel[1] , u0|modular_adc|sequencer_internal|u_seq_ctrl|slot_sel[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|slot_sel_nxt[2]~1 , u0|modular_adc|sequencer_internal|u_seq_ctrl|slot_sel_nxt[2]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|slot_sel[2]~feeder , u0|modular_adc|sequencer_internal|u_seq_ctrl|slot_sel[2]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|slot_sel[2] , u0|modular_adc|sequencer_internal|u_seq_ctrl|slot_sel[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|slot_sel_nxt[2]~0 , u0|modular_adc|sequencer_internal|u_seq_ctrl|slot_sel_nxt[2]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel~10 , u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel[2]~6 , u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel[2]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel[2] , u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel~7 , u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel[0] , u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel[4]~feeder , u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel[4]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|Mux0~0 , u0|modular_adc|sequencer_internal|u_seq_ctrl|Mux0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel[2]~11 , u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel[2]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel[4] , u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Equal1~0 , u0|modular_adc|control_internal|u_control_fsm|Equal1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel~8 , u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel~9 , u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel[3] , u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Equal2~0 , u0|modular_adc|control_internal|u_control_fsm|Equal2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add0~0 , u0|modular_adc|control_internal|u_control_fsm|Add0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2 , u0|modular_adc|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3 , u0|modular_adc|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC , u0|modular_adc|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|cmd_fetched~0 , u0|modular_adc|control_internal|u_control_fsm|cmd_fetched~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state.PWRDWN , u0|modular_adc|control_internal|u_control_fsm|ctrl_state.PWRDWN, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN , u0|modular_adc|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|int_timer[6]~3 , u0|modular_adc|control_internal|u_control_fsm|int_timer[6]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add0~8 , u0|modular_adc|control_internal|u_control_fsm|Add0~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add0~10 , u0|modular_adc|control_internal|u_control_fsm|Add0~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|int_timer~5 , u0|modular_adc|control_internal|u_control_fsm|int_timer~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|int_timer[6]~11 , u0|modular_adc|control_internal|u_control_fsm|int_timer[6]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|int_timer[5] , u0|modular_adc|control_internal|u_control_fsm|int_timer[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add0~12 , u0|modular_adc|control_internal|u_control_fsm|Add0~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|int_timer[6]~4 , u0|modular_adc|control_internal|u_control_fsm|int_timer[6]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|int_timer[6] , u0|modular_adc|control_internal|u_control_fsm|int_timer[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add0~14 , u0|modular_adc|control_internal|u_control_fsm|Add0~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|int_timer~2 , u0|modular_adc|control_internal|u_control_fsm|int_timer~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|int_timer[7] , u0|modular_adc|control_internal|u_control_fsm|int_timer[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector2~0 , u0|modular_adc|control_internal|u_control_fsm|Selector2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector19~0 , u0|modular_adc|control_internal|u_control_fsm|Selector19~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector19~1 , u0|modular_adc|control_internal|u_control_fsm|Selector19~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector3~0 , u0|modular_adc|control_internal|u_control_fsm|Selector3~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE , u0|modular_adc|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector3~1 , u0|modular_adc|control_internal|u_control_fsm|Selector3~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|WideOr19~0 , u0|modular_adc|control_internal|u_control_fsm|WideOr19~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|conv_dly1_s_flp~feeder , u0|modular_adc|control_internal|u_control_fsm|conv_dly1_s_flp~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|conv_dly1_s_flp , u0|modular_adc|control_internal|u_control_fsm|conv_dly1_s_flp, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|eoc_synch_dly , u0|modular_adc|control_internal|u_control_fsm|eoc_synch_dly, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state.WAIT_PEND , u0|modular_adc|control_internal|u_control_fsm|ctrl_state.WAIT_PEND, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0 , u0|modular_adc|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1 , u0|modular_adc|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|pend~0 , u0|modular_adc|control_internal|u_control_fsm|pend~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|pend , u0|modular_adc|control_internal|u_control_fsm|pend, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|prev_cmd_is_ts~0 , u0|modular_adc|control_internal|u_control_fsm|prev_cmd_is_ts~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|prev_cmd_is_ts , u0|modular_adc|control_internal|u_control_fsm|prev_cmd_is_ts, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|always3~0 , u0|modular_adc|control_internal|u_control_fsm|always3~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector11~0 , u0|modular_adc|control_internal|u_control_fsm|Selector11~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector11~1 , u0|modular_adc|control_internal|u_control_fsm|Selector11~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state.PRE_CONV , u0|modular_adc|control_internal|u_control_fsm|ctrl_state.PRE_CONV, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector8~0 , u0|modular_adc|control_internal|u_control_fsm|Selector8~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state.WAIT , u0|modular_adc|control_internal|u_control_fsm|ctrl_state.WAIT, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector6~0 , u0|modular_adc|control_internal|u_control_fsm|Selector6~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector6~1 , u0|modular_adc|control_internal|u_control_fsm|Selector6~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|WideOr13~0 , u0|modular_adc|control_internal|u_control_fsm|WideOr13~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|WideOr13~1 , u0|modular_adc|control_internal|u_control_fsm|WideOr13~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|WideOr13~2 , u0|modular_adc|control_internal|u_control_fsm|WideOr13~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|WideOr14~0 , u0|modular_adc|control_internal|u_control_fsm|WideOr14~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state.PWRUP_CH , u0|modular_adc|control_internal|u_control_fsm|ctrl_state.PWRUP_CH, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector4~0 , u0|modular_adc|control_internal|u_control_fsm|Selector4~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|WideOr16~0 , u0|modular_adc|control_internal|u_control_fsm|WideOr16~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector19~2 , u0|modular_adc|control_internal|u_control_fsm|Selector19~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|tsen , u0|modular_adc|control_internal|u_control_fsm|tsen, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal8~0 , u0|mm_interconnect_0|router|Equal8~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal6~0 , u0|mm_interconnect_0|router|Equal6~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal8~1 , u0|mm_interconnect_0|router|Equal8~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_translator|waitrequest_reset_override~feeder , u0|mm_interconnect_0|adc_pll_pll_slave_translator|waitrequest_reset_override~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_translator|waitrequest_reset_override , u0|mm_interconnect_0|adc_pll_pll_slave_translator|waitrequest_reset_override, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[65] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[65], bemicro_m10_nios2_top, 1
instance = comp, \u0|adc_pll|wire_pfdena_reg_ena~0 , u0|adc_pll|wire_pfdena_reg_ena~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[107]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[107]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[107] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[107], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[107]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[107]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[107] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[107], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[63] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[63], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[63] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[63], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[64] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[64], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[64] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[64], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem_used[0]~0 , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem_used[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem[1][107] , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem[1][107], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem[0][107]~2 , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem[0][107]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem[0][107] , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem[0][107], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|adc_pll_pll_slave_translator|read_latency_shift_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|adc_pll_pll_slave_translator|read_latency_shift_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent|rp_valid , u0|mm_interconnect_0|adc_pll_pll_slave_agent|rp_valid, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_ready~0 , u0|mm_interconnect_0|crosser_003|clock_xer|in_ready~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|read~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem_used[1]~1 , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem_used[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem_used[1] , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem_used[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem_used[0]~0 , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem_used[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem_used[0] , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem_used[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent|rp_valid~0 , u0|mm_interconnect_0|adc_pll_pll_slave_agent|rp_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent|uncompressor|sink_ready~0 , u0|mm_interconnect_0|adc_pll_pll_slave_agent|uncompressor|sink_ready~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem_used[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem_used[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem_used[1]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem_used[1]~3 , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem_used[1]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem_used[1]~4 , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem_used[1]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rsp_fifo|mem_used[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_ready~0 , u0|mm_interconnect_0|crosser_001|clock_xer|in_ready~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data , u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38], bemicro_m10_nios2_top, 1
instance = comp, \u0|adc_pll|wire_pfdena_reg_ena~1 , u0|adc_pll|wire_pfdena_reg_ena~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|adc_pll|w_reset , u0|adc_pll|w_reset, bemicro_m10_nios2_top, 1
instance = comp, \u0|adc_pll|prev_reset , u0|adc_pll|prev_reset, bemicro_m10_nios2_top, 1
instance = comp, \u0|adc_pll|comb~0 , u0|adc_pll|comb~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|adc_pll|sd1|pll7 , u0|adc_pll|sd1|pll7, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector12~0 , u0|modular_adc|control_internal|u_control_fsm|Selector12~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|WideOr13 , u0|modular_adc|control_internal|u_control_fsm|WideOr13, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|chsel[4] , u0|modular_adc|control_internal|u_control_fsm|chsel[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector16~0 , u0|modular_adc|control_internal|u_control_fsm|Selector16~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|chsel[0] , u0|modular_adc|control_internal|u_control_fsm|chsel[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector15~0 , u0|modular_adc|control_internal|u_control_fsm|Selector15~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|chsel[1] , u0|modular_adc|control_internal|u_control_fsm|chsel[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector13~0 , u0|modular_adc|control_internal|u_control_fsm|Selector13~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|chsel[3] , u0|modular_adc|control_internal|u_control_fsm|chsel[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector14~0 , u0|modular_adc|control_internal|u_control_fsm|Selector14~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|chsel[2] , u0|modular_adc|control_internal|u_control_fsm|chsel[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|adc_inst|decoder|WideOr4~1 , u0|modular_adc|control_internal|adc_inst|decoder|WideOr4~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|adc_inst|decoder|WideOr4~0 , u0|modular_adc|control_internal|adc_inst|decoder|WideOr4~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|adc_inst|decoder|WideOr4~2 , u0|modular_adc|control_internal|adc_inst|decoder|WideOr4~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|adc_inst|decoder|WideOr3~0 , u0|modular_adc|control_internal|adc_inst|decoder|WideOr3~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|adc_inst|decoder|WideOr3~1 , u0|modular_adc|control_internal|adc_inst|decoder|WideOr3~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|adc_inst|decoder|WideOr2~0 , u0|modular_adc|control_internal|adc_inst|decoder|WideOr2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|adc_inst|decoder|WideOr2~1 , u0|modular_adc|control_internal|adc_inst|decoder|WideOr2~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|adc_inst|decoder|WideOr1~0 , u0|modular_adc|control_internal|adc_inst|decoder|WideOr1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|adc_inst|decoder|WideOr1~1 , u0|modular_adc|control_internal|adc_inst|decoder|WideOr1~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|adc_inst|decoder|WideOr0~0 , u0|modular_adc|control_internal|adc_inst|decoder|WideOr0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|adc_inst|decoder|WideOr0~1 , u0|modular_adc|control_internal|adc_inst|decoder|WideOr0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|adc_inst|adcblock_instance|primitive_instance , u0|modular_adc|control_internal|adc_inst|adcblock_instance|primitive_instance, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1 , u0|modular_adc|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0] , u0|modular_adc|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state_nxt~0 , u0|modular_adc|control_internal|u_control_fsm|ctrl_state_nxt~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|cmd_fetched~1 , u0|modular_adc|control_internal|u_control_fsm|cmd_fetched~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|cmd_fetched , u0|modular_adc|control_internal|u_control_fsm|cmd_fetched, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND , u0|modular_adc|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector7~0 , u0|modular_adc|control_internal|u_control_fsm|Selector7~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector7~1 , u0|modular_adc|control_internal|u_control_fsm|Selector7~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state.GETCMD , u0|modular_adc|control_internal|u_control_fsm|ctrl_state.GETCMD, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector9~2 , u0|modular_adc|control_internal|u_control_fsm|Selector9~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector9~0 , u0|modular_adc|control_internal|u_control_fsm|Selector9~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector9~1 , u0|modular_adc|control_internal|u_control_fsm|Selector9~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector9~3 , u0|modular_adc|control_internal|u_control_fsm|Selector9~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state.CONV , u0|modular_adc|control_internal|u_control_fsm|ctrl_state.CONV, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0 , u0|modular_adc|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state.AVRG_CNT , u0|modular_adc|control_internal|u_control_fsm|ctrl_state.AVRG_CNT, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|load_int_timer~0 , u0|modular_adc|control_internal|u_control_fsm|load_int_timer~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|int_timer~10 , u0|modular_adc|control_internal|u_control_fsm|int_timer~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|int_timer[0] , u0|modular_adc|control_internal|u_control_fsm|int_timer[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add0~2 , u0|modular_adc|control_internal|u_control_fsm|Add0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|int_timer~9 , u0|modular_adc|control_internal|u_control_fsm|int_timer~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|int_timer[1] , u0|modular_adc|control_internal|u_control_fsm|int_timer[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add0~4 , u0|modular_adc|control_internal|u_control_fsm|Add0~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|int_timer~8 , u0|modular_adc|control_internal|u_control_fsm|int_timer~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|int_timer[2] , u0|modular_adc|control_internal|u_control_fsm|int_timer[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add0~6 , u0|modular_adc|control_internal|u_control_fsm|Add0~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|int_timer~7 , u0|modular_adc|control_internal|u_control_fsm|int_timer~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|int_timer[3] , u0|modular_adc|control_internal|u_control_fsm|int_timer[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|int_timer~6 , u0|modular_adc|control_internal|u_control_fsm|int_timer~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|int_timer[4] , u0|modular_adc|control_internal|u_control_fsm|int_timer[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|always12~0 , u0|modular_adc|control_internal|u_control_fsm|always12~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_cnt_done~0 , u0|modular_adc|control_internal|u_control_fsm|avrg_cnt_done~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|always12~1 , u0|modular_adc|control_internal|u_control_fsm|always12~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_cnt_done~1 , u0|modular_adc|control_internal|u_control_fsm|avrg_cnt_done~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_cnt_done , u0|modular_adc|control_internal|u_control_fsm|avrg_cnt_done, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0 , u0|modular_adc|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state.CONV_DLY1 , u0|modular_adc|control_internal|u_control_fsm|ctrl_state.CONV_DLY1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector10~0 , u0|modular_adc|control_internal|u_control_fsm|Selector10~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector10~1 , u0|modular_adc|control_internal|u_control_fsm|Selector10~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state.PUTRESP , u0|modular_adc|control_internal|u_control_fsm|ctrl_state.PUTRESP, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|cmd_ready , u0|modular_adc|control_internal|u_control_fsm|cmd_ready, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_valid~0 , u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_valid , u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_valid, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state_nxt.GETCMD_W~0 , u0|modular_adc|control_internal|u_control_fsm|ctrl_state_nxt.GETCMD_W~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state.GETCMD_W , u0|modular_adc|control_internal|u_control_fsm|ctrl_state.GETCMD_W, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector1~1 , u0|modular_adc|control_internal|u_control_fsm|Selector1~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|adc_pll|sd1|pll_lock_sync~feeder , u0|adc_pll|sd1|pll_lock_sync~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|adc_pll|sd1|pll_lock_sync , u0|adc_pll|sd1|pll_lock_sync, bemicro_m10_nios2_top, 1
instance = comp, \u0|adc_pll|sd1|locked , u0|adc_pll|sd1|locked, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector0~0 , u0|modular_adc|control_internal|u_control_fsm|Selector0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ctrl_state.IDLE , u0|modular_adc|control_internal|u_control_fsm|ctrl_state.IDLE, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector1~0 , u0|modular_adc|control_internal|u_control_fsm|Selector1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector1~2 , u0|modular_adc|control_internal|u_control_fsm|Selector1~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector18~0 , u0|modular_adc|control_internal|u_control_fsm|Selector18~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|WideOr16~1 , u0|modular_adc|control_internal|u_control_fsm|WideOr16~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector18~1 , u0|modular_adc|control_internal|u_control_fsm|Selector18~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|usr_pwd , u0|modular_adc|control_internal|u_control_fsm|usr_pwd, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|usr_pwd~_wirecell , u0|modular_adc|control_internal|u_control_fsm|usr_pwd~_wirecell, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder , u0|modular_adc|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1 , u0|modular_adc|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder , u0|modular_adc|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0] , u0|modular_adc|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|clk_dft_synch_dly~feeder , u0|modular_adc|control_internal|u_control_fsm|clk_dft_synch_dly~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|clk_dft_synch_dly , u0|modular_adc|control_internal|u_control_fsm|clk_dft_synch_dly, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector5~0 , u0|modular_adc|control_internal|u_control_fsm|Selector5~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector5~1 , u0|modular_adc|control_internal|u_control_fsm|Selector5~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Selector17~0 , u0|modular_adc|control_internal|u_control_fsm|Selector17~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|soc , u0|modular_adc|control_internal|u_control_fsm|soc, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|dout_flp[0]~feeder , u0|modular_adc|control_internal|u_control_fsm|dout_flp[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Equal0~1 , u0|modular_adc|control_internal|u_control_fsm|Equal0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Equal0~0 , u0|modular_adc|control_internal|u_control_fsm|Equal0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|load_dout~2 , u0|modular_adc|control_internal|u_control_fsm|load_dout~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|load_dout , u0|modular_adc|control_internal|u_control_fsm|load_dout, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|dout_flp[0] , u0|modular_adc|control_internal|u_control_fsm|dout_flp[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|dout_flp[6] , u0|modular_adc|control_internal|u_control_fsm|dout_flp[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|add_avrg_sum~0 , u0|modular_adc|control_internal|u_control_fsm|add_avrg_sum~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|add_avrg_sum_run~0 , u0|modular_adc|control_internal|u_control_fsm|add_avrg_sum_run~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|add_avrg_sum_run~1 , u0|modular_adc|control_internal|u_control_fsm|add_avrg_sum_run~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|fifo_sclr , u0|modular_adc|control_internal|u_control_fsm|fifo_sclr, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|frst_64_ptr_done~0 , u0|modular_adc|control_internal|u_control_fsm|frst_64_ptr_done~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|frst_64_ptr_done , u0|modular_adc|control_internal|u_control_fsm|frst_64_ptr_done, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|fifo_wrreq~0 , u0|modular_adc|control_internal|u_control_fsm|fifo_wrreq~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~2 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Equal0~2 , u0|modular_adc|control_internal|u_control_fsm|Equal0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|fifo_wrreq~1 , u0|modular_adc|control_internal|u_control_fsm|fifo_wrreq~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|fifo_rdreq~0 , u0|modular_adc|control_internal|u_control_fsm|fifo_rdreq~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|fifo_rdreq~1 , u0|modular_adc|control_internal|u_control_fsm|fifo_rdreq~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|valid_wreq, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~2 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~3 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~4 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~5 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~6 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~7 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|dout_flp[1]~feeder , u0|modular_adc|control_internal|u_control_fsm|dout_flp[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|dout_flp[1] , u0|modular_adc|control_internal|u_control_fsm|dout_flp[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|dout_flp[2]~feeder , u0|modular_adc|control_internal|u_control_fsm|dout_flp[2]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|dout_flp[2] , u0|modular_adc|control_internal|u_control_fsm|dout_flp[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|dout_flp[3]~feeder , u0|modular_adc|control_internal|u_control_fsm|dout_flp[3]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|dout_flp[3] , u0|modular_adc|control_internal|u_control_fsm|dout_flp[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|dout_flp[4] , u0|modular_adc|control_internal|u_control_fsm|dout_flp[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|dout_flp[5] , u0|modular_adc|control_internal|u_control_fsm|dout_flp[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|dout_flp[7]~feeder , u0|modular_adc|control_internal|u_control_fsm|dout_flp[7]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|dout_flp[7] , u0|modular_adc|control_internal|u_control_fsm|dout_flp[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|dout_flp[8] , u0|modular_adc|control_internal|u_control_fsm|dout_flp[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|dout_flp[9]~feeder , u0|modular_adc|control_internal|u_control_fsm|dout_flp[9]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|dout_flp[9] , u0|modular_adc|control_internal|u_control_fsm|dout_flp[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|dout_flp[10] , u0|modular_adc|control_internal|u_control_fsm|dout_flp[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|dout_flp[11]~feeder , u0|modular_adc|control_internal|u_control_fsm|dout_flp[11]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|dout_flp[11] , u0|modular_adc|control_internal|u_control_fsm|dout_flp[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|modular_adc|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|add_avrg_sum_run~2 , u0|modular_adc|control_internal|u_control_fsm|add_avrg_sum_run~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~0 , u0|modular_adc|control_internal|u_control_fsm|Add1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~50 , u0|modular_adc|control_internal|u_control_fsm|Add1~50, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[0]~20 , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[0]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[16]~56 , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[16]~56, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[0] , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~2 , u0|modular_adc|control_internal|u_control_fsm|Add1~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~49 , u0|modular_adc|control_internal|u_control_fsm|Add1~49, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[1]~22 , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[1]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[1] , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~4 , u0|modular_adc|control_internal|u_control_fsm|Add1~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~48 , u0|modular_adc|control_internal|u_control_fsm|Add1~48, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[2]~24 , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[2]~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[2] , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~6 , u0|modular_adc|control_internal|u_control_fsm|Add1~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~47 , u0|modular_adc|control_internal|u_control_fsm|Add1~47, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[3]~26 , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[3]~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[3] , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~8 , u0|modular_adc|control_internal|u_control_fsm|Add1~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~46 , u0|modular_adc|control_internal|u_control_fsm|Add1~46, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[4]~28 , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[4]~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[4] , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~10 , u0|modular_adc|control_internal|u_control_fsm|Add1~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~45 , u0|modular_adc|control_internal|u_control_fsm|Add1~45, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[5]~30 , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[5]~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[5] , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~12 , u0|modular_adc|control_internal|u_control_fsm|Add1~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~44 , u0|modular_adc|control_internal|u_control_fsm|Add1~44, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[6]~32 , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[6]~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[6] , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data~11 , u0|modular_adc|control_internal|u_control_fsm|rsp_data~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data[0] , u0|modular_adc|control_internal|u_control_fsm|rsp_data[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|slot_num[0]~6 , u0|modular_adc|sample_store_internal|slot_num[0]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_eop~0 , u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_eop~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_eop~1 , u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_eop~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_eop , u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_eop, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|cmd_eop_dly~0 , u0|modular_adc|control_internal|u_control_fsm|cmd_eop_dly~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|cmd_eop_dly , u0|modular_adc|control_internal|u_control_fsm|cmd_eop_dly, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_eop~0 , u0|modular_adc|control_internal|u_control_fsm|rsp_eop~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_eop , u0|modular_adc|control_internal|u_control_fsm|rsp_eop, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|set_eop , u0|modular_adc|sample_store_internal|set_eop, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|slot_num[0] , u0|modular_adc|sample_store_internal|slot_num[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|slot_num[1]~8 , u0|modular_adc|sample_store_internal|slot_num[1]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|slot_num[1] , u0|modular_adc|sample_store_internal|slot_num[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|slot_num[2]~10 , u0|modular_adc|sample_store_internal|slot_num[2]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|slot_num[2] , u0|modular_adc|sample_store_internal|slot_num[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|slot_num[3]~12 , u0|modular_adc|sample_store_internal|slot_num[3]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|slot_num[3] , u0|modular_adc|sample_store_internal|slot_num[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|slot_num[4]~14 , u0|modular_adc|sample_store_internal|slot_num[4]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|slot_num[4] , u0|modular_adc|sample_store_internal|slot_num[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|slot_num[5]~16 , u0|modular_adc|sample_store_internal|slot_num[5]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|slot_num[5] , u0|modular_adc|sample_store_internal|slot_num[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~14 , u0|modular_adc|control_internal|u_control_fsm|Add1~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~43 , u0|modular_adc|control_internal|u_control_fsm|Add1~43, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[7]~34 , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[7]~34, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[7] , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data~10 , u0|modular_adc|control_internal|u_control_fsm|rsp_data~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data[1] , u0|modular_adc|control_internal|u_control_fsm|rsp_data[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~16 , u0|modular_adc|control_internal|u_control_fsm|Add1~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~42 , u0|modular_adc|control_internal|u_control_fsm|Add1~42, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[8]~36 , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[8]~36, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[8] , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data~1 , u0|modular_adc|control_internal|u_control_fsm|rsp_data~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data[2] , u0|modular_adc|control_internal|u_control_fsm|rsp_data[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~18 , u0|modular_adc|control_internal|u_control_fsm|Add1~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~41 , u0|modular_adc|control_internal|u_control_fsm|Add1~41, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[9]~38 , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[9]~38, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[9] , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data~9 , u0|modular_adc|control_internal|u_control_fsm|rsp_data~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data[3] , u0|modular_adc|control_internal|u_control_fsm|rsp_data[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~20 , u0|modular_adc|control_internal|u_control_fsm|Add1~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~40 , u0|modular_adc|control_internal|u_control_fsm|Add1~40, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[10]~40 , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[10]~40, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[10] , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data~8 , u0|modular_adc|control_internal|u_control_fsm|rsp_data~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data[4] , u0|modular_adc|control_internal|u_control_fsm|rsp_data[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~22 , u0|modular_adc|control_internal|u_control_fsm|Add1~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~39 , u0|modular_adc|control_internal|u_control_fsm|Add1~39, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[11]~42 , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[11]~42, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[11] , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data~7 , u0|modular_adc|control_internal|u_control_fsm|rsp_data~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data[5] , u0|modular_adc|control_internal|u_control_fsm|rsp_data[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~24 , u0|modular_adc|control_internal|u_control_fsm|Add1~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~38 , u0|modular_adc|control_internal|u_control_fsm|Add1~38, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[12]~44 , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[12]~44, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[12] , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data~6 , u0|modular_adc|control_internal|u_control_fsm|rsp_data~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data[6] , u0|modular_adc|control_internal|u_control_fsm|rsp_data[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~26 , u0|modular_adc|control_internal|u_control_fsm|Add1~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~37 , u0|modular_adc|control_internal|u_control_fsm|Add1~37, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[13]~46 , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[13]~46, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[13] , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data~5 , u0|modular_adc|control_internal|u_control_fsm|rsp_data~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data[7] , u0|modular_adc|control_internal|u_control_fsm|rsp_data[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~28 , u0|modular_adc|control_internal|u_control_fsm|Add1~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~36 , u0|modular_adc|control_internal|u_control_fsm|Add1~36, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[14]~48 , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[14]~48, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[14] , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data~4 , u0|modular_adc|control_internal|u_control_fsm|rsp_data~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data[8] , u0|modular_adc|control_internal|u_control_fsm|rsp_data[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~30 , u0|modular_adc|control_internal|u_control_fsm|Add1~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~35 , u0|modular_adc|control_internal|u_control_fsm|Add1~35, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[15]~50 , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[15]~50, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[15] , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data~3 , u0|modular_adc|control_internal|u_control_fsm|rsp_data~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data[9] , u0|modular_adc|control_internal|u_control_fsm|rsp_data[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~32 , u0|modular_adc|control_internal|u_control_fsm|Add1~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~34 , u0|modular_adc|control_internal|u_control_fsm|Add1~34, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[16]~52 , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[16]~52, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[16] , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data~0 , u0|modular_adc|control_internal|u_control_fsm|rsp_data~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data[10] , u0|modular_adc|control_internal|u_control_fsm|rsp_data[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~51 , u0|modular_adc|control_internal|u_control_fsm|Add1~51, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Add1~53 , u0|modular_adc|control_internal|u_control_fsm|Add1~53, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[17]~54 , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[17]~54, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|avrg_sum[17] , u0|modular_adc|control_internal|u_control_fsm|avrg_sum[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data~2 , u0|modular_adc|control_internal|u_control_fsm|rsp_data~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_data[11] , u0|modular_adc|control_internal|u_control_fsm|rsp_data[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|u_ss_ram|altsyncram_component|auto_generated|ram_block1a0 , u0|modular_adc|sample_store_internal|u_ss_ram|altsyncram_component|auto_generated|ram_block1a0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata_nxt[14]~3 , u0|modular_adc|sample_store_internal|readdata_nxt[14]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata[14] , u0|modular_adc|sample_store_internal|readdata[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[14]~feeder , u0|spi_accelerometer|spi_slave_select_holding_reg[14]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|wait_latency_counter~2 , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|wait_latency_counter~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|wait_latency_counter[0] , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|wait_latency_counter[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_agent_rsp_fifo|mem_used[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal7~0 , u0|mm_interconnect_0|router|Equal7~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_agent_rsp_fifo|mem_used[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|uav_waitrequest~0 , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|uav_waitrequest~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|read_latency_shift_reg~2 , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|read_latency_shift_reg~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_agent_rsp_fifo|mem_used[0]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_agent_rsp_fifo|mem_used[0]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_agent_rsp_fifo|mem_used[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_agent_rsp_fifo|mem_used[1]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_agent_rsp_fifo|mem_used[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_rd_strobe~0 , u0|spi_accelerometer|p1_rd_strobe~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|wait_latency_counter~0 , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|wait_latency_counter~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|wait_latency_counter~1 , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|wait_latency_counter~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|wait_latency_counter[1] , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|wait_latency_counter[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_wr_strobe~0 , u0|spi_accelerometer|p1_wr_strobe~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_wr_strobe~1 , u0|spi_accelerometer|p1_wr_strobe~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|wr_strobe , u0|spi_accelerometer|wr_strobe, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|slaveselect_wr_strobe~0 , u0|spi_accelerometer|slaveselect_wr_strobe~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[14] , u0|spi_accelerometer|spi_slave_select_holding_reg[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_reg[14]~feeder , u0|spi_accelerometer|spi_slave_select_reg[14]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|control_wr_strobe~0 , u0|spi_accelerometer|control_wr_strobe~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|SSO_reg , u0|spi_accelerometer|SSO_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_wr_strobe~0 , u0|spi_accelerometer|p1_data_wr_strobe~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_wr_strobe , u0|spi_accelerometer|data_wr_strobe, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_slowcount[0] , u0|spi_accelerometer|p1_slowcount[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|slowcount[0] , u0|spi_accelerometer|slowcount[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|slowcount[1]~8 , u0|spi_accelerometer|slowcount[1]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|slowcount[7]~20 , u0|spi_accelerometer|slowcount[7]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|slowcount[8]~22 , u0|spi_accelerometer|slowcount[8]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|slowcount[8] , u0|spi_accelerometer|slowcount[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|Equal2~0 , u0|spi_accelerometer|Equal2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_slowcount~0 , u0|spi_accelerometer|p1_slowcount~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|slowcount[1] , u0|spi_accelerometer|slowcount[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|slowcount[2]~10 , u0|spi_accelerometer|slowcount[2]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|slowcount[2] , u0|spi_accelerometer|slowcount[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|slowcount[3]~12 , u0|spi_accelerometer|slowcount[3]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|slowcount[3] , u0|spi_accelerometer|slowcount[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|slowcount[4]~14 , u0|spi_accelerometer|slowcount[4]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|slowcount[4] , u0|spi_accelerometer|slowcount[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|slowcount[5]~16 , u0|spi_accelerometer|slowcount[5]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|slowcount[5] , u0|spi_accelerometer|slowcount[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|slowcount[6]~18 , u0|spi_accelerometer|slowcount[6]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|slowcount[6] , u0|spi_accelerometer|slowcount[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|slowcount[7] , u0|spi_accelerometer|slowcount[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|Equal2~1 , u0|spi_accelerometer|Equal2~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|Equal2~2 , u0|spi_accelerometer|Equal2~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|Add1~0 , u0|spi_accelerometer|Add1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|always11~0 , u0|spi_accelerometer|always11~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|state[0] , u0|spi_accelerometer|state[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|Add1~2 , u0|spi_accelerometer|Add1~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|Add1~6 , u0|spi_accelerometer|Add1~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|Add1~8 , u0|spi_accelerometer|Add1~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|state~0 , u0|spi_accelerometer|state~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|state[4] , u0|spi_accelerometer|state[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|state~1 , u0|spi_accelerometer|state~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|state[1] , u0|spi_accelerometer|state[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|Add1~4 , u0|spi_accelerometer|Add1~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|state[2] , u0|spi_accelerometer|state[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|state[3] , u0|spi_accelerometer|state[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|Equal9~0 , u0|spi_accelerometer|Equal9~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|Equal9~1 , u0|spi_accelerometer|Equal9~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|transmitting~4 , u0|spi_accelerometer|transmitting~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|transmitting , u0|spi_accelerometer|transmitting, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|tx_holding_primed~0 , u0|spi_accelerometer|tx_holding_primed~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|tx_holding_primed , u0|spi_accelerometer|tx_holding_primed, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|write_shift_reg~0 , u0|spi_accelerometer|write_shift_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|always6~0 , u0|spi_accelerometer|always6~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_reg[14] , u0|spi_accelerometer|spi_slave_select_reg[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|endofpacketvalue_wr_strobe~0 , u0|spi_accelerometer|endofpacketvalue_wr_strobe~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|endofpacketvalue_reg[14] , u0|spi_accelerometer|endofpacketvalue_reg[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[14]~5 , u0|spi_accelerometer|p1_data_to_cpu[14]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_to_cpu[14] , u0|spi_accelerometer|data_to_cpu[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[14] , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~29 , u0|mm_interconnect_0|rsp_mux|src_data[14]~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~30 , u0|mm_interconnect_0|rsp_mux|src_data[14]~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[14]~35 , u0|nios2_cpu|cpu|F_iw[14]~35, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~17 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[14] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~26 , u0|mm_interconnect_0|rsp_mux|src_data[14]~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~27 , u0|mm_interconnect_0|rsp_mux|src_data[14]~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~31 , u0|mm_interconnect_0|rsp_mux|src_data[14]~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[6]~6 , u0|nios2_cpu|cpu|av_ld_byte1_data[6]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_en~0 , u0|nios2_cpu|cpu|av_ld_byte1_data_en~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[6] , u0|nios2_cpu|cpu|av_ld_byte1_data[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[14]~13 , u0|nios2_cpu|cpu|W_rf_wr_data[14]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[19]~4 , u0|nios2_cpu|cpu|E_st_data[19]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[19] , u0|nios2_cpu|cpu|d_writedata[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~8 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[19] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|cur_a_addr[19]~12 , u0|ufm_flash|avmm_data_controller|cur_a_addr[19]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|address_convertor|LessThan0~2 , u0|ufm_flash|avmm_data_controller|address_convertor|LessThan0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr~9 , u0|ufm_flash|avmm_data_controller|flash_page_addr~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[9] , u0|ufm_flash|avmm_data_controller|flash_page_addr[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[9]~9 , u0|ufm_flash|avmm_data_controller|flash_ardin[9]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[17]~95 , u0|nios2_cpu|cpu|F_iw[17]~95, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[17]~96 , u0|nios2_cpu|cpu|F_iw[17]~96, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[17]~97 , u0|nios2_cpu|cpu|F_iw[17]~97, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[17]~98 , u0|nios2_cpu|cpu|F_iw[17]~98, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[17] , u0|nios2_cpu|cpu|D_iw[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[13]~12 , u0|nios2_cpu|cpu|E_src1[13]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[13] , u0|nios2_cpu|cpu|E_src1[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[13]~15 , u0|nios2_cpu|cpu|E_logic_result[13]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[13]~12 , u0|nios2_cpu|cpu|W_alu_result[13]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[13] , u0|nios2_cpu|cpu|W_alu_result[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[13]~feeder , u0|spi_accelerometer|spi_slave_select_holding_reg[13]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[13] , u0|spi_accelerometer|spi_slave_select_holding_reg[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_reg[13] , u0|spi_accelerometer|spi_slave_select_reg[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|endofpacketvalue_reg[13]~feeder , u0|spi_accelerometer|endofpacketvalue_reg[13]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|endofpacketvalue_reg[13] , u0|spi_accelerometer|endofpacketvalue_reg[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[13]~6 , u0|spi_accelerometer|p1_data_to_cpu[13]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_to_cpu[13] , u0|spi_accelerometer|data_to_cpu[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[13] , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata_nxt[13]~4 , u0|modular_adc|sample_store_internal|readdata_nxt[13]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata[13] , u0|modular_adc|sample_store_internal|readdata[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~35 , u0|mm_interconnect_0|rsp_mux|src_data[13]~35, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|endofpacketvalue_reg[13]~feeder , u0|spi_dac|endofpacketvalue_reg[13]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|endofpacketvalue_reg[13] , u0|spi_dac|endofpacketvalue_reg[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[13]~feeder , u0|spi_dac|spi_slave_select_holding_reg[13]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[13] , u0|spi_dac|spi_slave_select_holding_reg[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_reg[13]~feeder , u0|spi_dac|spi_slave_select_reg[13]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_reg[13] , u0|spi_dac|spi_slave_select_reg[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[13]~7 , u0|spi_dac|p1_data_to_cpu[13]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|data_to_cpu[13] , u0|spi_dac|data_to_cpu[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[13] , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[13]~13 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[13]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[13] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~34 , u0|mm_interconnect_0|rsp_mux|src_data[13]~34, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~36 , u0|mm_interconnect_0|rsp_mux|src_data[13]~36, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~13 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[13] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~6 , u0|mm_interconnect_0|cmd_mux_006|src_payload~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a11 , u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a11, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~32 , u0|mm_interconnect_0|rsp_mux|src_data[13]~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~33 , u0|mm_interconnect_0|rsp_mux|src_data[13]~33, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~4 , u0|mm_interconnect_0|rsp_mux|src_data[13]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~37 , u0|mm_interconnect_0|rsp_mux|src_data[13]~37, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[5]~5 , u0|nios2_cpu|cpu|av_ld_byte1_data[5]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[5] , u0|nios2_cpu|cpu|av_ld_byte1_data[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[13]~14 , u0|nios2_cpu|cpu|W_rf_wr_data[13]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[12]~11 , u0|nios2_cpu|cpu|E_st_data[12]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[12] , u0|nios2_cpu|cpu|d_writedata[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~8 , u0|mm_interconnect_0|cmd_mux_006|src_payload~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~10 , u0|mm_interconnect_0|cmd_mux_006|src_payload~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a12 , u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~15 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[12] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~38 , u0|mm_interconnect_0|rsp_mux|src_data[12]~38, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~39 , u0|mm_interconnect_0|rsp_mux|src_data[12]~39, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[12]~14 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[12]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[12] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~40 , u0|mm_interconnect_0|rsp_mux|src_data[12]~40, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata_nxt[12]~5 , u0|modular_adc|sample_store_internal|readdata_nxt[12]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata[12] , u0|modular_adc|sample_store_internal|readdata[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|endofpacketvalue_reg[12] , u0|spi_accelerometer|endofpacketvalue_reg[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[12] , u0|spi_accelerometer|spi_slave_select_holding_reg[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_reg[12]~feeder , u0|spi_accelerometer|spi_slave_select_reg[12]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_reg[12] , u0|spi_accelerometer|spi_slave_select_reg[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[12]~7 , u0|spi_accelerometer|p1_data_to_cpu[12]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_to_cpu[12] , u0|spi_accelerometer|data_to_cpu[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[12] , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~41 , u0|mm_interconnect_0|rsp_mux|src_data[12]~41, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|endofpacketvalue_reg[12] , u0|spi_dac|endofpacketvalue_reg[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[12] , u0|spi_dac|spi_slave_select_holding_reg[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_reg[12]~feeder , u0|spi_dac|spi_slave_select_reg[12]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_reg[12] , u0|spi_dac|spi_slave_select_reg[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[12]~8 , u0|spi_dac|p1_data_to_cpu[12]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|data_to_cpu[12] , u0|spi_dac|data_to_cpu[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[12] , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~42 , u0|mm_interconnect_0|rsp_mux|src_data[12]~42, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[12]~28 , u0|nios2_cpu|cpu|F_iw[12]~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~43 , u0|mm_interconnect_0|rsp_mux|src_data[12]~43, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[4]~4 , u0|nios2_cpu|cpu|av_ld_byte1_data[4]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[4] , u0|nios2_cpu|cpu|av_ld_byte1_data[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[12]~15 , u0|nios2_cpu|cpu|W_rf_wr_data[12]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[11]~12 , u0|nios2_cpu|cpu|E_st_data[11]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[11] , u0|nios2_cpu|cpu|d_writedata[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~5 , u0|mm_interconnect_0|cmd_mux_006|src_payload~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~12 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[11] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[11] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~44 , u0|mm_interconnect_0|rsp_mux|src_data[11]~44, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~45 , u0|mm_interconnect_0|rsp_mux|src_data[11]~45, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[11]~15 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[11]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[11] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~46 , u0|mm_interconnect_0|rsp_mux|src_data[11]~46, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata_nxt[11]~6 , u0|modular_adc|sample_store_internal|readdata_nxt[11]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata[11] , u0|modular_adc|sample_store_internal|readdata[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[11]~feeder , u0|spi_accelerometer|spi_slave_select_holding_reg[11]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[11] , u0|spi_accelerometer|spi_slave_select_holding_reg[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_reg[11]~feeder , u0|spi_accelerometer|spi_slave_select_reg[11]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_reg[11] , u0|spi_accelerometer|spi_slave_select_reg[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|endofpacketvalue_reg[11]~feeder , u0|spi_accelerometer|endofpacketvalue_reg[11]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|endofpacketvalue_reg[11] , u0|spi_accelerometer|endofpacketvalue_reg[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[11]~8 , u0|spi_accelerometer|p1_data_to_cpu[11]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_to_cpu[11] , u0|spi_accelerometer|data_to_cpu[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[11] , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~47 , u0|mm_interconnect_0|rsp_mux|src_data[11]~47, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|endofpacketvalue_reg[11]~feeder , u0|spi_dac|endofpacketvalue_reg[11]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|endofpacketvalue_reg[11] , u0|spi_dac|endofpacketvalue_reg[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[11]~feeder , u0|spi_dac|spi_slave_select_holding_reg[11]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[11] , u0|spi_dac|spi_slave_select_holding_reg[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_reg[11]~feeder , u0|spi_dac|spi_slave_select_reg[11]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_reg[11] , u0|spi_dac|spi_slave_select_reg[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[11]~9 , u0|spi_dac|p1_data_to_cpu[11]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|data_to_cpu[11] , u0|spi_dac|data_to_cpu[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[11] , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~48 , u0|mm_interconnect_0|rsp_mux|src_data[11]~48, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~3 , u0|mm_interconnect_0|rsp_mux|src_data[11]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~49 , u0|mm_interconnect_0|rsp_mux|src_data[11]~49, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[3]~3 , u0|nios2_cpu|cpu|av_ld_byte1_data[3]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[3] , u0|nios2_cpu|cpu|av_ld_byte1_data[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[11]~16 , u0|nios2_cpu|cpu|W_rf_wr_data[11]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[8]~14 , u0|nios2_cpu|cpu|E_st_data[8]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[8] , u0|nios2_cpu|cpu|d_writedata[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|data_out[0] , u0|led_pio|data_out[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|led_pio|readdata[0] , u0|led_pio|readdata[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_1|led_pio_s1_translator|av_readdata_pre[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_payload~15 , u0|mm_interconnect_1|rsp_mux|src_payload~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[16] , u0|timer|counter_snapshot[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[0]~9 , u0|timer|counter_snapshot[0]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|counter_snapshot[0] , u0|timer|counter_snapshot[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[0]~44 , u0|timer|read_mux_out[0]~44, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|delayed_unxcounter_is_zeroxx0~feeder , u0|timer|delayed_unxcounter_is_zeroxx0~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|delayed_unxcounter_is_zeroxx0 , u0|timer|delayed_unxcounter_is_zeroxx0, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|status_wr_strobe~0 , u0|timer|status_wr_strobe~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|timeout_occurred~0 , u0|timer|timeout_occurred~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|timeout_occurred , u0|timer|timeout_occurred, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|control_register[0] , u0|timer|control_register[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[0]~45 , u0|timer|read_mux_out[0]~45, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[0]~43 , u0|timer|read_mux_out[0]~43, bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|read_mux_out[0] , u0|timer|read_mux_out[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|readdata[0] , u0|timer|readdata[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[0]~feeder , u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_1|timer_s1_translator|av_readdata_pre[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|d1_data_in[0]~feeder , u0|button_pio|d1_data_in[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|d1_data_in[0] , u0|button_pio|d1_data_in[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|d2_data_in[0]~feeder , u0|button_pio|d2_data_in[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|d2_data_in[0] , u0|button_pio|d2_data_in[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|edge_capture~1 , u0|button_pio|edge_capture~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|edge_capture[0] , u0|button_pio|edge_capture[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|irq_mask[0] , u0|button_pio|irq_mask[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|readdata[0]~0 , u0|button_pio|readdata[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|read_mux_out[0]~3 , u0|button_pio|read_mux_out[0]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|readdata[0] , u0|button_pio|readdata[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_1|button_pio_s1_translator|av_readdata_pre[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[0]~20 , u0|mm_interconnect_1|rsp_mux|src_data[0]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|cr~11 , u0|i2c_temp_sense|i2c_master_top_inst|cr~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|cr[0] , u0|i2c_temp_sense|i2c_master_top_inst|cr[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|irq_flag~0 , u0|i2c_temp_sense|i2c_master_top_inst|irq_flag~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|irq_flag , u0|i2c_temp_sense|i2c_master_top_inst|irq_flag, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|ctr[0] , u0|i2c_temp_sense|i2c_master_top_inst|ctr[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux7~0 , u0|i2c_temp_sense|i2c_master_top_inst|Mux7~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux7~1 , u0|i2c_temp_sense|i2c_master_top_inst|Mux7~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux7~2 , u0|i2c_temp_sense|i2c_master_top_inst|Mux7~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux7~3 , u0|i2c_temp_sense|i2c_master_top_inst|Mux7~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|Mux7~4 , u0|i2c_temp_sense|i2c_master_top_inst|Mux7~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|wb_dat_o[0] , u0|i2c_temp_sense|i2c_master_top_inst|wb_dat_o[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_translator|av_readdata_pre[0] , u0|mm_interconnect_1|i2c_temp_sense_avalon_slave_0_translator|av_readdata_pre[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|av_readdata[0]~8 , u0|jtag_uart|av_readdata[0]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_1|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[0]~19 , u0|mm_interconnect_1|rsp_mux|src_data[0]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|rsp_mux|src_data[0]~21 , u0|mm_interconnect_1|rsp_mux|src_data[0]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~9 , u0|mm_interconnect_0|rsp_mux|src_data[10]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|endofpacketvalue_reg[10] , u0|spi_dac|endofpacketvalue_reg[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|data_to_cpu[7]~0 , u0|spi_dac|data_to_cpu[7]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[10] , u0|spi_dac|spi_slave_select_holding_reg[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_reg[10] , u0|spi_dac|spi_slave_select_reg[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[10]~1 , u0|spi_dac|p1_data_to_cpu[10]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[10]~0 , u0|spi_dac|p1_data_to_cpu[10]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[10]~2 , u0|spi_dac|p1_data_to_cpu[10]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|data_to_cpu[10] , u0|spi_dac|data_to_cpu[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[10] , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[10]~feeder , u0|spi_accelerometer|spi_slave_select_holding_reg[10]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[10] , u0|spi_accelerometer|spi_slave_select_holding_reg[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_reg[10] , u0|spi_accelerometer|spi_slave_select_reg[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[10]~0 , u0|spi_accelerometer|p1_data_to_cpu[10]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|endofpacketvalue_reg[10] , u0|spi_accelerometer|endofpacketvalue_reg[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[10]~1 , u0|spi_accelerometer|p1_data_to_cpu[10]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_to_cpu[10] , u0|spi_accelerometer|data_to_cpu[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[10] , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata_nxt[10]~0 , u0|modular_adc|sample_store_internal|readdata_nxt[10]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata[10] , u0|modular_adc|sample_store_internal|readdata[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~10 , u0|mm_interconnect_0|rsp_mux|src_data[10]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~11 , u0|mm_interconnect_0|rsp_mux|src_data[10]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~24 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[10] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~7 , u0|mm_interconnect_0|rsp_mux|src_data[10]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~8 , u0|mm_interconnect_0|rsp_mux|src_data[10]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~12 , u0|mm_interconnect_0|rsp_mux|src_data[10]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[2]~2 , u0|nios2_cpu|cpu|av_ld_byte1_data[2]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[2] , u0|nios2_cpu|cpu|av_ld_byte1_data[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[10]~0 , u0|nios2_cpu|cpu|W_rf_wr_data[10]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[10]~15 , u0|nios2_cpu|cpu|E_src1[10]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[10] , u0|nios2_cpu|cpu|E_src1[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[10]~18 , u0|nios2_cpu|cpu|E_logic_result[10]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[10]~15 , u0|nios2_cpu|cpu|W_alu_result[10]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[10] , u0|nios2_cpu|cpu|W_alu_result[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[46] , u0|mm_interconnect_0|cmd_mux_001|src_data[46], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector94~0 , u0|ufm_flash|avmm_data_controller|Selector94~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[8] , u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[8]~8 , u0|ufm_flash|avmm_data_controller|flash_page_addr[8]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~20 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[8] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[8]~_wirecell , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[8]~_wirecell, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[8] , u0|ufm_flash|avmm_data_controller|flash_page_addr[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[8]~8 , u0|ufm_flash|avmm_data_controller|flash_ardin[8]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~28 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[8] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[8]~70 , u0|nios2_cpu|cpu|F_iw[8]~70, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[8]~71 , u0|nios2_cpu|cpu|F_iw[8]~71, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[8]~72 , u0|nios2_cpu|cpu|F_iw[8]~72, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[8]~73 , u0|nios2_cpu|cpu|F_iw[8]~73, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[8] , u0|nios2_cpu|cpu|D_iw[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[4]~21 , u0|nios2_cpu|cpu|E_src1[4]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[4] , u0|nios2_cpu|cpu|E_src1[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[4]~11 , u0|nios2_cpu|cpu|E_logic_result[4]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[4]~21 , u0|nios2_cpu|cpu|W_alu_result[4]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[4] , u0|nios2_cpu|cpu|W_alu_result[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal10~1 , u0|mm_interconnect_0|router|Equal10~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|modular_adc_sequencer_csr_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|modular_adc_sequencer_csr_translator|read_latency_shift_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|modular_adc_sequencer_csr_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|modular_adc_sequencer_csr_translator|read_latency_shift_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|modular_adc_sequencer_csr_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|modular_adc_sequencer_csr_agent_rsp_fifo|mem_used[0]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|modular_adc_sequencer_csr_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|modular_adc_sequencer_csr_agent_rsp_fifo|mem_used[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|modular_adc_sequencer_csr_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|modular_adc_sequencer_csr_agent_rsp_fifo|mem_used[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|modular_adc_sequencer_csr_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|modular_adc_sequencer_csr_agent_rsp_fifo|mem_used[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|modular_adc_sequencer_csr_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|modular_adc_sequencer_csr_agent_rsp_fifo|mem_used[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal10~0 , u0|mm_interconnect_0|router|Equal10~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|modular_adc_sequencer_csr_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|modular_adc_sequencer_csr_agent_rsp_fifo|write~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|cmd_wr_en~0 , u0|modular_adc|sequencer_internal|u_seq_csr|cmd_wr_en~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|clr_run~0 , u0|modular_adc|sequencer_internal|u_seq_ctrl|clr_run~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|run~0 , u0|modular_adc|sequencer_internal|u_seq_csr|run~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|run , u0|modular_adc|sequencer_internal|u_seq_csr|run, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|always0~0 , u0|modular_adc|sequencer_internal|u_seq_csr|always0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|mode[1] , u0|modular_adc|sequencer_internal|u_seq_csr|mode[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|sw_clr_run~0 , u0|modular_adc|sequencer_internal|u_seq_csr|sw_clr_run~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|sw_clr_run~1 , u0|modular_adc|sequencer_internal|u_seq_csr|sw_clr_run~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|sw_clr_run~2 , u0|modular_adc|sequencer_internal|u_seq_csr|sw_clr_run~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|sw_clr_run , u0|modular_adc|sequencer_internal|u_seq_csr|sw_clr_run, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|always1~0 , u0|modular_adc|sequencer_internal|u_seq_ctrl|always1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|always1~2 , u0|modular_adc|sequencer_internal|u_seq_ctrl|always1~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|slot_sel_nxt[0]~3 , u0|modular_adc|sequencer_internal|u_seq_ctrl|slot_sel_nxt[0]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|slot_sel[0] , u0|modular_adc|sequencer_internal|u_seq_ctrl|slot_sel[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|always1~1 , u0|modular_adc|sequencer_internal|u_seq_ctrl|always1~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|valid_req~0 , u0|modular_adc|sequencer_internal|u_seq_ctrl|valid_req~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel[4]~0 , u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel[4]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel~4 , u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel~5 , u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel[1] , u0|modular_adc|sequencer_internal|u_seq_ctrl|cmd_channel[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|Equal1~1 , u0|modular_adc|control_internal|u_control_fsm|Equal1~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|load_rsp , u0|modular_adc|control_internal|u_control_fsm|load_rsp, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|control_internal|u_control_fsm|rsp_valid , u0|modular_adc|control_internal|u_control_fsm|rsp_valid, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata_nxt[15]~2 , u0|modular_adc|sample_store_internal|readdata_nxt[15]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata[15] , u0|modular_adc|sample_store_internal|readdata[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[15]~feeder , u0|spi_accelerometer|spi_slave_select_holding_reg[15]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[15] , u0|spi_accelerometer|spi_slave_select_holding_reg[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_reg[15]~feeder , u0|spi_accelerometer|spi_slave_select_reg[15]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_reg[15] , u0|spi_accelerometer|spi_slave_select_reg[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|endofpacketvalue_reg[15] , u0|spi_accelerometer|endofpacketvalue_reg[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[15]~4 , u0|spi_accelerometer|p1_data_to_cpu[15]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_to_cpu[15] , u0|spi_accelerometer|data_to_cpu[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[15] , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~23 , u0|mm_interconnect_0|rsp_mux|src_data[15]~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|endofpacketvalue_reg[15] , u0|spi_dac|endofpacketvalue_reg[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[15]~feeder , u0|spi_dac|spi_slave_select_holding_reg[15]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[15] , u0|spi_dac|spi_slave_select_holding_reg[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_reg[15]~feeder , u0|spi_dac|spi_slave_select_reg[15]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_reg[15] , u0|spi_dac|spi_slave_select_reg[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[15]~5 , u0|spi_dac|p1_data_to_cpu[15]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|data_to_cpu[15] , u0|spi_dac|data_to_cpu[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[15] , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[15]~11 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[15]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[15] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~22 , u0|mm_interconnect_0|rsp_mux|src_data[15]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~24 , u0|mm_interconnect_0|rsp_mux|src_data[15]~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~18 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[15] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~11 , u0|mm_interconnect_0|cmd_mux_006|src_payload~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a10 , u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a10, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~20 , u0|mm_interconnect_0|rsp_mux|src_data[15]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~21 , u0|mm_interconnect_0|rsp_mux|src_data[15]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~25 , u0|mm_interconnect_0|rsp_mux|src_data[15]~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[7]~7 , u0|nios2_cpu|cpu|av_ld_byte1_data[7]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[7] , u0|nios2_cpu|cpu|av_ld_byte1_data[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_ld_signed~0 , u0|nios2_cpu|cpu|D_ctrl_ld_signed~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_ld_signed~1 , u0|nios2_cpu|cpu|D_ctrl_ld_signed~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_ld_signed , u0|nios2_cpu|cpu|R_ctrl_ld_signed, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_fill_bit~0 , u0|nios2_cpu|cpu|av_fill_bit~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~50 , u0|mm_interconnect_0|rsp_mux|src_data[9]~50, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~51 , u0|mm_interconnect_0|rsp_mux|src_data[9]~51, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[9]~16 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[9]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[9] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~52 , u0|mm_interconnect_0|rsp_mux|src_data[9]~52, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|data_to_cpu[7]~2 , u0|spi_dac|data_to_cpu[7]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|iEOP_reg , u0|spi_dac|iEOP_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|endofpacketvalue_reg[9] , u0|spi_dac|endofpacketvalue_reg[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|SCLK_reg~0 , u0|spi_dac|SCLK_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|SCLK_reg~1 , u0|spi_dac|SCLK_reg~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|SCLK_reg , u0|spi_dac|SCLK_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|shift_reg~2 , u0|spi_dac|shift_reg~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|tx_holding_reg[1]~feeder , u0|spi_dac|tx_holding_reg[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|write_tx_holding , u0|spi_dac|write_tx_holding, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|tx_holding_reg[1] , u0|spi_dac|tx_holding_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|tx_holding_reg[0]~feeder , u0|spi_dac|tx_holding_reg[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|tx_holding_reg[0] , u0|spi_dac|tx_holding_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|MISO_reg~0 , u0|spi_dac|MISO_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|MISO_reg , u0|spi_dac|MISO_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|shift_reg~10 , u0|spi_dac|shift_reg~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|shift_reg[1]~11 , u0|spi_dac|shift_reg[1]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|shift_reg[0] , u0|spi_dac|shift_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|shift_reg~9 , u0|spi_dac|shift_reg~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|shift_reg[1] , u0|spi_dac|shift_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|rx_holding_reg[1]~feeder , u0|spi_dac|rx_holding_reg[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|transmitting~3 , u0|spi_dac|transmitting~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|rx_holding_reg[1] , u0|spi_dac|rx_holding_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|endofpacketvalue_reg[0]~feeder , u0|spi_dac|endofpacketvalue_reg[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|endofpacketvalue_reg[0] , u0|spi_dac|endofpacketvalue_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|rx_holding_reg[0] , u0|spi_dac|rx_holding_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|endofpacketvalue_reg[1] , u0|spi_dac|endofpacketvalue_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|EOP~0 , u0|spi_dac|EOP~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|endofpacketvalue_reg[3] , u0|spi_dac|endofpacketvalue_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|tx_holding_reg[2] , u0|spi_dac|tx_holding_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|shift_reg~8 , u0|spi_dac|shift_reg~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|shift_reg[2] , u0|spi_dac|shift_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|rx_holding_reg[2]~feeder , u0|spi_dac|rx_holding_reg[2]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|rx_holding_reg[2] , u0|spi_dac|rx_holding_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|tx_holding_reg[3] , u0|spi_dac|tx_holding_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|shift_reg~7 , u0|spi_dac|shift_reg~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|shift_reg[3] , u0|spi_dac|shift_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|rx_holding_reg[3] , u0|spi_dac|rx_holding_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|endofpacketvalue_reg[2]~feeder , u0|spi_dac|endofpacketvalue_reg[2]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|endofpacketvalue_reg[2] , u0|spi_dac|endofpacketvalue_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|EOP~1 , u0|spi_dac|EOP~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|tx_holding_reg[5] , u0|spi_dac|tx_holding_reg[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|tx_holding_reg[4] , u0|spi_dac|tx_holding_reg[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|shift_reg~6 , u0|spi_dac|shift_reg~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|shift_reg[4] , u0|spi_dac|shift_reg[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|shift_reg~5 , u0|spi_dac|shift_reg~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|shift_reg[5] , u0|spi_dac|shift_reg[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|rx_holding_reg[5] , u0|spi_dac|rx_holding_reg[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|endofpacketvalue_reg[4] , u0|spi_dac|endofpacketvalue_reg[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|rx_holding_reg[4] , u0|spi_dac|rx_holding_reg[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|endofpacketvalue_reg[5] , u0|spi_dac|endofpacketvalue_reg[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|EOP~2 , u0|spi_dac|EOP~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|endofpacketvalue_reg[7] , u0|spi_dac|endofpacketvalue_reg[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|tx_holding_reg[6] , u0|spi_dac|tx_holding_reg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|shift_reg~4 , u0|spi_dac|shift_reg~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|shift_reg[6] , u0|spi_dac|shift_reg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|tx_holding_reg[7]~feeder , u0|spi_dac|tx_holding_reg[7]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|tx_holding_reg[7] , u0|spi_dac|tx_holding_reg[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|shift_reg~3 , u0|spi_dac|shift_reg~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|shift_reg[7] , u0|spi_dac|shift_reg[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|rx_holding_reg[7] , u0|spi_dac|rx_holding_reg[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|rx_holding_reg[6] , u0|spi_dac|rx_holding_reg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|endofpacketvalue_reg[6] , u0|spi_dac|endofpacketvalue_reg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|EOP~3 , u0|spi_dac|EOP~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|EOP~4 , u0|spi_dac|EOP~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|EOP~5 , u0|spi_dac|EOP~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|EOP~8 , u0|spi_dac|EOP~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|EOP~6 , u0|spi_dac|EOP~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|EOP~7 , u0|spi_dac|EOP~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|EOP~9 , u0|spi_dac|EOP~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|rd_strobe , u0|spi_dac|rd_strobe, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_rd_strobe~1 , u0|spi_dac|p1_rd_strobe~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_rd_strobe~0 , u0|spi_dac|p1_data_rd_strobe~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|EOP~10 , u0|spi_dac|EOP~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|EOP~11 , u0|spi_dac|EOP~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|endofpacketvalue_reg[8] , u0|spi_dac|endofpacketvalue_reg[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|EOP~12 , u0|spi_dac|EOP~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|EOP~13 , u0|spi_dac|EOP~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|status_wr_strobe~0 , u0|spi_dac|status_wr_strobe~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|EOP~14 , u0|spi_dac|EOP~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|EOP , u0|spi_dac|EOP, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[9] , u0|spi_dac|spi_slave_select_holding_reg[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_reg[9] , u0|spi_dac|spi_slave_select_reg[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[9]~10 , u0|spi_dac|p1_data_to_cpu[9]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[9]~11 , u0|spi_dac|p1_data_to_cpu[9]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[9]~12 , u0|spi_dac|p1_data_to_cpu[9]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|data_to_cpu[9] , u0|spi_dac|data_to_cpu[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[9] , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[9]~feeder , u0|spi_accelerometer|spi_slave_select_holding_reg[9]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[9] , u0|spi_accelerometer|spi_slave_select_holding_reg[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_reg[9] , u0|spi_accelerometer|spi_slave_select_reg[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|endofpacketvalue_reg[8] , u0|spi_accelerometer|endofpacketvalue_reg[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|endofpacketvalue_reg[9] , u0|spi_accelerometer|endofpacketvalue_reg[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|EOP~12 , u0|spi_accelerometer|EOP~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|EOP~11 , u0|spi_accelerometer|EOP~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|EOP~13 , u0|spi_accelerometer|EOP~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|status_wr_strobe~0 , u0|spi_accelerometer|status_wr_strobe~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|endofpacketvalue_reg[5] , u0|spi_accelerometer|endofpacketvalue_reg[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|endofpacketvalue_reg[4] , u0|spi_accelerometer|endofpacketvalue_reg[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|EOP~7 , u0|spi_accelerometer|EOP~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|endofpacketvalue_reg[0]~feeder , u0|spi_accelerometer|endofpacketvalue_reg[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|endofpacketvalue_reg[0] , u0|spi_accelerometer|endofpacketvalue_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|endofpacketvalue_reg[1] , u0|spi_accelerometer|endofpacketvalue_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|EOP~5 , u0|spi_accelerometer|EOP~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|endofpacketvalue_reg[7] , u0|spi_accelerometer|endofpacketvalue_reg[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|endofpacketvalue_reg[6] , u0|spi_accelerometer|endofpacketvalue_reg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|EOP~8 , u0|spi_accelerometer|EOP~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|endofpacketvalue_reg[3] , u0|spi_accelerometer|endofpacketvalue_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|endofpacketvalue_reg[2]~feeder , u0|spi_accelerometer|endofpacketvalue_reg[2]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|endofpacketvalue_reg[2] , u0|spi_accelerometer|endofpacketvalue_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|EOP~6 , u0|spi_accelerometer|EOP~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|EOP~9 , u0|spi_accelerometer|EOP~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|rd_strobe , u0|spi_accelerometer|rd_strobe, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_rd_strobe~1 , u0|spi_accelerometer|p1_rd_strobe~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_rd_strobe~0 , u0|spi_accelerometer|p1_data_rd_strobe~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|tx_holding_reg[7]~feeder , u0|spi_accelerometer|tx_holding_reg[7]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|write_tx_holding , u0|spi_accelerometer|write_tx_holding, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|tx_holding_reg[7] , u0|spi_accelerometer|tx_holding_reg[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|tx_holding_reg[6]~feeder , u0|spi_accelerometer|tx_holding_reg[6]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|tx_holding_reg[6] , u0|spi_accelerometer|tx_holding_reg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|tx_holding_reg[5]~feeder , u0|spi_accelerometer|tx_holding_reg[5]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|tx_holding_reg[5] , u0|spi_accelerometer|tx_holding_reg[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|tx_holding_reg[4] , u0|spi_accelerometer|tx_holding_reg[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|tx_holding_reg[3]~feeder , u0|spi_accelerometer|tx_holding_reg[3]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|tx_holding_reg[3] , u0|spi_accelerometer|tx_holding_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|tx_holding_reg[2]~feeder , u0|spi_accelerometer|tx_holding_reg[2]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|tx_holding_reg[2] , u0|spi_accelerometer|tx_holding_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|tx_holding_reg[1]~feeder , u0|spi_accelerometer|tx_holding_reg[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|tx_holding_reg[1] , u0|spi_accelerometer|tx_holding_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|tx_holding_reg[0] , u0|spi_accelerometer|tx_holding_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|SCLK_reg~0 , u0|spi_accelerometer|SCLK_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|SCLK_reg~1 , u0|spi_accelerometer|SCLK_reg~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|SCLK_reg , u0|spi_accelerometer|SCLK_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|shift_reg~2 , u0|spi_accelerometer|shift_reg~2, bemicro_m10_nios2_top, 1
instance = comp, \ADXL362_MISO~input , ADXL362_MISO~input, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|MISO_reg~0 , u0|spi_accelerometer|MISO_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|MISO_reg , u0|spi_accelerometer|MISO_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|shift_reg~10 , u0|spi_accelerometer|shift_reg~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|shift_reg[4]~11 , u0|spi_accelerometer|shift_reg[4]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|shift_reg[0] , u0|spi_accelerometer|shift_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|shift_reg~9 , u0|spi_accelerometer|shift_reg~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|shift_reg[1] , u0|spi_accelerometer|shift_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|shift_reg~8 , u0|spi_accelerometer|shift_reg~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|shift_reg[2] , u0|spi_accelerometer|shift_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|shift_reg~7 , u0|spi_accelerometer|shift_reg~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|shift_reg[3] , u0|spi_accelerometer|shift_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|shift_reg~6 , u0|spi_accelerometer|shift_reg~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|shift_reg[4] , u0|spi_accelerometer|shift_reg[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|shift_reg~5 , u0|spi_accelerometer|shift_reg~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|shift_reg[5] , u0|spi_accelerometer|shift_reg[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|shift_reg~4 , u0|spi_accelerometer|shift_reg~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|shift_reg[6] , u0|spi_accelerometer|shift_reg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|shift_reg~3 , u0|spi_accelerometer|shift_reg~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|shift_reg[7] , u0|spi_accelerometer|shift_reg[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|transmitting~3 , u0|spi_accelerometer|transmitting~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|rx_holding_reg[7] , u0|spi_accelerometer|rx_holding_reg[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|rx_holding_reg[6] , u0|spi_accelerometer|rx_holding_reg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|EOP~3 , u0|spi_accelerometer|EOP~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|rx_holding_reg[5]~feeder , u0|spi_accelerometer|rx_holding_reg[5]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|rx_holding_reg[5] , u0|spi_accelerometer|rx_holding_reg[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|rx_holding_reg[4] , u0|spi_accelerometer|rx_holding_reg[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|EOP~2 , u0|spi_accelerometer|EOP~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|rx_holding_reg[3] , u0|spi_accelerometer|rx_holding_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|rx_holding_reg[2]~feeder , u0|spi_accelerometer|rx_holding_reg[2]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|rx_holding_reg[2] , u0|spi_accelerometer|rx_holding_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|EOP~1 , u0|spi_accelerometer|EOP~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|rx_holding_reg[1]~feeder , u0|spi_accelerometer|rx_holding_reg[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|rx_holding_reg[1] , u0|spi_accelerometer|rx_holding_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|rx_holding_reg[0] , u0|spi_accelerometer|rx_holding_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|EOP~0 , u0|spi_accelerometer|EOP~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|EOP~4 , u0|spi_accelerometer|EOP~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|EOP~10 , u0|spi_accelerometer|EOP~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|EOP~14 , u0|spi_accelerometer|EOP~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|EOP , u0|spi_accelerometer|EOP, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[9]~9 , u0|spi_accelerometer|p1_data_to_cpu[9]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|iEOP_reg , u0|spi_accelerometer|iEOP_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[9]~10 , u0|spi_accelerometer|p1_data_to_cpu[9]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[9]~11 , u0|spi_accelerometer|p1_data_to_cpu[9]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_to_cpu[9] , u0|spi_accelerometer|data_to_cpu[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[9] , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata_nxt[9]~7 , u0|modular_adc|sample_store_internal|readdata_nxt[9]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata[9] , u0|modular_adc|sample_store_internal|readdata[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~53 , u0|mm_interconnect_0|rsp_mux|src_data[9]~53, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~54 , u0|mm_interconnect_0|rsp_mux|src_data[9]~54, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~55 , u0|mm_interconnect_0|rsp_mux|src_data[9]~55, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[1]~1 , u0|nios2_cpu|cpu|av_ld_byte1_data[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[1] , u0|nios2_cpu|cpu|av_ld_byte1_data[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[9]~17 , u0|nios2_cpu|cpu|W_rf_wr_data[9]~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[11]~14 , u0|nios2_cpu|cpu|E_src1[11]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[11] , u0|nios2_cpu|cpu|E_src1[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[11]~17 , u0|nios2_cpu|cpu|E_logic_result[11]~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[11]~14 , u0|nios2_cpu|cpu|W_alu_result[11]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[11] , u0|nios2_cpu|cpu|W_alu_result[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal4~0 , u0|mm_interconnect_0|router|Equal4~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~1 , u0|mm_interconnect_0|router|Equal5~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|modular_adc_sample_store_csr_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|modular_adc_sample_store_csr_agent_rsp_fifo|mem_used[0]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|modular_adc_sample_store_csr_agent_rsp_fifo|mem_used[0]~5 , u0|mm_interconnect_0|modular_adc_sample_store_csr_agent_rsp_fifo|mem_used[0]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|modular_adc_sample_store_csr_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|modular_adc_sample_store_csr_agent_rsp_fifo|mem_used[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|modular_adc_sample_store_csr_agent_rsp_fifo|mem_used[1]~3 , u0|mm_interconnect_0|modular_adc_sample_store_csr_agent_rsp_fifo|mem_used[1]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|modular_adc_sample_store_csr_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|modular_adc_sample_store_csr_agent_rsp_fifo|mem_used[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|modular_adc_sample_store_csr_agent_rsp_fifo|read~0 , u0|mm_interconnect_0|modular_adc_sample_store_csr_agent_rsp_fifo|read~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|modular_adc_sample_store_csr_agent_rsp_fifo|mem_used[2]~2 , u0|mm_interconnect_0|modular_adc_sample_store_csr_agent_rsp_fifo|mem_used[2]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|modular_adc_sample_store_csr_agent_rsp_fifo|mem_used[2] , u0|mm_interconnect_0|modular_adc_sample_store_csr_agent_rsp_fifo|mem_used[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~5 , u0|mm_interconnect_0|cmd_demux|sink_ready~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|ram_rd_en~0 , u0|modular_adc|sample_store_internal|ram_rd_en~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|ram_rd_en_flp , u0|modular_adc|sample_store_internal|ram_rd_en_flp, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata_nxt[7]~9 , u0|modular_adc|sample_store_internal|readdata_nxt[7]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata[7] , u0|modular_adc|sample_store_internal|readdata[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[7]~feeder , u0|spi_accelerometer|spi_slave_select_holding_reg[7]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[7] , u0|spi_accelerometer|spi_slave_select_holding_reg[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_reg[7] , u0|spi_accelerometer|spi_slave_select_reg[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_rd_strobe , u0|spi_accelerometer|data_rd_strobe, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|RRDY~0 , u0|spi_accelerometer|RRDY~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|RRDY , u0|spi_accelerometer|RRDY, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[7]~15 , u0|spi_accelerometer|p1_data_to_cpu[7]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|iRRDY_reg , u0|spi_accelerometer|iRRDY_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[7]~16 , u0|spi_accelerometer|p1_data_to_cpu[7]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_to_cpu[5]~1 , u0|spi_accelerometer|data_to_cpu[5]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[7]~17 , u0|spi_accelerometer|p1_data_to_cpu[7]~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_to_cpu[7] , u0|spi_accelerometer|data_to_cpu[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[7] , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~65 , u0|mm_interconnect_0|rsp_mux|src_data[7]~65, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~19 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[7] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[7]~18 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[7]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[7] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~64 , u0|mm_interconnect_0|rsp_mux|src_data[7]~64, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|iRRDY_reg , u0|spi_dac|iRRDY_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|data_rd_strobe , u0|spi_dac|data_rd_strobe, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|RRDY~0 , u0|spi_dac|RRDY~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|RRDY , u0|spi_dac|RRDY, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[7] , u0|spi_dac|spi_slave_select_holding_reg[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_reg[7] , u0|spi_dac|spi_slave_select_reg[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[7]~16 , u0|spi_dac|p1_data_to_cpu[7]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[7]~17 , u0|spi_dac|p1_data_to_cpu[7]~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[7]~18 , u0|spi_dac|p1_data_to_cpu[7]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|data_to_cpu[7] , u0|spi_dac|data_to_cpu[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[7] , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~66 , u0|mm_interconnect_0|rsp_mux|src_data[7]~66, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~62 , u0|mm_interconnect_0|rsp_mux|src_data[7]~62, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~63 , u0|mm_interconnect_0|rsp_mux|src_data[7]~63, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~67 , u0|mm_interconnect_0|rsp_mux|src_data[7]~67, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data_nxt[7]~17 , u0|nios2_cpu|cpu|av_ld_byte0_data_nxt[7]~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data[1]~0 , u0|nios2_cpu|cpu|av_ld_byte0_data[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data[7] , u0|nios2_cpu|cpu|av_ld_byte0_data[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[7]~19 , u0|nios2_cpu|cpu|W_rf_wr_data[7]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[7]~feeder , u0|nios2_cpu|cpu|d_writedata[7]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[7] , u0|nios2_cpu|cpu|d_writedata[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|suppress_change_dest_id~1 , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|suppress_change_dest_id~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|suppress_change_dest_id~2 , u0|mm_interconnect_1|slow_periph_bridge_m0_limiter|suppress_change_dest_id~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|old_read~0 , u0|slow_periph_bridge|old_read~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|old_read , u0|slow_periph_bridge|old_read, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|internal_out_ready~0 , u0|slow_periph_bridge|cmd_fifo|internal_out_ready~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|mem_rd_ptr[2]~3 , u0|slow_periph_bridge|cmd_fifo|mem_rd_ptr[2]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|mem_rd_ptr[2]~2 , u0|slow_periph_bridge|cmd_fifo|mem_rd_ptr[2]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|mem_rd_ptr[2]~4 , u0|slow_periph_bridge|cmd_fifo|mem_rd_ptr[2]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|router|always1~0 , u0|mm_interconnect_1|router|always1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|sysid_control_slave_translator|av_waitrequest_generated~0 , u0|mm_interconnect_1|sysid_control_slave_translator|av_waitrequest_generated~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter~2 , u0|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter[0] , u0|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|sysid_control_slave_translator|av_waitrequest_generated~1 , u0|mm_interconnect_1|sysid_control_slave_translator|av_waitrequest_generated~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter~3 , u0|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter[1] , u0|mm_interconnect_1|sysid_control_slave_translator|wait_latency_counter[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|sink_ready~1 , u0|mm_interconnect_1|cmd_demux|sink_ready~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|sink_ready~0 , u0|mm_interconnect_1|cmd_demux|sink_ready~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|WideOr0~0 , u0|mm_interconnect_1|cmd_demux|WideOr0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|sink_ready~3 , u0|mm_interconnect_1|cmd_demux|sink_ready~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|sink_ready~4 , u0|mm_interconnect_1|cmd_demux|sink_ready~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|WideOr0~1 , u0|mm_interconnect_1|cmd_demux|WideOr0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|sink_ready~2 , u0|mm_interconnect_1|cmd_demux|sink_ready~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|cmd_demux|WideOr0~2 , u0|mm_interconnect_1|cmd_demux|WideOr0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|internal_out_ready~1 , u0|slow_periph_bridge|cmd_fifo|internal_out_ready~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|mem_rd_ptr[0]~0 , u0|slow_periph_bridge|cmd_fifo|mem_rd_ptr[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|out_rd_ptr[0] , u0|slow_periph_bridge|cmd_fifo|out_rd_ptr[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|mem_rd_ptr[1]~1 , u0|slow_periph_bridge|cmd_fifo|mem_rd_ptr[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|Equal0~0 , u0|slow_periph_bridge|cmd_fifo|Equal0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|bin2gray~2 , u0|slow_periph_bridge|cmd_fifo|bin2gray~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|in_wr_ptr_gray[1] , u0|slow_periph_bridge|cmd_fifo|in_wr_ptr_gray[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[1].u|din_s1~feeder , u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[1].u|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[1].u|din_s1 , u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[1].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[1].u|dreg[0] , u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[1].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|Add0~1 , u0|slow_periph_bridge|cmd_fifo|Add0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|next_in_wr_ptr[3]~9 , u0|slow_periph_bridge|cmd_fifo|next_in_wr_ptr[3]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|in_wr_ptr[3] , u0|slow_periph_bridge|cmd_fifo|in_wr_ptr[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|bin2gray~3 , u0|slow_periph_bridge|cmd_fifo|bin2gray~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|in_wr_ptr_gray[2] , u0|slow_periph_bridge|cmd_fifo|in_wr_ptr_gray[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[2].u|din_s1~feeder , u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[2].u|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[2].u|din_s1 , u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[2].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[2].u|dreg[0] , u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[2].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|in_wr_ptr_gray[3]~feeder , u0|slow_periph_bridge|cmd_fifo|in_wr_ptr_gray[3]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|in_wr_ptr_gray[3] , u0|slow_periph_bridge|cmd_fifo|in_wr_ptr_gray[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[3].u|din_s1~feeder , u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[3].u|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[3].u|din_s1 , u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[3].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[3].u|dreg[0] , u0|slow_periph_bridge|cmd_fifo|write_crosser|sync[3].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|out_rd_ptr[3] , u0|slow_periph_bridge|cmd_fifo|out_rd_ptr[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|Add1~0 , u0|slow_periph_bridge|cmd_fifo|Add1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|next_out_rd_ptr[3]~0 , u0|slow_periph_bridge|cmd_fifo|next_out_rd_ptr[3]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|Equal0~1 , u0|slow_periph_bridge|cmd_fifo|Equal0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|Equal0~2 , u0|slow_periph_bridge|cmd_fifo|Equal0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|Equal0~3 , u0|slow_periph_bridge|cmd_fifo|Equal0~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|empty , u0|slow_periph_bridge|cmd_fifo|empty, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|out_valid~feeder , u0|slow_periph_bridge|cmd_fifo|out_valid~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|out_valid , u0|slow_periph_bridge|cmd_fifo|out_valid, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|av_waitrequest_generated~1 , u0|mm_interconnect_1|button_pio_s1_translator|av_waitrequest_generated~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|av_waitrequest_generated~2 , u0|mm_interconnect_1|button_pio_s1_translator|av_waitrequest_generated~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_1|button_pio_s1_translator|read_latency_shift_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem_used[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem_used[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem_used[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_1|button_pio_s1_agent_rsp_fifo|mem_used[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_1|button_pio_s1_translator|read_latency_shift_reg~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_1|button_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_1|button_pio_s1_translator|read_latency_shift_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|full~0 , u0|slow_periph_bridge|rsp_fifo|full~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|full~1 , u0|slow_periph_bridge|rsp_fifo|full~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|full~2 , u0|slow_periph_bridge|rsp_fifo|full~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|full~3 , u0|slow_periph_bridge|rsp_fifo|full~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|full , u0|slow_periph_bridge|rsp_fifo|full, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|next_in_wr_ptr~0 , u0|slow_periph_bridge|rsp_fifo|next_in_wr_ptr~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|Add0~2 , u0|slow_periph_bridge|rsp_fifo|Add0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_wr_ptr[1] , u0|slow_periph_bridge|rsp_fifo|in_wr_ptr[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|Add0~4 , u0|slow_periph_bridge|rsp_fifo|Add0~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_wr_ptr[2] , u0|slow_periph_bridge|rsp_fifo|in_wr_ptr[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|Add0~6 , u0|slow_periph_bridge|rsp_fifo|Add0~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_wr_ptr[3] , u0|slow_periph_bridge|rsp_fifo|in_wr_ptr[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_wr_ptr[4] , u0|slow_periph_bridge|rsp_fifo|in_wr_ptr[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|bin2gray~3 , u0|slow_periph_bridge|rsp_fifo|bin2gray~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_wr_ptr_gray[4] , u0|slow_periph_bridge|rsp_fifo|in_wr_ptr_gray[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[4].u|din_s1 , u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[4].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[4].u|dreg[0] , u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[4].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_wr_ptr_gray[5]~feeder , u0|slow_periph_bridge|rsp_fifo|in_wr_ptr_gray[5]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_wr_ptr_gray[5] , u0|slow_periph_bridge|rsp_fifo|in_wr_ptr_gray[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[5].u|din_s1 , u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[5].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[5].u|dreg[0] , u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[5].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|bin2gray~1 , u0|slow_periph_bridge|rsp_fifo|bin2gray~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_wr_ptr_gray[2] , u0|slow_periph_bridge|rsp_fifo|in_wr_ptr_gray[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[2].u|din_s1 , u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[2].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[2].u|dreg[0] , u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[2].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|bin2gray~2 , u0|slow_periph_bridge|rsp_fifo|bin2gray~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_wr_ptr_gray[3] , u0|slow_periph_bridge|rsp_fifo|in_wr_ptr_gray[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[3].u|din_s1 , u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[3].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[3].u|dreg[0] , u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[3].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|Equal0~5 , u0|slow_periph_bridge|rsp_fifo|Equal0~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|Equal0~0 , u0|slow_periph_bridge|rsp_fifo|Equal0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|Equal0~3 , u0|slow_periph_bridge|rsp_fifo|Equal0~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|Equal0~4 , u0|slow_periph_bridge|rsp_fifo|Equal0~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|bin2gray~4 , u0|slow_periph_bridge|rsp_fifo|bin2gray~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_wr_ptr_gray[0] , u0|slow_periph_bridge|rsp_fifo|in_wr_ptr_gray[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[0].u|din_s1 , u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[0].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[0].u|dreg[0] , u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[0].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|bin2gray~0 , u0|slow_periph_bridge|rsp_fifo|bin2gray~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|in_wr_ptr_gray[1] , u0|slow_periph_bridge|rsp_fifo|in_wr_ptr_gray[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[1].u|din_s1 , u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[1].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[1].u|dreg[0] , u0|slow_periph_bridge|rsp_fifo|write_crosser|sync[1].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|Equal0~1 , u0|slow_periph_bridge|rsp_fifo|Equal0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|Equal0~2 , u0|slow_periph_bridge|rsp_fifo|Equal0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|Equal0~6 , u0|slow_periph_bridge|rsp_fifo|Equal0~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|empty , u0|slow_periph_bridge|rsp_fifo|empty, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|rsp_fifo|out_valid , u0|slow_periph_bridge|rsp_fifo|out_valid, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~70 , u0|mm_interconnect_0|rsp_mux|src_data[6]~70, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata_nxt[6]~10 , u0|modular_adc|sample_store_internal|readdata_nxt[6]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata[6] , u0|modular_adc|sample_store_internal|readdata[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|iTRDY_reg , u0|spi_accelerometer|iTRDY_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|TRDY~0 , u0|spi_accelerometer|TRDY~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[6] , u0|spi_accelerometer|spi_slave_select_holding_reg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_reg[6] , u0|spi_accelerometer|spi_slave_select_reg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[6]~18 , u0|spi_accelerometer|p1_data_to_cpu[6]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[6]~19 , u0|spi_accelerometer|p1_data_to_cpu[6]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[6]~20 , u0|spi_accelerometer|p1_data_to_cpu[6]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_to_cpu[6] , u0|spi_accelerometer|data_to_cpu[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[6] , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~71 , u0|mm_interconnect_0|rsp_mux|src_data[6]~71, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[6] , u0|spi_dac|spi_slave_select_holding_reg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_reg[6] , u0|spi_dac|spi_slave_select_reg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|TRDY~0 , u0|spi_dac|TRDY~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[6]~19 , u0|spi_dac|p1_data_to_cpu[6]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|iTRDY_reg , u0|spi_dac|iTRDY_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[6]~20 , u0|spi_dac|p1_data_to_cpu[6]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[6]~21 , u0|spi_dac|p1_data_to_cpu[6]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|data_to_cpu[6] , u0|spi_dac|data_to_cpu[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[6] , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~72 , u0|mm_interconnect_0|rsp_mux|src_data[6]~72, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[6]~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[6]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~0 , u0|mm_interconnect_0|cmd_mux_002|src_payload~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|debugaccess , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|debugaccess, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|write~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|write~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|write~1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|write~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|write , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|write, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[6] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~31 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[6]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[6]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[6] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~68 , u0|mm_interconnect_0|rsp_mux|src_data[6]~68, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~69 , u0|mm_interconnect_0|rsp_mux|src_data[6]~69, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~73 , u0|mm_interconnect_0|rsp_mux|src_data[6]~73, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data_nxt[6]~18 , u0|nios2_cpu|cpu|av_ld_byte0_data_nxt[6]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data[6] , u0|nios2_cpu|cpu|av_ld_byte0_data[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_op_wrctl , u0|nios2_cpu|cpu|D_op_wrctl, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_wrctl_inst , u0|nios2_cpu|cpu|R_ctrl_wrctl_inst, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal135~0 , u0|nios2_cpu|cpu|Equal135~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal135~1 , u0|nios2_cpu|cpu|Equal135~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ienable_reg_nxt~0 , u0|nios2_cpu|cpu|W_ienable_reg_nxt~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ienable_reg[6] , u0|nios2_cpu|cpu|W_ienable_reg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|timer|irq , u0|timer|irq, bemicro_m10_nios2_top, 1
instance = comp, \u0|irq_synchronizer_002|sync|sync[0].u|din_s1 , u0|irq_synchronizer_002|sync|sync[0].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|irq_synchronizer_002|sync|sync[0].u|dreg[0]~feeder , u0|irq_synchronizer_002|sync|sync[0].u|dreg[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|irq_synchronizer_002|sync|sync[0].u|dreg[0] , u0|irq_synchronizer_002|sync|sync[0].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|irq_synchronizer_002|sync|sync[0].u|dreg[1]~feeder , u0|irq_synchronizer_002|sync|sync[0].u|dreg[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|irq_synchronizer_002|sync|sync[0].u|dreg[1] , u0|irq_synchronizer_002|sync|sync[0].u|dreg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ipending_reg_nxt[6]~0 , u0|nios2_cpu|cpu|W_ipending_reg_nxt[6]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ipending_reg[6] , u0|nios2_cpu|cpu|W_ipending_reg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_control_rd_data[1]~0 , u0|nios2_cpu|cpu|W_control_rd_data[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_control_rd_data[6]~1 , u0|nios2_cpu|cpu|E_control_rd_data[6]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_control_rd_data[6] , u0|nios2_cpu|cpu|W_control_rd_data[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[6]~20 , u0|nios2_cpu|cpu|W_rf_wr_data[6]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[6]~21 , u0|nios2_cpu|cpu|W_rf_wr_data[6]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[9]~6 , u0|nios2_cpu|cpu|R_src2_lo[9]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[9] , u0|nios2_cpu|cpu|E_src2[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[9]~19 , u0|nios2_cpu|cpu|E_logic_result[9]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[9]~16 , u0|nios2_cpu|cpu|W_alu_result[9]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[9] , u0|nios2_cpu|cpu|W_alu_result[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[45] , u0|mm_interconnect_0|cmd_mux_001|src_data[45], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector95~0 , u0|ufm_flash|avmm_data_controller|Selector95~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[7] , u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[7]~7 , u0|ufm_flash|avmm_data_controller|flash_page_addr[7]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[7]~_wirecell , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[7]~_wirecell, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[7] , u0|ufm_flash|avmm_data_controller|flash_page_addr[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[7]~7 , u0|ufm_flash|avmm_data_controller|flash_ardin[7]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[31]~105 , u0|nios2_cpu|cpu|F_iw[31]~105, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[31]~106 , u0|nios2_cpu|cpu|F_iw[31]~106, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[31]~107 , u0|nios2_cpu|cpu|F_iw[31]~107, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[31] , u0|nios2_cpu|cpu|D_iw[31], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[8]~17 , u0|nios2_cpu|cpu|E_src1[8]~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[8] , u0|nios2_cpu|cpu|E_src1[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[8]~20 , u0|nios2_cpu|cpu|E_logic_result[8]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[8]~17 , u0|nios2_cpu|cpu|W_alu_result[8]~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[8] , u0|nios2_cpu|cpu|W_alu_result[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[44] , u0|mm_interconnect_0|cmd_mux_001|src_data[44], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[6]~6 , u0|ufm_flash|avmm_data_controller|flash_page_addr[6]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[6]~_wirecell , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[6]~_wirecell, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[6] , u0|ufm_flash|avmm_data_controller|flash_page_addr[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[6]~6 , u0|ufm_flash|avmm_data_controller|flash_ardin[6]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[30]~102 , u0|nios2_cpu|cpu|F_iw[30]~102, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[30]~103 , u0|nios2_cpu|cpu|F_iw[30]~103, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[30]~104 , u0|nios2_cpu|cpu|F_iw[30]~104, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[30] , u0|nios2_cpu|cpu|D_iw[30], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[7]~18 , u0|nios2_cpu|cpu|E_src1[7]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[7] , u0|nios2_cpu|cpu|E_src1[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[5]~22 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[5]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[5] , u0|nios2_cpu|cpu|F_pc[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[43] , u0|mm_interconnect_0|cmd_mux_001|src_data[43], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[5]~5 , u0|ufm_flash|avmm_data_controller|flash_page_addr[5]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~17 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[5] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[5]~_wirecell , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[5]~_wirecell, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[5] , u0|ufm_flash|avmm_data_controller|flash_page_addr[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[5]~5 , u0|ufm_flash|avmm_data_controller|flash_ardin[5]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[29]~99 , u0|nios2_cpu|cpu|F_iw[29]~99, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[29]~100 , u0|nios2_cpu|cpu|F_iw[29]~100, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[29]~101 , u0|nios2_cpu|cpu|F_iw[29]~101, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[29] , u0|nios2_cpu|cpu|D_iw[29], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[0]~19 , u0|nios2_cpu|cpu|R_src1[0]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[0] , u0|nios2_cpu|cpu|E_src1[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[0]~28 , u0|nios2_cpu|cpu|E_logic_result[0]~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[0]~24 , u0|nios2_cpu|cpu|W_alu_result[0]~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[0] , u0|nios2_cpu|cpu|W_alu_result[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[1]~27 , u0|nios2_cpu|cpu|E_logic_result[1]~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[1]~25 , u0|nios2_cpu|cpu|W_alu_result[1]~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[1] , u0|nios2_cpu|cpu|W_alu_result[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_rshift8~0 , u0|nios2_cpu|cpu|av_ld_rshift8~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_to_cpu[5]~3 , u0|spi_accelerometer|data_to_cpu[5]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[5]~feeder , u0|spi_accelerometer|spi_slave_select_holding_reg[5]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[5] , u0|spi_accelerometer|spi_slave_select_holding_reg[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_reg[5] , u0|spi_accelerometer|spi_slave_select_reg[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_to_cpu[5]~2 , u0|spi_accelerometer|data_to_cpu[5]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[5]~21 , u0|spi_accelerometer|p1_data_to_cpu[5]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|transmitting~2 , u0|spi_accelerometer|transmitting~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[5] , u0|spi_accelerometer|p1_data_to_cpu[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_to_cpu[5] , u0|spi_accelerometer|data_to_cpu[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[5] , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata_nxt[5]~11 , u0|modular_adc|sample_store_internal|readdata_nxt[5]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata[5] , u0|modular_adc|sample_store_internal|readdata[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~77 , u0|mm_interconnect_0|rsp_mux|src_data[5]~77, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|transmitting~2 , u0|spi_dac|transmitting~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[5]~feeder , u0|spi_dac|spi_slave_select_holding_reg[5]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[5] , u0|spi_dac|spi_slave_select_holding_reg[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_reg[5] , u0|spi_dac|spi_slave_select_reg[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[5]~22 , u0|spi_dac|p1_data_to_cpu[5]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[5] , u0|spi_dac|p1_data_to_cpu[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|data_to_cpu[5] , u0|spi_dac|data_to_cpu[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[5] , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[5]~20 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[5]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[5] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~76 , u0|mm_interconnect_0|rsp_mux|src_data[5]~76, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~78 , u0|mm_interconnect_0|rsp_mux|src_data[5]~78, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[5]~1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[5]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[5] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~16 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[5]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[5]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[5] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~9 , u0|mm_interconnect_0|cmd_mux_006|src_payload~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a4 , u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~74 , u0|mm_interconnect_0|rsp_mux|src_data[5]~74, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~75 , u0|mm_interconnect_0|rsp_mux|src_data[5]~75, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~79 , u0|mm_interconnect_0|rsp_mux|src_data[5]~79, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data_nxt[5]~19 , u0|nios2_cpu|cpu|av_ld_byte0_data_nxt[5]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data[5] , u0|nios2_cpu|cpu|av_ld_byte0_data[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|wb_inta_o~0 , u0|i2c_temp_sense|i2c_master_top_inst|wb_inta_o~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|i2c_temp_sense|i2c_master_top_inst|wb_inta_o , u0|i2c_temp_sense|i2c_master_top_inst|wb_inta_o, bemicro_m10_nios2_top, 1
instance = comp, \u0|irq_synchronizer|sync|sync[0].u|din_s1~feeder , u0|irq_synchronizer|sync|sync[0].u|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|irq_synchronizer|sync|sync[0].u|din_s1 , u0|irq_synchronizer|sync|sync[0].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|irq_synchronizer|sync|sync[0].u|dreg[0]~feeder , u0|irq_synchronizer|sync|sync[0].u|dreg[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|irq_synchronizer|sync|sync[0].u|dreg[0] , u0|irq_synchronizer|sync|sync[0].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|irq_synchronizer|sync|sync[0].u|dreg[1]~feeder , u0|irq_synchronizer|sync|sync[0].u|dreg[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|irq_synchronizer|sync|sync[0].u|dreg[1] , u0|irq_synchronizer|sync|sync[0].u|dreg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ienable_reg[5] , u0|nios2_cpu|cpu|W_ienable_reg[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ipending_reg_nxt[5]~1 , u0|nios2_cpu|cpu|W_ipending_reg_nxt[5]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ipending_reg[5] , u0|nios2_cpu|cpu|W_ipending_reg[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_control_rd_data[5]~2 , u0|nios2_cpu|cpu|E_control_rd_data[5]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_control_rd_data[5] , u0|nios2_cpu|cpu|W_control_rd_data[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[5]~22 , u0|nios2_cpu|cpu|W_rf_wr_data[5]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[5]~23 , u0|nios2_cpu|cpu|W_rf_wr_data[5]~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[6]~feeder , u0|nios2_cpu|cpu|d_writedata[6]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[6] , u0|nios2_cpu|cpu|d_writedata[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~24 , u0|mm_interconnect_0|cmd_mux_006|src_payload~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[6]~81 , u0|nios2_cpu|cpu|F_iw[6]~81, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[6]~82 , u0|nios2_cpu|cpu|F_iw[6]~82, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[6]~84 , u0|nios2_cpu|cpu|F_iw[6]~84, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[6] , u0|nios2_cpu|cpu|D_iw[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[0]~17 , u0|nios2_cpu|cpu|R_src2_lo[0]~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[0] , u0|nios2_cpu|cpu|E_src2[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_cnt[0] , u0|nios2_cpu|cpu|E_shift_rot_cnt[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_cnt[1]~7 , u0|nios2_cpu|cpu|E_shift_rot_cnt[1]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_cnt[1] , u0|nios2_cpu|cpu|E_shift_rot_cnt[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_cnt[2]~9 , u0|nios2_cpu|cpu|E_shift_rot_cnt[2]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_cnt[2] , u0|nios2_cpu|cpu|E_shift_rot_cnt[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_stall~0 , u0|nios2_cpu|cpu|E_stall~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_cnt[3]~11 , u0|nios2_cpu|cpu|E_shift_rot_cnt[3]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_cnt[3] , u0|nios2_cpu|cpu|E_shift_rot_cnt[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_cnt[4]~13 , u0|nios2_cpu|cpu|E_shift_rot_cnt[4]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_cnt[4] , u0|nios2_cpu|cpu|E_shift_rot_cnt[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_stall~1 , u0|nios2_cpu|cpu|E_stall~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_stall~2 , u0|nios2_cpu|cpu|E_stall~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_mem32~0 , u0|nios2_cpu|cpu|D_ctrl_mem32~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_waiting_for_data_nxt~0 , u0|nios2_cpu|cpu|av_ld_waiting_for_data_nxt~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_waiting_for_data , u0|nios2_cpu|cpu|av_ld_waiting_for_data, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_waiting_for_data_nxt~1 , u0|nios2_cpu|cpu|av_ld_waiting_for_data_nxt~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_stall~3 , u0|nios2_cpu|cpu|E_stall~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_stall~4 , u0|nios2_cpu|cpu|E_stall~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|end_begintransfer~0 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|end_begintransfer~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~3 , u0|mm_interconnect_0|cmd_demux|sink_ready~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~0 , u0|mm_interconnect_0|router|Equal3~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~0 , u0|mm_interconnect_0|router|Equal2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~1 , u0|mm_interconnect_0|router|Equal3~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~2 , u0|mm_interconnect_0|cmd_demux|sink_ready~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~0 , u0|mm_interconnect_0|router|Equal0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~3 , u0|mm_interconnect_0|router|Equal5~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~2 , u0|mm_interconnect_0|cmd_demux|WideOr0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal4~2 , u0|mm_interconnect_0|router|Equal4~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~3 , u0|mm_interconnect_0|cmd_demux|WideOr0~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~1 , u0|mm_interconnect_0|cmd_demux|sink_ready~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|take_in_data , u0|mm_interconnect_0|crosser|clock_xer|take_in_data, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[107]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[107]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[107] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[107], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[107] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[107], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[64]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[64]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[64] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[64], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[64] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[64], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[63]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[63]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[63] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[63], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[63] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[63], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram_pll|wire_pfdena_reg_ena~0 , u0|sdram_pll|wire_pfdena_reg_ena~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]~2 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent|rp_valid , u0|mm_interconnect_0|sdram_pll_pll_slave_agent|rp_valid, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0 , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~feeder , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_ready~0 , u0|mm_interconnect_0|crosser_002|clock_xer|in_ready~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|read~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem_used[1]~1 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem_used[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem_used[1] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem_used[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem_used[0]~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem_used[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem_used[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem_used[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent|rp_valid~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent|rp_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent|uncompressor|sink_ready~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent|uncompressor|sink_ready~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0 , u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped , u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1 , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0] , u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_ready~0 , u0|mm_interconnect_0|crosser|clock_xer|in_ready~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~0 , u0|mm_interconnect_0|cmd_demux|WideOr0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~1 , u0|mm_interconnect_0|cmd_demux|WideOr0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~4 , u0|mm_interconnect_0|cmd_demux|WideOr0~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|end_begintransfer~1 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|end_begintransfer~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|end_begintransfer , u0|mm_interconnect_0|nios2_cpu_data_master_translator|end_begintransfer, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|av_waitrequest~2 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|av_waitrequest~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|av_waitrequest~3 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|av_waitrequest~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~1 , u0|mm_interconnect_0|router|Equal2~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~0 , u0|mm_interconnect_0|cmd_demux|sink_ready~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|WideOr0~0 , u0|mm_interconnect_0|sdram_s1_agent|WideOr0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[34] , u0|mm_interconnect_0|cmd_mux_007|src_data[34], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|WideOr0~2 , u0|mm_interconnect_0|sdram_s1_agent|WideOr0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[35] , u0|mm_interconnect_0|cmd_mux_007|src_data[35], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|WideOr0~1 , u0|mm_interconnect_0|sdram_s1_agent|WideOr0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|cp_ready , u0|mm_interconnect_0|sdram_s1_agent|cp_ready, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~4 , u0|mm_interconnect_0|cmd_demux|sink_ready~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|av_waitrequest~0 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|av_waitrequest~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|av_waitrequest~1 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|av_waitrequest~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|av_waitrequest~4 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|av_waitrequest~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_valid_from_R~1 , u0|nios2_cpu|cpu|E_valid_from_R~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_valid_from_R , u0|nios2_cpu|cpu|E_valid_from_R, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1~16 , u0|nios2_cpu|cpu|R_src1~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[12]~13 , u0|nios2_cpu|cpu|E_src1[12]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[12] , u0|nios2_cpu|cpu|E_src1[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[10]~16 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[10]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[10] , u0|nios2_cpu|cpu|F_pc[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[48] , u0|mm_interconnect_0|cmd_mux_001|src_data[48], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector92~0 , u0|ufm_flash|avmm_data_controller|Selector92~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[10] , u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[7]~1 , u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[7]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[7]~2 , u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[7]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add0~28 , u0|ufm_flash|avmm_data_controller|Add0~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[7]~3 , u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[7]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector98~0 , u0|ufm_flash|avmm_data_controller|Selector98~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[4] , u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[4]~4 , u0|ufm_flash|avmm_data_controller|flash_page_addr[4]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~16 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[4] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[4]~_wirecell , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[4]~_wirecell, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[4] , u0|ufm_flash|avmm_data_controller|flash_page_addr[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[4]~4 , u0|ufm_flash|avmm_data_controller|flash_ardin[4]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[28]~44 , u0|nios2_cpu|cpu|F_iw[28]~44, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[28]~45 , u0|nios2_cpu|cpu|F_iw[28]~45, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[28]~46 , u0|nios2_cpu|cpu|F_iw[28]~46, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[28] , u0|nios2_cpu|cpu|D_iw[28], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[17]~8 , u0|nios2_cpu|cpu|E_src1[17]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[17] , u0|nios2_cpu|cpu|E_src1[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[17]~5 , u0|nios2_cpu|cpu|E_logic_result[17]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[17]~8 , u0|nios2_cpu|cpu|W_alu_result[17]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[17] , u0|nios2_cpu|cpu|W_alu_result[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~0 , u0|mm_interconnect_0|router|Equal5~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~1 , u0|mm_interconnect_0|router|Equal0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|Add1~1 , u0|slow_periph_bridge|cmd_fifo|Add1~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|out_rd_ptr_gray[0] , u0|slow_periph_bridge|cmd_fifo|out_rd_ptr_gray[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[0].u|din_s1~feeder , u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[0].u|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[0].u|din_s1 , u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[0].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[0].u|dreg[0]~feeder , u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[0].u|dreg[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[0].u|dreg[0] , u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[0].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|bin2gray~0 , u0|slow_periph_bridge|cmd_fifo|bin2gray~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|out_rd_ptr_gray[1] , u0|slow_periph_bridge|cmd_fifo|out_rd_ptr_gray[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[1].u|din_s1~feeder , u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[1].u|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[1].u|din_s1 , u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[1].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[1].u|dreg[0] , u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[1].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|bin2gray~1 , u0|slow_periph_bridge|cmd_fifo|bin2gray~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|out_rd_ptr_gray[2] , u0|slow_periph_bridge|cmd_fifo|out_rd_ptr_gray[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[2].u|din_s1~feeder , u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[2].u|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[2].u|din_s1 , u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[2].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[2].u|dreg[0] , u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[2].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|out_rd_ptr_gray[3]~feeder , u0|slow_periph_bridge|cmd_fifo|out_rd_ptr_gray[3]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|out_rd_ptr_gray[3] , u0|slow_periph_bridge|cmd_fifo|out_rd_ptr_gray[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[3].u|din_s1~feeder , u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[3].u|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[3].u|din_s1 , u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[3].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[3].u|dreg[0]~feeder , u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[3].u|dreg[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[3].u|dreg[0] , u0|slow_periph_bridge|cmd_fifo|read_crosser|sync[3].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|full~0 , u0|slow_periph_bridge|cmd_fifo|full~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|full~1 , u0|slow_periph_bridge|cmd_fifo|full~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|full~2 , u0|slow_periph_bridge|cmd_fifo|full~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|full , u0|slow_periph_bridge|cmd_fifo|full, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|write~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[0]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~5 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|read~0 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|read~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[39]~2 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[39]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~7 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[2] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~9 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[3] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~11 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[4] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~13 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[5] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~15 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[6] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~17 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[7] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~19 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[8] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~21 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[9] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~23 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[10] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~25 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[11] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~27 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[12] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~29 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[13] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~31 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[14] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~33 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~33, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[15] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~35 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~35, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[16] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~37 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~37, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[17] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~39 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~39, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[18] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~41 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~41, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[19] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~40 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~40, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[20] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~38 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~38, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[21] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~36 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~36, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[22] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~34 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~34, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[23] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~32 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[24] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[24], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~30 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[25] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[25], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~28 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[26] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[26], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~26 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[27] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[27], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~24 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[28] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[28], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~22 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[29] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[29], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~20 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[30] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[30], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~18 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[31] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[31], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~16 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[32] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[32], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~14 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[33] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[33], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~12 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[34] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[34], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~10 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[35] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[35], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~8 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[36] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[36], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~6 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[37] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[37], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~4 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[38] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[38], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~1 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[39] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[39], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[40]~0 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[40]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[40] , u0|mm_interconnect_0|slow_periph_bridge_s0_agent_rsp_fifo|mem_used[40], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~2 , u0|mm_interconnect_0|router|Equal0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|slow_periph_bridge_s0_agent|m0_write~2 , u0|mm_interconnect_0|slow_periph_bridge_s0_agent|m0_write~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|next_in_wr_ptr~4 , u0|slow_periph_bridge|cmd_fifo|next_in_wr_ptr~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|next_in_wr_ptr~5 , u0|slow_periph_bridge|cmd_fifo|next_in_wr_ptr~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|slow_periph_bridge|cmd_fifo|next_in_wr_ptr~10 , u0|slow_periph_bridge|cmd_fifo|next_in_wr_ptr~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|ien_AF~feeder , u0|jtag_uart|ien_AF~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|ien_AF , u0|jtag_uart|ien_AF, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|av_irq , u0|jtag_uart|av_irq, bemicro_m10_nios2_top, 1
instance = comp, \u0|irq_synchronizer_001|sync|sync[0].u|din_s1 , u0|irq_synchronizer_001|sync|sync[0].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|irq_synchronizer_001|sync|sync[0].u|dreg[0] , u0|irq_synchronizer_001|sync|sync[0].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|irq_synchronizer_001|sync|sync[0].u|dreg[1]~feeder , u0|irq_synchronizer_001|sync|sync[0].u|dreg[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|irq_synchronizer_001|sync|sync[0].u|dreg[1] , u0|irq_synchronizer_001|sync|sync[0].u|dreg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ienable_reg[4] , u0|nios2_cpu|cpu|W_ienable_reg[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[4]~2 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[4]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[4] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ipending_reg_nxt[4]~2 , u0|nios2_cpu|cpu|W_ipending_reg_nxt[4]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ipending_reg[4] , u0|nios2_cpu|cpu|W_ipending_reg[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_control_rd_data[4]~3 , u0|nios2_cpu|cpu|E_control_rd_data[4]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_control_rd_data[4] , u0|nios2_cpu|cpu|W_control_rd_data[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[4]~24 , u0|nios2_cpu|cpu|W_rf_wr_data[4]~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_se_pass_reg~0 , u0|ufm_flash|avmm_data_controller|flash_se_pass_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_se_pass_reg , u0|ufm_flash|avmm_data_controller|flash_se_pass_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector54~0 , u0|ufm_flash|avmm_data_controller|Selector54~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector54~1 , u0|ufm_flash|avmm_data_controller|Selector54~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_timeout , u0|ufm_flash|avmm_data_controller|erase_timeout, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector62~1 , u0|ufm_flash|avmm_data_controller|Selector62~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector62~2 , u0|ufm_flash|avmm_data_controller|Selector62~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|csr_status_e_pass , u0|ufm_flash|avmm_data_controller|csr_status_e_pass, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[4]~21 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[4]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[4] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~82 , u0|mm_interconnect_0|rsp_mux|src_data[4]~82, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|TOE~0 , u0|spi_dac|TOE~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|TOE , u0|spi_dac|TOE, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[4]~feeder , u0|spi_dac|spi_slave_select_holding_reg[4]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[4] , u0|spi_dac|spi_slave_select_holding_reg[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_reg[4] , u0|spi_dac|spi_slave_select_reg[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[4]~23 , u0|spi_dac|p1_data_to_cpu[4]~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|iTOE_reg , u0|spi_dac|iTOE_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[4]~24 , u0|spi_dac|p1_data_to_cpu[4]~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[4]~25 , u0|spi_dac|p1_data_to_cpu[4]~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|data_to_cpu[4] , u0|spi_dac|data_to_cpu[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[4] , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|iTOE_reg , u0|spi_accelerometer|iTOE_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|TOE~0 , u0|spi_accelerometer|TOE~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|TOE , u0|spi_accelerometer|TOE, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[4]~feeder , u0|spi_accelerometer|spi_slave_select_holding_reg[4]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[4] , u0|spi_accelerometer|spi_slave_select_holding_reg[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_reg[4] , u0|spi_accelerometer|spi_slave_select_reg[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[4]~22 , u0|spi_accelerometer|p1_data_to_cpu[4]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[4]~23 , u0|spi_accelerometer|p1_data_to_cpu[4]~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[4]~24 , u0|spi_accelerometer|p1_data_to_cpu[4]~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_to_cpu[4] , u0|spi_accelerometer|data_to_cpu[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[4] , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata_nxt[4]~12 , u0|modular_adc|sample_store_internal|readdata_nxt[4]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata[4]~feeder , u0|modular_adc|sample_store_internal|readdata[4]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata[4] , u0|modular_adc|sample_store_internal|readdata[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~83 , u0|mm_interconnect_0|rsp_mux|src_data[4]~83, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~84 , u0|mm_interconnect_0|rsp_mux|src_data[4]~84, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~2 , u0|mm_interconnect_0|rsp_mux|src_data[4]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~9 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[4]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[4]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[4] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~80 , u0|mm_interconnect_0|rsp_mux|src_data[4]~80, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~81 , u0|mm_interconnect_0|rsp_mux|src_data[4]~81, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~85 , u0|mm_interconnect_0|rsp_mux|src_data[4]~85, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data_nxt[4]~20 , u0|nios2_cpu|cpu|av_ld_byte0_data_nxt[4]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data[4] , u0|nios2_cpu|cpu|av_ld_byte0_data[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[4]~25 , u0|nios2_cpu|cpu|W_rf_wr_data[4]~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[5]~10 , u0|nios2_cpu|cpu|R_src2_lo[5]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[5] , u0|nios2_cpu|cpu|E_src2[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~19 , u0|nios2_cpu|cpu|Add1~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[3]~24 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[3]~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[3] , u0|nios2_cpu|cpu|F_pc[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[41] , u0|mm_interconnect_0|cmd_mux_001|src_data[41], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector99~0 , u0|ufm_flash|avmm_data_controller|Selector99~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[3] , u0|ufm_flash|avmm_data_controller|flash_seq_read_ardin[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[3]~3 , u0|ufm_flash|avmm_data_controller|flash_page_addr[3]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~15 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[3] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[3]~_wirecell , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[3]~_wirecell, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[3] , u0|ufm_flash|avmm_data_controller|flash_page_addr[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[3]~3 , u0|ufm_flash|avmm_data_controller|flash_ardin[3]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[27]~47 , u0|nios2_cpu|cpu|F_iw[27]~47, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[27]~48 , u0|nios2_cpu|cpu|F_iw[27]~48, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[27]~49 , u0|nios2_cpu|cpu|F_iw[27]~49, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[27] , u0|nios2_cpu|cpu|D_iw[27], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[20]~5 , u0|nios2_cpu|cpu|E_src1[20]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[20] , u0|nios2_cpu|cpu|E_src1[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[20]~7 , u0|nios2_cpu|cpu|E_logic_result[20]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[20]~5 , u0|nios2_cpu|cpu|W_alu_result[20]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[20] , u0|nios2_cpu|cpu|W_alu_result[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~2 , u0|mm_interconnect_0|router|Equal2~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~2 , u0|mm_interconnect_0|router|Equal5~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal6~2 , u0|mm_interconnect_0|router|Equal6~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_rd_strobe~0 , u0|spi_dac|p1_rd_strobe~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|wait_latency_counter~2 , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|wait_latency_counter~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|wait_latency_counter[0] , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|wait_latency_counter[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|wait_latency_counter~0 , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|wait_latency_counter~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|wait_latency_counter~1 , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|wait_latency_counter~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|wait_latency_counter[1] , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|wait_latency_counter[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|uav_waitrequest~0 , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|uav_waitrequest~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|read_latency_shift_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|spi_dac_spi_control_port_agent_rsp_fifo|mem_used[0]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|spi_dac_spi_control_port_agent_rsp_fifo|mem_used[0]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|spi_dac_spi_control_port_agent_rsp_fifo|mem_used[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|spi_dac_spi_control_port_agent_rsp_fifo|mem_used[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal6~3 , u0|mm_interconnect_0|router|Equal6~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|spi_dac_spi_control_port_agent_rsp_fifo|mem_used[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|spi_dac_spi_control_port_agent_rsp_fifo|mem_used[1]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|spi_dac_spi_control_port_agent_rsp_fifo|mem_used[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|read_latency_shift_reg~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|read_latency_shift_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|ROE~0 , u0|spi_accelerometer|ROE~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|ROE , u0|spi_accelerometer|ROE, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[3] , u0|spi_accelerometer|spi_slave_select_holding_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_reg[3] , u0|spi_accelerometer|spi_slave_select_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[3]~25 , u0|spi_accelerometer|p1_data_to_cpu[3]~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|iROE_reg , u0|spi_accelerometer|iROE_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[3]~26 , u0|spi_accelerometer|p1_data_to_cpu[3]~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[3]~27 , u0|spi_accelerometer|p1_data_to_cpu[3]~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_to_cpu[3] , u0|spi_accelerometer|data_to_cpu[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[3] , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|ROE~0 , u0|spi_dac|ROE~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|ROE , u0|spi_dac|ROE, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[3]~feeder , u0|spi_dac|spi_slave_select_holding_reg[3]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[3] , u0|spi_dac|spi_slave_select_holding_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_reg[3] , u0|spi_dac|spi_slave_select_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[3]~26 , u0|spi_dac|p1_data_to_cpu[3]~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|iROE_reg , u0|spi_dac|iROE_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[3]~27 , u0|spi_dac|p1_data_to_cpu[3]~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[3]~28 , u0|spi_dac|p1_data_to_cpu[3]~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|data_to_cpu[3] , u0|spi_dac|data_to_cpu[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[3]~feeder , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[3]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[3] , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~90 , u0|mm_interconnect_0|rsp_mux|src_data[3]~90, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector24~0 , u0|ufm_flash|avmm_data_controller|Selector24~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector24~1 , u0|ufm_flash|avmm_data_controller|Selector24~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_state.WRITE_STATE_RESET , u0|ufm_flash|avmm_data_controller|write_state.WRITE_STATE_RESET, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add1~0 , u0|ufm_flash|avmm_data_controller|Add1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[2]~4 , u0|ufm_flash|avmm_data_controller|write_count[2]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_state~18 , u0|ufm_flash|avmm_data_controller|write_state~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_state~17 , u0|ufm_flash|avmm_data_controller|write_state~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[0]~6 , u0|ufm_flash|avmm_data_controller|write_count[0]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[0]~7 , u0|ufm_flash|avmm_data_controller|write_count[0]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector15~0 , u0|ufm_flash|avmm_data_controller|Selector15~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[0]~9 , u0|ufm_flash|avmm_data_controller|write_count[0]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[0] , u0|ufm_flash|avmm_data_controller|write_count[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector13~0 , u0|ufm_flash|avmm_data_controller|Selector13~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add1~4 , u0|ufm_flash|avmm_data_controller|Add1~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add1~6 , u0|ufm_flash|avmm_data_controller|Add1~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector12~0 , u0|ufm_flash|avmm_data_controller|Selector12~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[3] , u0|ufm_flash|avmm_data_controller|write_count[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add1~8 , u0|ufm_flash|avmm_data_controller|Add1~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[2]~8 , u0|ufm_flash|avmm_data_controller|write_count[2]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector11~0 , u0|ufm_flash|avmm_data_controller|Selector11~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[4] , u0|ufm_flash|avmm_data_controller|write_count[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add1~10 , u0|ufm_flash|avmm_data_controller|Add1~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector10~2 , u0|ufm_flash|avmm_data_controller|Selector10~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector10~3 , u0|ufm_flash|avmm_data_controller|Selector10~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[5] , u0|ufm_flash|avmm_data_controller|write_count[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[2]~5 , u0|ufm_flash|avmm_data_controller|write_count[2]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector16~0 , u0|ufm_flash|avmm_data_controller|Selector16~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_timeout , u0|ufm_flash|avmm_data_controller|write_timeout, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_sp_pass_reg~0 , u0|ufm_flash|avmm_data_controller|flash_sp_pass_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_sp_pass_reg , u0|ufm_flash|avmm_data_controller|flash_sp_pass_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector27~1 , u0|ufm_flash|avmm_data_controller|Selector27~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector27~2 , u0|ufm_flash|avmm_data_controller|Selector27~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|csr_status_w_pass , u0|ufm_flash|avmm_data_controller|csr_status_w_pass, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[3]~22 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[3]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[3] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~88 , u0|mm_interconnect_0|rsp_mux|src_data[3]~88, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata_nxt[3]~13 , u0|modular_adc|sample_store_internal|readdata_nxt[3]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata[3] , u0|modular_adc|sample_store_internal|readdata[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|readdata_nxt[3] , u0|modular_adc|sequencer_internal|u_seq_csr|readdata_nxt[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|readdata[3] , u0|modular_adc|sequencer_internal|u_seq_csr|readdata[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~89 , u0|mm_interconnect_0|rsp_mux|src_data[3]~89, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~91 , u0|mm_interconnect_0|rsp_mux|src_data[3]~91, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~2 , u0|mm_interconnect_0|cmd_mux_006|src_payload~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~3 , u0|mm_interconnect_0|cmd_mux_006|src_payload~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a2 , u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|Equal0~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[3]~3 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[3]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[3] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~7 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~8 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[3] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~86 , u0|mm_interconnect_0|rsp_mux|src_data[3]~86, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~87 , u0|mm_interconnect_0|rsp_mux|src_data[3]~87, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~92 , u0|mm_interconnect_0|rsp_mux|src_data[3]~92, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data_nxt[3]~21 , u0|nios2_cpu|cpu|av_ld_byte0_data_nxt[3]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data[3] , u0|nios2_cpu|cpu|av_ld_byte0_data[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ienable_reg[3]~feeder , u0|nios2_cpu|cpu|W_ienable_reg[3]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ienable_reg[3] , u0|nios2_cpu|cpu|W_ienable_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|irq_reg~2 , u0|spi_dac|irq_reg~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|iE_reg , u0|spi_dac|iE_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|irq_reg~0 , u0|spi_dac|irq_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|irq_reg~1 , u0|spi_dac|irq_reg~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|irq_reg~3 , u0|spi_dac|irq_reg~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|irq_reg , u0|spi_dac|irq_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ipending_reg_nxt[3]~3 , u0|nios2_cpu|cpu|W_ipending_reg_nxt[3]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ipending_reg[3] , u0|nios2_cpu|cpu|W_ipending_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_control_rd_data[3]~4 , u0|nios2_cpu|cpu|E_control_rd_data[3]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_control_rd_data[3] , u0|nios2_cpu|cpu|W_control_rd_data[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[3]~26 , u0|nios2_cpu|cpu|W_rf_wr_data[3]~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[3]~27 , u0|nios2_cpu|cpu|W_rf_wr_data[3]~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[10]~0 , u0|nios2_cpu|cpu|E_st_data[10]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[10] , u0|nios2_cpu|cpu|d_writedata[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~17 , u0|mm_interconnect_0|cmd_mux_006|src_payload~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[10]~56 , u0|nios2_cpu|cpu|F_iw[10]~56, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[10]~57 , u0|nios2_cpu|cpu|F_iw[10]~57, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[10]~59 , u0|nios2_cpu|cpu|F_iw[10]~59, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[10] , u0|nios2_cpu|cpu|D_iw[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[6]~19 , u0|nios2_cpu|cpu|E_src1[6]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[6] , u0|nios2_cpu|cpu|E_src1[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[6]~22 , u0|nios2_cpu|cpu|E_logic_result[6]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[6]~19 , u0|nios2_cpu|cpu|W_alu_result[6]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[6] , u0|nios2_cpu|cpu|W_alu_result[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[42] , u0|mm_interconnect_0|cmd_mux_002|src_data[42], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|address[4] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|address[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|Equal0~1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|Equal0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[22]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[22]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[22] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~10 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~11 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~14 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[16] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[16]~23 , u0|nios2_cpu|cpu|F_iw[16]~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[16]~24 , u0|nios2_cpu|cpu|F_iw[16]~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[16]~25 , u0|nios2_cpu|cpu|F_iw[16]~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[16] , u0|nios2_cpu|cpu|D_iw[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~3 , u0|nios2_cpu|cpu|Equal62~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_op_rdctl , u0|nios2_cpu|cpu|D_op_rdctl, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_rd_ctl_reg , u0|nios2_cpu|cpu|R_ctrl_rd_ctl_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ienable_reg[2] , u0|nios2_cpu|cpu|W_ienable_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[2]~4 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[2]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[2] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|ier_wr_en~3 , u0|modular_adc|sample_store_internal|ier_wr_en~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|ier_wr_en~2 , u0|modular_adc|sample_store_internal|ier_wr_en~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|ier_wr_en~4 , u0|modular_adc|sample_store_internal|ier_wr_en~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|ier_wr_en~5 , u0|modular_adc|sample_store_internal|ier_wr_en~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|e_eop~0 , u0|modular_adc|sample_store_internal|e_eop~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|e_eop , u0|modular_adc|sample_store_internal|e_eop, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|always1~0 , u0|modular_adc|sample_store_internal|always1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|s_eop~0 , u0|modular_adc|sample_store_internal|s_eop~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|s_eop , u0|modular_adc|sample_store_internal|s_eop, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|irq_nxt , u0|modular_adc|sample_store_internal|irq_nxt, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|irq , u0|modular_adc|sample_store_internal|irq, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ipending_reg_nxt[2]~4 , u0|nios2_cpu|cpu|W_ipending_reg_nxt[2]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ipending_reg[2] , u0|nios2_cpu|cpu|W_ipending_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_control_rd_data[2]~0 , u0|nios2_cpu|cpu|E_control_rd_data[2]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_control_rd_data[2] , u0|nios2_cpu|cpu|W_control_rd_data[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[2]~1 , u0|nios2_cpu|cpu|W_rf_wr_data[2]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|monitor_go~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|monitor_go~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|monitor_go , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|monitor_go, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~5 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~6 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[2] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~13 , u0|mm_interconnect_0|rsp_mux|src_data[2]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~14 , u0|mm_interconnect_0|rsp_mux|src_data[2]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~14 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[2] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[2]~1 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[2]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[2] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~15 , u0|mm_interconnect_0|rsp_mux|src_data[2]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[2] , u0|spi_accelerometer|spi_slave_select_holding_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_reg[2] , u0|spi_accelerometer|spi_slave_select_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[2]~2 , u0|spi_accelerometer|p1_data_to_cpu[2]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_to_cpu[2]~0 , u0|spi_accelerometer|data_to_cpu[2]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[2]~3 , u0|spi_accelerometer|p1_data_to_cpu[2]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_to_cpu[2] , u0|spi_accelerometer|data_to_cpu[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[2] , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[2] , u0|spi_dac|spi_slave_select_holding_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_reg[2] , u0|spi_dac|spi_slave_select_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[2]~3 , u0|spi_dac|p1_data_to_cpu[2]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[2]~4 , u0|spi_dac|p1_data_to_cpu[2]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|data_to_cpu[2] , u0|spi_dac|data_to_cpu[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[2] , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~17 , u0|mm_interconnect_0|rsp_mux|src_data[2]~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata_nxt[2]~1 , u0|modular_adc|sample_store_internal|readdata_nxt[2]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata[2] , u0|modular_adc|sample_store_internal|readdata[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|readdata_nxt[2] , u0|modular_adc|sequencer_internal|u_seq_csr|readdata_nxt[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|readdata[2] , u0|modular_adc|sequencer_internal|u_seq_csr|readdata[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~16 , u0|mm_interconnect_0|rsp_mux|src_data[2]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~18 , u0|mm_interconnect_0|rsp_mux|src_data[2]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[2]~9 , u0|nios2_cpu|cpu|F_iw[2]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~19 , u0|mm_interconnect_0|rsp_mux|src_data[2]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data_nxt[2]~16 , u0|nios2_cpu|cpu|av_ld_byte0_data_nxt[2]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data[2] , u0|nios2_cpu|cpu|av_ld_byte0_data[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[2]~2 , u0|nios2_cpu|cpu|W_rf_wr_data[2]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[3]~14 , u0|nios2_cpu|cpu|R_src2_lo[3]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[3] , u0|nios2_cpu|cpu|E_src2[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~21 , u0|nios2_cpu|cpu|Add1~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[1]~26 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[1]~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[1] , u0|nios2_cpu|cpu|F_pc[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[2]~25 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[2]~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[2] , u0|nios2_cpu|cpu|F_pc[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[40] , u0|mm_interconnect_0|cmd_mux_001|src_data[40], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[2]~2 , u0|ufm_flash|avmm_data_controller|flash_page_addr[2]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[2]~_wirecell , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[2]~_wirecell, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[2] , u0|ufm_flash|avmm_data_controller|flash_page_addr[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[2]~2 , u0|ufm_flash|avmm_data_controller|flash_ardin[2]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[11]~17 , u0|nios2_cpu|cpu|F_iw[11]~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[11]~18 , u0|nios2_cpu|cpu|F_iw[11]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[11]~19 , u0|nios2_cpu|cpu|F_iw[11]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[11] , u0|nios2_cpu|cpu|D_iw[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~1 , u0|nios2_cpu|cpu|Equal62~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_br_cmp~5 , u0|nios2_cpu|cpu|D_ctrl_br_cmp~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_br_cmp~3 , u0|nios2_cpu|cpu|D_ctrl_br_cmp~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_br_cmp~4 , u0|nios2_cpu|cpu|D_ctrl_br_cmp~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_br_cmp , u0|nios2_cpu|cpu|R_ctrl_br_cmp, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ienable_reg[1] , u0|nios2_cpu|cpu|W_ienable_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|irq_reg~2 , u0|spi_accelerometer|irq_reg~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|iE_reg , u0|spi_accelerometer|iE_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|irq_reg~0 , u0|spi_accelerometer|irq_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|irq_reg~1 , u0|spi_accelerometer|irq_reg~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|irq_reg~3 , u0|spi_accelerometer|irq_reg~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|irq_reg , u0|spi_accelerometer|irq_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~5 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[1] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ipending_reg_nxt[1]~5 , u0|nios2_cpu|cpu|W_ipending_reg_nxt[1]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ipending_reg[1] , u0|nios2_cpu|cpu|W_ipending_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_control_rd_data[1]~5 , u0|nios2_cpu|cpu|E_control_rd_data[1]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_control_rd_data[1] , u0|nios2_cpu|cpu|W_control_rd_data[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[1]~28 , u0|nios2_cpu|cpu|W_rf_wr_data[1]~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~3 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~4 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[1] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~0 , u0|mm_interconnect_0|cmd_mux_006|src_payload~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~1 , u0|mm_interconnect_0|cmd_mux_006|src_payload~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0 , u0|onchip_ram|the_altsyncram|auto_generated|ram_block1a0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~93 , u0|mm_interconnect_0|rsp_mux|src_data[1]~93, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~94 , u0|mm_interconnect_0|rsp_mux|src_data[1]~94, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|readdata_nxt[1] , u0|modular_adc|sequencer_internal|u_seq_csr|readdata_nxt[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|readdata[1] , u0|modular_adc|sequencer_internal|u_seq_csr|readdata[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata_nxt[1]~14 , u0|modular_adc|sample_store_internal|readdata_nxt[1]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata[1] , u0|modular_adc|sample_store_internal|readdata[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~97 , u0|mm_interconnect_0|rsp_mux|src_data[1]~97, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[1] , u0|spi_accelerometer|spi_slave_select_holding_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_reg[1] , u0|spi_accelerometer|spi_slave_select_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[1]~28 , u0|spi_accelerometer|p1_data_to_cpu[1]~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[1]~29 , u0|spi_accelerometer|p1_data_to_cpu[1]~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_to_cpu[1] , u0|spi_accelerometer|data_to_cpu[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[1] , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[1] , u0|spi_dac|spi_slave_select_holding_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_reg[1] , u0|spi_dac|spi_slave_select_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[1]~29 , u0|spi_dac|p1_data_to_cpu[1]~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[1]~30 , u0|spi_dac|p1_data_to_cpu[1]~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|data_to_cpu[1] , u0|spi_dac|data_to_cpu[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[1]~feeder , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[1] , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~95 , u0|mm_interconnect_0|rsp_mux|src_data[1]~95, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem[1][1] , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem[1][1], bemicro_m10_nios2_top, 1
instance = comp, \u0|adc_pll|readdata[1]~0 , u0|adc_pll|readdata[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|adc_pll|pfdena_reg~0 , u0|adc_pll|pfdena_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|adc_pll|pfdena_reg , u0|adc_pll|pfdena_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|adc_pll|readdata[1]~1 , u0|adc_pll|readdata[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|adc_pll_pll_slave_translator|av_readdata_pre[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|always0~0 , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|always0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem[0][1] , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem[0][1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|out_data[1]~0 , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|out_data[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data , u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_valid , u0|mm_interconnect_0|crosser_003|clock_xer|out_valid, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram_pll|wire_pfdena_reg_ena~1 , u0|sdram_pll|wire_pfdena_reg_ena~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram_pll|pfdena_reg~0 , u0|sdram_pll|pfdena_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram_pll|pfdena_reg , u0|sdram_pll|pfdena_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram_pll|readdata[1]~0 , u0|sdram_pll|readdata[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram_pll|readdata[1]~1 , u0|sdram_pll|readdata[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem[1][1] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem[1][1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem[0][1]~feeder , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem[0][1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|always0~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|always0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem[0][1] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem[0][1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|out_data[1]~0 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|out_data[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data , u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_valid , u0|mm_interconnect_0|crosser_002|clock_xer|out_valid, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~98 , u0|mm_interconnect_0|rsp_mux|src_data[1]~98, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~13 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[1] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[1]~23 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[1]~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[1] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~96 , u0|mm_interconnect_0|rsp_mux|src_data[1]~96, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~99 , u0|mm_interconnect_0|rsp_mux|src_data[1]~99, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~100 , u0|mm_interconnect_0|rsp_mux|src_data[1]~100, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data_nxt[1]~22 , u0|nios2_cpu|cpu|av_ld_byte0_data_nxt[1]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data[1] , u0|nios2_cpu|cpu|av_ld_byte0_data[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[1]~29 , u0|nios2_cpu|cpu|W_rf_wr_data[1]~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[20]~3 , u0|nios2_cpu|cpu|E_st_data[20]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[20] , u0|nios2_cpu|cpu|d_writedata[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~0 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[20] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_addr_wire~0 , u0|ufm_flash|avmm_data_controller|flash_addr_wire~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[1]~1 , u0|ufm_flash|avmm_data_controller|flash_page_addr[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~_wirecell , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~_wirecell, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[1] , u0|ufm_flash|avmm_data_controller|flash_page_addr[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[1]~1 , u0|ufm_flash|avmm_data_controller|flash_ardin[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[15]~38 , u0|nios2_cpu|cpu|F_iw[15]~38, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[15]~39 , u0|nios2_cpu|cpu|F_iw[15]~39, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[15]~40 , u0|nios2_cpu|cpu|F_iw[15]~40, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[15] , u0|nios2_cpu|cpu|D_iw[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_logic_op_raw[1]~0 , u0|nios2_cpu|cpu|D_logic_op_raw[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_alu_force_xor~13 , u0|nios2_cpu|cpu|D_ctrl_alu_force_xor~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_alu_force_xor~11 , u0|nios2_cpu|cpu|D_ctrl_alu_force_xor~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_alu_force_xor~10 , u0|nios2_cpu|cpu|D_ctrl_alu_force_xor~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_alu_force_xor~12 , u0|nios2_cpu|cpu|D_ctrl_alu_force_xor~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_logic_op[1]~0 , u0|nios2_cpu|cpu|D_logic_op[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_logic_op[1] , u0|nios2_cpu|cpu|R_logic_op[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[3]~10 , u0|nios2_cpu|cpu|E_logic_result[3]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[3]~22 , u0|nios2_cpu|cpu|W_alu_result[3]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[3] , u0|nios2_cpu|cpu|W_alu_result[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|ufm_flash_csr_agent_rsp_fifo|mem_used[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|ufm_flash_csr_agent_rsp_fifo|mem_used[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|ufm_flash_csr_agent_rsp_fifo|mem_used[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|ufm_flash_csr_translator|read_latency_shift_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|valid_csr_write , u0|ufm_flash|avmm_csr_controller|valid_csr_write, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[19]~1 , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[19]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[0] , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[0]~_wirecell , u0|ufm_flash|avmm_csr_controller|csr_sector_page_erase_addr_reg[0]~_wirecell, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_page_addr[0] , u0|ufm_flash|avmm_data_controller|flash_page_addr[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_ardin[0]~0 , u0|ufm_flash|avmm_data_controller|flash_ardin[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_busy_clear_reg~0 , u0|ufm_flash|avmm_data_controller|flash_busy_clear_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector17~0 , u0|ufm_flash|avmm_data_controller|Selector17~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector17~1 , u0|ufm_flash|avmm_data_controller|Selector17~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_busy_scan , u0|ufm_flash|avmm_data_controller|write_busy_scan, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector55~0 , u0|ufm_flash|avmm_data_controller|Selector55~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector55~1 , u0|ufm_flash|avmm_data_controller|Selector55~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_busy_scan , u0|ufm_flash|avmm_data_controller|erase_busy_scan, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|always7~0 , u0|ufm_flash|avmm_data_controller|always7~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_busy_clear_reg , u0|ufm_flash|avmm_data_controller|flash_busy_clear_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|stdsync_busy_clear|din_s1~feeder , u0|ufm_flash|avmm_data_controller|stdsync_busy_clear|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|stdsync_busy_clear|din_s1 , u0|ufm_flash|avmm_data_controller|stdsync_busy_clear|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|stdsync_busy_clear|dreg[0] , u0|ufm_flash|avmm_data_controller|stdsync_busy_clear|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state~23 , u0|ufm_flash|avmm_data_controller|erase_state~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state~24 , u0|ufm_flash|avmm_data_controller|erase_state~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state~26 , u0|ufm_flash|avmm_data_controller|erase_state~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state~29 , u0|ufm_flash|avmm_data_controller|erase_state~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state.ERASE_STATE_WAIT_DONE , u0|ufm_flash|avmm_data_controller|erase_state.ERASE_STATE_WAIT_DONE, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state~25 , u0|ufm_flash|avmm_data_controller|erase_state~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count~2 , u0|ufm_flash|avmm_data_controller|erase_count~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[19]~3 , u0|ufm_flash|avmm_data_controller|erase_count[19]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~0 , u0|ufm_flash|avmm_data_controller|Add2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector53~2 , u0|ufm_flash|avmm_data_controller|Selector53~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[0] , u0|ufm_flash|avmm_data_controller|erase_count[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~2 , u0|ufm_flash|avmm_data_controller|Add2~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[5]~4 , u0|ufm_flash|avmm_data_controller|erase_count[5]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector47~0 , u0|ufm_flash|avmm_data_controller|Selector47~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector52~0 , u0|ufm_flash|avmm_data_controller|Selector52~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[1] , u0|ufm_flash|avmm_data_controller|erase_count[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~4 , u0|ufm_flash|avmm_data_controller|Add2~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector51~0 , u0|ufm_flash|avmm_data_controller|Selector51~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[2] , u0|ufm_flash|avmm_data_controller|erase_count[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~6 , u0|ufm_flash|avmm_data_controller|Add2~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector50~2 , u0|ufm_flash|avmm_data_controller|Selector50~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[3] , u0|ufm_flash|avmm_data_controller|erase_count[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~8 , u0|ufm_flash|avmm_data_controller|Add2~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector49~0 , u0|ufm_flash|avmm_data_controller|Selector49~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[4] , u0|ufm_flash|avmm_data_controller|erase_count[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~10 , u0|ufm_flash|avmm_data_controller|Add2~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector48~0 , u0|ufm_flash|avmm_data_controller|Selector48~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[5] , u0|ufm_flash|avmm_data_controller|erase_count[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~12 , u0|ufm_flash|avmm_data_controller|Add2~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector47~1 , u0|ufm_flash|avmm_data_controller|Selector47~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[6] , u0|ufm_flash|avmm_data_controller|erase_count[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~14 , u0|ufm_flash|avmm_data_controller|Add2~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector46~2 , u0|ufm_flash|avmm_data_controller|Selector46~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[7] , u0|ufm_flash|avmm_data_controller|erase_count[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~16 , u0|ufm_flash|avmm_data_controller|Add2~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector45~0 , u0|ufm_flash|avmm_data_controller|Selector45~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[8] , u0|ufm_flash|avmm_data_controller|erase_count[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~18 , u0|ufm_flash|avmm_data_controller|Add2~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector44~0 , u0|ufm_flash|avmm_data_controller|Selector44~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[9] , u0|ufm_flash|avmm_data_controller|erase_count[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~20 , u0|ufm_flash|avmm_data_controller|Add2~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector43~0 , u0|ufm_flash|avmm_data_controller|Selector43~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[10] , u0|ufm_flash|avmm_data_controller|erase_count[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~22 , u0|ufm_flash|avmm_data_controller|Add2~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector42~0 , u0|ufm_flash|avmm_data_controller|Selector42~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[11] , u0|ufm_flash|avmm_data_controller|erase_count[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~24 , u0|ufm_flash|avmm_data_controller|Add2~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector41~0 , u0|ufm_flash|avmm_data_controller|Selector41~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[12] , u0|ufm_flash|avmm_data_controller|erase_count[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~26 , u0|ufm_flash|avmm_data_controller|Add2~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector40~0 , u0|ufm_flash|avmm_data_controller|Selector40~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[13] , u0|ufm_flash|avmm_data_controller|erase_count[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~28 , u0|ufm_flash|avmm_data_controller|Add2~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector39~2 , u0|ufm_flash|avmm_data_controller|Selector39~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[14] , u0|ufm_flash|avmm_data_controller|erase_count[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~30 , u0|ufm_flash|avmm_data_controller|Add2~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector38~2 , u0|ufm_flash|avmm_data_controller|Selector38~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[15] , u0|ufm_flash|avmm_data_controller|erase_count[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~32 , u0|ufm_flash|avmm_data_controller|Add2~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector37~0 , u0|ufm_flash|avmm_data_controller|Selector37~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[16] , u0|ufm_flash|avmm_data_controller|erase_count[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~34 , u0|ufm_flash|avmm_data_controller|Add2~34, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector36~0 , u0|ufm_flash|avmm_data_controller|Selector36~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[17] , u0|ufm_flash|avmm_data_controller|erase_count[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~36 , u0|ufm_flash|avmm_data_controller|Add2~36, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector35~2 , u0|ufm_flash|avmm_data_controller|Selector35~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[18] , u0|ufm_flash|avmm_data_controller|erase_count[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~38 , u0|ufm_flash|avmm_data_controller|Add2~38, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector34~0 , u0|ufm_flash|avmm_data_controller|Selector34~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[19] , u0|ufm_flash|avmm_data_controller|erase_count[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Equal5~5 , u0|ufm_flash|avmm_data_controller|Equal5~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Equal5~3 , u0|ufm_flash|avmm_data_controller|Equal5~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Equal5~2 , u0|ufm_flash|avmm_data_controller|Equal5~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Equal5~1 , u0|ufm_flash|avmm_data_controller|Equal5~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Equal5~0 , u0|ufm_flash|avmm_data_controller|Equal5~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Equal5~4 , u0|ufm_flash|avmm_data_controller|Equal5~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~40 , u0|ufm_flash|avmm_data_controller|Add2~40, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector33~2 , u0|ufm_flash|avmm_data_controller|Selector33~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[20] , u0|ufm_flash|avmm_data_controller|erase_count[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~42 , u0|ufm_flash|avmm_data_controller|Add2~42, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector32~0 , u0|ufm_flash|avmm_data_controller|Selector32~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[21] , u0|ufm_flash|avmm_data_controller|erase_count[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~44 , u0|ufm_flash|avmm_data_controller|Add2~44, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector31~2 , u0|ufm_flash|avmm_data_controller|Selector31~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[22] , u0|ufm_flash|avmm_data_controller|erase_count[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~46 , u0|ufm_flash|avmm_data_controller|Add2~46, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector30~0 , u0|ufm_flash|avmm_data_controller|Selector30~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[23] , u0|ufm_flash|avmm_data_controller|erase_count[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~48 , u0|ufm_flash|avmm_data_controller|Add2~48, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector29~0 , u0|ufm_flash|avmm_data_controller|Selector29~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[24] , u0|ufm_flash|avmm_data_controller|erase_count[24], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add2~50 , u0|ufm_flash|avmm_data_controller|Add2~50, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector28~2 , u0|ufm_flash|avmm_data_controller|Selector28~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[25] , u0|ufm_flash|avmm_data_controller|erase_count[25], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Equal5~7 , u0|ufm_flash|avmm_data_controller|Equal5~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Equal5~6 , u0|ufm_flash|avmm_data_controller|Equal5~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Equal5~8 , u0|ufm_flash|avmm_data_controller|Equal5~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state~31 , u0|ufm_flash|avmm_data_controller|erase_state~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state~39 , u0|ufm_flash|avmm_data_controller|erase_state~39, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state~33 , u0|ufm_flash|avmm_data_controller|erase_state~33, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state.ERASE_STATE_WAIT_BUSY , u0|ufm_flash|avmm_data_controller|erase_state.ERASE_STATE_WAIT_BUSY, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_nerase~2 , u0|ufm_flash|avmm_data_controller|flash_nerase~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|altera_onchip_flash_block|osc~clkctrl , u0|ufm_flash|altera_onchip_flash_block|osc~clkctrl, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_busy_reg~0 , u0|ufm_flash|avmm_data_controller|flash_busy_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_busy_reg , u0|ufm_flash|avmm_data_controller|flash_busy_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|stdsync_busy|din_s1~feeder , u0|ufm_flash|avmm_data_controller|stdsync_busy|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|stdsync_busy|din_s1 , u0|ufm_flash|avmm_data_controller|stdsync_busy|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|stdsync_busy|dreg[0] , u0|ufm_flash|avmm_data_controller|stdsync_busy|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector22~0 , u0|ufm_flash|avmm_data_controller|Selector22~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_state.WRITE_STATE_WAIT_BUSY , u0|ufm_flash|avmm_data_controller|write_state.WRITE_STATE_WAIT_BUSY, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_nprogram~2 , u0|ufm_flash|avmm_data_controller|flash_nprogram~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[26]~50 , u0|nios2_cpu|cpu|F_iw[26]~50, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[26]~51 , u0|nios2_cpu|cpu|F_iw[26]~51, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[26]~52 , u0|nios2_cpu|cpu|F_iw[26]~52, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[26] , u0|nios2_cpu|cpu|D_iw[26], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[1]~feeder , u0|nios2_cpu|cpu|d_writedata[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[1] , u0|nios2_cpu|cpu|d_writedata[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~7 , u0|mm_interconnect_0|cmd_mux_002|src_payload~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[1] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|writedata[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|monitor_error~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|monitor_error~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|monitor_error , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|monitor_error, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~25 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[34] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[34], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[34]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[34]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[34] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[34], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[10] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonARegAddrInc[8]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~21 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[17] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~12 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[17] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~43 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~43, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~44 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~44, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[18] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~6 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[16] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~31 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~32 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[17] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[17] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~23 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[25] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[25], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[25] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[25], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[25]~53 , u0|nios2_cpu|cpu|F_iw[25]~53, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[25]~54 , u0|nios2_cpu|cpu|F_iw[25]~54, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[25]~55 , u0|nios2_cpu|cpu|F_iw[25]~55, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[25] , u0|nios2_cpu|cpu|D_iw[25], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[2]~15 , u0|nios2_cpu|cpu|R_src2_lo[2]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[2] , u0|nios2_cpu|cpu|E_src2[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~22 , u0|nios2_cpu|cpu|Add1~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[2]~9 , u0|nios2_cpu|cpu|E_logic_result[2]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[2]~23 , u0|nios2_cpu|cpu|W_alu_result[2]~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[2] , u0|nios2_cpu|cpu|W_alu_result[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[38] , u0|mm_interconnect_0|cmd_mux_006|src_data[38], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[24]~60 , u0|nios2_cpu|cpu|F_iw[24]~60, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[24]~61 , u0|nios2_cpu|cpu|F_iw[24]~61, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[24]~62 , u0|nios2_cpu|cpu|F_iw[24]~62, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[24] , u0|nios2_cpu|cpu|D_iw[24], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[22]~1 , u0|nios2_cpu|cpu|E_st_data[22]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[22] , u0|nios2_cpu|cpu|d_writedata[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~22 , u0|mm_interconnect_0|cmd_mux_006|src_payload~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[22]~74 , u0|nios2_cpu|cpu|F_iw[22]~74, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[22]~75 , u0|nios2_cpu|cpu|F_iw[22]~75, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[22]~76 , u0|nios2_cpu|cpu|F_iw[22]~76, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[22] , u0|nios2_cpu|cpu|D_iw[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[31]~0 , u0|nios2_cpu|cpu|d_writedata[31]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[31] , u0|nios2_cpu|cpu|d_writedata[31], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Equal7~0 , u0|ufm_flash|avmm_data_controller|Equal7~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~31 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[0] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~30 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[1] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~29 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[2] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~28 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[3] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~27 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[4] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~26 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[5] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~25 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[6] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~24 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[7] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~23 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[8] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~22 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[9] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~21 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[10] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~20 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[11] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~19 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[12] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~18 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[13] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~17 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[14] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~16 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[15] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~15 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[16] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~14 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[17] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~13 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[18] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~12 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[19] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~11 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[20] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~10 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[21] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~9 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[22] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~8 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[23] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~7 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[24] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[24], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~6 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[25] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[25], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~5 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[26] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[26], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~4 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[27] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[27], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~3 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[28] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[28], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~2 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[29] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[29], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~1 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[30] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[30], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~0 , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|_~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[31] , u0|ufm_flash|avmm_data_controller|ufm_data_shiftreg|dffs[31], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_drdin_neg_reg~0 , u0|ufm_flash|avmm_data_controller|flash_drdin_neg_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_drdin_neg_reg , u0|ufm_flash|avmm_data_controller|flash_drdin_neg_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[2]~7 , u0|nios2_cpu|cpu|F_iw[2]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[2]~8 , u0|nios2_cpu|cpu|F_iw[2]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[2]~10 , u0|nios2_cpu|cpu|F_iw[2]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[2] , u0|nios2_cpu|cpu|D_iw[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_b_is_dst~1 , u0|nios2_cpu|cpu|D_ctrl_b_is_dst~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_b_is_dst~0 , u0|nios2_cpu|cpu|D_ctrl_b_is_dst~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_b_is_dst~2 , u0|nios2_cpu|cpu|D_ctrl_b_is_dst~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[4]~4 , u0|nios2_cpu|cpu|D_dst_regnum[4]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[4]~5 , u0|nios2_cpu|cpu|D_dst_regnum[4]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[4]~10 , u0|nios2_cpu|cpu|D_dst_regnum[4]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_dst_regnum[4] , u0|nios2_cpu|cpu|R_dst_regnum[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[25]~0 , u0|nios2_cpu|cpu|E_src1[25]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[23]~2 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[23]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[23] , u0|nios2_cpu|cpu|F_pc[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[23]~46 , u0|nios2_cpu|cpu|F_pc_plus_one[23]~46, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[25] , u0|nios2_cpu|cpu|E_src1[25], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[25]~4 , u0|nios2_cpu|cpu|E_logic_result[25]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[25]~0 , u0|nios2_cpu|cpu|W_alu_result[25]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[25] , u0|nios2_cpu|cpu|W_alu_result[25], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~0 , u0|mm_interconnect_0|router|Equal1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~3 , u0|mm_interconnect_0|router|Equal0~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[7]~8 , u0|mm_interconnect_0|router|src_channel[7]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~5 , u0|mm_interconnect_0|cmd_demux|WideOr0~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|read_accepted~2 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|read_accepted~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|write_accepted~0 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|write_accepted~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|write_accepted , u0|mm_interconnect_0|nios2_cpu_data_master_translator|write_accepted, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|uav_write~0 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|uav_write~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_waitrequest~0 , u0|ufm_flash|avmm_data_controller|avmm_waitrequest~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_state~20 , u0|ufm_flash|avmm_data_controller|write_state~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_state~23 , u0|ufm_flash|avmm_data_controller|write_state~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_state~24 , u0|ufm_flash|avmm_data_controller|write_state~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_state.WRITE_STATE_IDLE , u0|ufm_flash|avmm_data_controller|write_state.WRITE_STATE_IDLE, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_state~19 , u0|ufm_flash|avmm_data_controller|write_state~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_state~21 , u0|ufm_flash|avmm_data_controller|write_state~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_state~22 , u0|ufm_flash|avmm_data_controller|write_state~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_state.WRITE_STATE_WAIT_DONE , u0|ufm_flash|avmm_data_controller|write_state.WRITE_STATE_WAIT_DONE, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_state~25 , u0|ufm_flash|avmm_data_controller|write_state~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_state.WRITE_STATE_ERROR , u0|ufm_flash|avmm_data_controller|write_state.WRITE_STATE_ERROR, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector27~0 , u0|ufm_flash|avmm_data_controller|Selector27~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector26~0 , u0|ufm_flash|avmm_data_controller|Selector26~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector26~1 , u0|ufm_flash|avmm_data_controller|Selector26~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector26~2 , u0|ufm_flash|avmm_data_controller|Selector26~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_wait , u0|ufm_flash|avmm_data_controller|write_wait, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_wait_neg~0 , u0|ufm_flash|avmm_data_controller|write_wait_neg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_wait_neg , u0|ufm_flash|avmm_data_controller|write_wait_neg, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector76~0 , u0|ufm_flash|avmm_data_controller|Selector76~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|read_state.READ_STATE_DUMMY , u0|ufm_flash|avmm_data_controller|read_state.READ_STATE_DUMMY, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector72~0 , u0|ufm_flash|avmm_data_controller|Selector72~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector72~1 , u0|ufm_flash|avmm_data_controller|Selector72~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|read_wait , u0|ufm_flash|avmm_data_controller|read_wait, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|read_wait_neg~0 , u0|ufm_flash|avmm_data_controller|read_wait_neg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|read_wait_neg , u0|ufm_flash|avmm_data_controller|read_wait_neg, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|write~2 , u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|write~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_waitrequest~1 , u0|ufm_flash|avmm_data_controller|avmm_waitrequest~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|write~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|write~1 , u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|write~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|write~3 , u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|write~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|update_grant~0 , u0|mm_interconnect_0|cmd_mux_001|update_grant~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress , u0|mm_interconnect_0|cmd_mux_001|packet_in_progress, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_valid~0 , u0|mm_interconnect_0|cmd_mux_001|src_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_valid~1 , u0|mm_interconnect_0|cmd_mux_001|src_valid~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_001|saved_grant[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|WideOr1 , u0|mm_interconnect_0|cmd_mux_001|WideOr1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_waitrequest~3 , u0|ufm_flash|avmm_data_controller|avmm_waitrequest~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|avmm_waitrequest~4 , u0|ufm_flash|avmm_data_controller|avmm_waitrequest~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem_used[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem_used[1]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem_used[1]~3 , u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem_used[1]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem_used[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_xe_ye~0 , u0|ufm_flash|avmm_data_controller|flash_xe_ye~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|read_state~21 , u0|ufm_flash|avmm_data_controller|read_state~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|read_state.READ_STATE_ADDR , u0|ufm_flash|avmm_data_controller|read_state.READ_STATE_ADDR, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector70~0 , u0|ufm_flash|avmm_data_controller|Selector70~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector75~1 , u0|ufm_flash|avmm_data_controller|Selector75~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|read_state.READ_STATE_SETUP , u0|ufm_flash|avmm_data_controller|read_state.READ_STATE_SETUP, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector68~0 , u0|ufm_flash|avmm_data_controller|Selector68~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector68~1 , u0|ufm_flash|avmm_data_controller|Selector68~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|read_ctrl_count[0] , u0|ufm_flash|avmm_data_controller|read_ctrl_count[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector67~0 , u0|ufm_flash|avmm_data_controller|Selector67~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector67~1 , u0|ufm_flash|avmm_data_controller|Selector67~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|read_ctrl_count[1] , u0|ufm_flash|avmm_data_controller|read_ctrl_count[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|read_state~20 , u0|ufm_flash|avmm_data_controller|read_state~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|read_state.READ_STATE_READY , u0|ufm_flash|avmm_data_controller|read_state.READ_STATE_READY, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|read_state~18 , u0|ufm_flash|avmm_data_controller|read_state~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|read_state.READ_STATE_FINAL , u0|ufm_flash|avmm_data_controller|read_state.READ_STATE_FINAL, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector71~0 , u0|ufm_flash|avmm_data_controller|Selector71~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_drshft_reg , u0|ufm_flash|avmm_data_controller|flash_drshft_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_drshft_neg_reg~0 , u0|ufm_flash|avmm_data_controller|flash_drshft_neg_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_drshft_neg_reg , u0|ufm_flash|avmm_data_controller|flash_drshft_neg_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_drshft_neg_reg~_wirecell , u0|ufm_flash|avmm_data_controller|flash_drshft_neg_reg~_wirecell, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[21]~41 , u0|nios2_cpu|cpu|F_iw[21]~41, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[21]~42 , u0|nios2_cpu|cpu|F_iw[21]~42, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[21]~43 , u0|nios2_cpu|cpu|F_iw[21]~43, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[21] , u0|nios2_cpu|cpu|D_iw[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[20]~5 , u0|nios2_cpu|cpu|E_src2[20]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[20] , u0|nios2_cpu|cpu|E_src2[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~4 , u0|nios2_cpu|cpu|Add1~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[18]~8 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[18]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[18] , u0|nios2_cpu|cpu|F_pc[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src0_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~0 , u0|mm_interconnect_0|router_001|Equal2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~1 , u0|mm_interconnect_0|cmd_demux_001|src0_valid~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_001|saved_grant[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[52] , u0|mm_interconnect_0|cmd_mux_001|src_data[52], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|csr_status_r_pass~0 , u0|ufm_flash|avmm_data_controller|csr_status_r_pass~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|csr_status_r_pass~1 , u0|ufm_flash|avmm_data_controller|csr_status_r_pass~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|csr_status_r_pass~2 , u0|ufm_flash|avmm_data_controller|csr_status_r_pass~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|csr_status_r_pass , u0|ufm_flash|avmm_data_controller|csr_status_r_pass, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[20]~85 , u0|nios2_cpu|cpu|F_iw[20]~85, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[20]~86 , u0|nios2_cpu|cpu|F_iw[20]~86, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[20]~87 , u0|nios2_cpu|cpu|F_iw[20]~87, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[20] , u0|nios2_cpu|cpu|D_iw[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[2]~2 , u0|nios2_cpu|cpu|D_dst_regnum[2]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[3]~6 , u0|nios2_cpu|cpu|D_dst_regnum[3]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_dst_regnum[3] , u0|nios2_cpu|cpu|R_dst_regnum[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[4] , u0|nios2_cpu|cpu|d_writedata[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~4 , u0|mm_interconnect_0|cmd_mux_006|src_payload~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[4]~14 , u0|nios2_cpu|cpu|F_iw[4]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[4]~15 , u0|nios2_cpu|cpu|F_iw[4]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[4]~16 , u0|nios2_cpu|cpu|F_iw[4]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[4] , u0|nios2_cpu|cpu|D_iw[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~17 , u0|nios2_cpu|cpu|Equal0~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[2]~1 , u0|nios2_cpu|cpu|D_dst_regnum[2]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[2]~9 , u0|nios2_cpu|cpu|D_dst_regnum[2]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_dst_regnum[2] , u0|nios2_cpu|cpu|R_dst_regnum[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[9]~16 , u0|nios2_cpu|cpu|E_src1[9]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_plus_one[7]~14 , u0|nios2_cpu|cpu|F_pc_plus_one[7]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[9] , u0|nios2_cpu|cpu|E_src1[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[7]~20 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[7]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[7] , u0|nios2_cpu|cpu|F_pc[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[8]~19 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[8]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[8] , u0|nios2_cpu|cpu|F_pc[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[46] , u0|mm_interconnect_0|cmd_mux_002|src_data[46], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|address[8] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|address[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~27 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[23] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[23] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[23]~67 , u0|nios2_cpu|cpu|F_iw[23]~67, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[23]~68 , u0|nios2_cpu|cpu|F_iw[23]~68, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[23]~69 , u0|nios2_cpu|cpu|F_iw[23]~69, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[23] , u0|nios2_cpu|cpu|D_iw[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[1]~0 , u0|nios2_cpu|cpu|D_dst_regnum[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[1]~8 , u0|nios2_cpu|cpu|D_dst_regnum[1]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_dst_regnum[1] , u0|nios2_cpu|cpu|R_dst_regnum[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[23]~15 , u0|nios2_cpu|cpu|E_st_data[23]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[23] , u0|nios2_cpu|cpu|d_writedata[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_wp_mode~0 , u0|ufm_flash|avmm_csr_controller|csr_wp_mode~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_wp_mode[0] , u0|ufm_flash|avmm_csr_controller|csr_wp_mode[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|is_sector1_writable_reg~0 , u0|ufm_flash|avmm_data_controller|is_sector1_writable_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|is_sector1_writable_reg , u0|ufm_flash|avmm_data_controller|is_sector1_writable_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|access_address_write_protection_checker|is_addr_writable~2 , u0|ufm_flash|avmm_data_controller|access_address_write_protection_checker|is_addr_writable~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|access_address_write_protection_checker|is_addr_writable~3 , u0|ufm_flash|avmm_data_controller|access_address_write_protection_checker|is_addr_writable~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector14~4 , u0|ufm_flash|avmm_data_controller|Selector14~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add1~2 , u0|ufm_flash|avmm_data_controller|Add1~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector14~2 , u0|ufm_flash|avmm_data_controller|Selector14~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector14~3 , u0|ufm_flash|avmm_data_controller|Selector14~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[1] , u0|ufm_flash|avmm_data_controller|write_count[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector13~1 , u0|ufm_flash|avmm_data_controller|Selector13~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector13~2 , u0|ufm_flash|avmm_data_controller|Selector13~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[2] , u0|ufm_flash|avmm_data_controller|write_count[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Equal3~0 , u0|ufm_flash|avmm_data_controller|Equal3~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add1~12 , u0|ufm_flash|avmm_data_controller|Add1~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector9~3 , u0|ufm_flash|avmm_data_controller|Selector9~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector9~2 , u0|ufm_flash|avmm_data_controller|Selector9~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[6] , u0|ufm_flash|avmm_data_controller|write_count[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add1~14 , u0|ufm_flash|avmm_data_controller|Add1~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector8~0 , u0|ufm_flash|avmm_data_controller|Selector8~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[7] , u0|ufm_flash|avmm_data_controller|write_count[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add1~16 , u0|ufm_flash|avmm_data_controller|Add1~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector7~0 , u0|ufm_flash|avmm_data_controller|Selector7~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[8] , u0|ufm_flash|avmm_data_controller|write_count[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add1~18 , u0|ufm_flash|avmm_data_controller|Add1~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector6~0 , u0|ufm_flash|avmm_data_controller|Selector6~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[9] , u0|ufm_flash|avmm_data_controller|write_count[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Equal3~1 , u0|ufm_flash|avmm_data_controller|Equal3~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add1~20 , u0|ufm_flash|avmm_data_controller|Add1~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector5~0 , u0|ufm_flash|avmm_data_controller|Selector5~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[10] , u0|ufm_flash|avmm_data_controller|write_count[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add1~22 , u0|ufm_flash|avmm_data_controller|Add1~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector4~0 , u0|ufm_flash|avmm_data_controller|Selector4~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[11] , u0|ufm_flash|avmm_data_controller|write_count[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add1~24 , u0|ufm_flash|avmm_data_controller|Add1~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector3~0 , u0|ufm_flash|avmm_data_controller|Selector3~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[12] , u0|ufm_flash|avmm_data_controller|write_count[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add1~26 , u0|ufm_flash|avmm_data_controller|Add1~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector2~0 , u0|ufm_flash|avmm_data_controller|Selector2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[13] , u0|ufm_flash|avmm_data_controller|write_count[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Equal3~2 , u0|ufm_flash|avmm_data_controller|Equal3~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add1~28 , u0|ufm_flash|avmm_data_controller|Add1~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector1~0 , u0|ufm_flash|avmm_data_controller|Selector1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[14] , u0|ufm_flash|avmm_data_controller|write_count[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Add1~30 , u0|ufm_flash|avmm_data_controller|Add1~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector0~0 , u0|ufm_flash|avmm_data_controller|Selector0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_count[15] , u0|ufm_flash|avmm_data_controller|write_count[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Equal3~3 , u0|ufm_flash|avmm_data_controller|Equal3~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Equal3~4 , u0|ufm_flash|avmm_data_controller|Equal3~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Equal3~5 , u0|ufm_flash|avmm_data_controller|Equal3~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector18~0 , u0|ufm_flash|avmm_data_controller|Selector18~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|enable_drclk_neg_pos_write_reg , u0|ufm_flash|avmm_data_controller|enable_drclk_neg_pos_write_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_drclk_en~0 , u0|ufm_flash|avmm_data_controller|write_drclk_en~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|write_drclk_en , u0|ufm_flash|avmm_data_controller|write_drclk_en, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector75~0 , u0|ufm_flash|avmm_data_controller|Selector75~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector70~1 , u0|ufm_flash|avmm_data_controller|Selector70~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|read_drclk_en , u0|ufm_flash|avmm_data_controller|read_drclk_en, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|enable_drclk_neg_reg~0 , u0|ufm_flash|avmm_data_controller|enable_drclk_neg_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|enable_drclk_neg_reg , u0|ufm_flash|avmm_data_controller|enable_drclk_neg_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|Selector69~0 , u0|ufm_flash|avmm_data_controller|Selector69~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|enable_drclk_neg_pos_reg , u0|ufm_flash|avmm_data_controller|enable_drclk_neg_pos_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_drclk~0 , u0|ufm_flash|avmm_data_controller|flash_drclk~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[13]~20 , u0|nios2_cpu|cpu|F_iw[13]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[13]~21 , u0|nios2_cpu|cpu|F_iw[13]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[13]~22 , u0|nios2_cpu|cpu|F_iw[13]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[13] , u0|nios2_cpu|cpu|D_iw[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~0 , u0|nios2_cpu|cpu|Equal62~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_alu_subtract~9 , u0|nios2_cpu|cpu|D_ctrl_alu_subtract~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_alu_subtract~5 , u0|nios2_cpu|cpu|D_ctrl_alu_subtract~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_alu_subtract~10 , u0|nios2_cpu|cpu|D_ctrl_alu_subtract~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_sub~0 , u0|nios2_cpu|cpu|E_alu_sub~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_sub , u0|nios2_cpu|cpu|E_alu_sub, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Add1~98 , u0|nios2_cpu|cpu|Add1~98, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_compare_op[1] , u0|nios2_cpu|cpu|R_compare_op[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_logic_op_raw[0]~1 , u0|nios2_cpu|cpu|D_logic_op_raw[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_compare_op[0] , u0|nios2_cpu|cpu|R_compare_op[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal127~3 , u0|nios2_cpu|cpu|Equal127~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal127~1 , u0|nios2_cpu|cpu|Equal127~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal127~2 , u0|nios2_cpu|cpu|Equal127~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal127~0 , u0|nios2_cpu|cpu|Equal127~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal127~4 , u0|nios2_cpu|cpu|Equal127~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal127~8 , u0|nios2_cpu|cpu|Equal127~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal127~6 , u0|nios2_cpu|cpu|Equal127~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[12]~16 , u0|nios2_cpu|cpu|E_logic_result[12]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal127~5 , u0|nios2_cpu|cpu|Equal127~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal127~7 , u0|nios2_cpu|cpu|Equal127~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal127~9 , u0|nios2_cpu|cpu|Equal127~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_cmp_result~0 , u0|nios2_cpu|cpu|E_cmp_result~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_cmp_result~1 , u0|nios2_cpu|cpu|E_cmp_result~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_cmp_result , u0|nios2_cpu|cpu|W_cmp_result, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_uncond_cti_non_br~0 , u0|nios2_cpu|cpu|D_ctrl_uncond_cti_non_br~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_uncond_cti_non_br~2 , u0|nios2_cpu|cpu|D_ctrl_uncond_cti_non_br~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_uncond_cti_non_br , u0|nios2_cpu|cpu|R_ctrl_uncond_cti_non_br, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~9 , u0|nios2_cpu|cpu|Equal0~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_br_uncond , u0|nios2_cpu|cpu|R_ctrl_br_uncond, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_sel_nxt~0 , u0|nios2_cpu|cpu|F_pc_sel_nxt~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[14]~12 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[14]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[14] , u0|nios2_cpu|cpu|F_pc[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~1 , u0|mm_interconnect_0|router_001|Equal2~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~4 , u0|mm_interconnect_0|router_001|Equal2~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~5 , u0|mm_interconnect_0|router_001|Equal2~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src2_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|WideOr1 , u0|mm_interconnect_0|cmd_mux_006|WideOr1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|update_grant~1 , u0|mm_interconnect_0|cmd_mux_006|update_grant~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_006|saved_grant[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|onchip_ram_s1_agent_rsp_fifo|mem_used[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|onchip_ram|wren~0 , u0|onchip_ram|wren~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[14]~33 , u0|nios2_cpu|cpu|F_iw[14]~33, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[14]~34 , u0|nios2_cpu|cpu|F_iw[14]~34, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[14]~36 , u0|nios2_cpu|cpu|F_iw[14]~36, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[14]~37 , u0|nios2_cpu|cpu|F_iw[14]~37, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[14] , u0|nios2_cpu|cpu|D_iw[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~10 , u0|nios2_cpu|cpu|D_ctrl_exception~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~7 , u0|nios2_cpu|cpu|D_ctrl_exception~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~24 , u0|nios2_cpu|cpu|D_ctrl_exception~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~11 , u0|nios2_cpu|cpu|D_ctrl_exception~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~12 , u0|nios2_cpu|cpu|D_ctrl_exception~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~22 , u0|nios2_cpu|cpu|D_ctrl_exception~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_exception , u0|nios2_cpu|cpu|R_ctrl_exception, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[9]~17 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[9]~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[9]~18 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[9]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[9] , u0|nios2_cpu|cpu|F_pc[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal3~0 , u0|mm_interconnect_0|router_001|Equal3~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src1_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal4~1 , u0|mm_interconnect_0|router|Equal4~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_valid~0 , u0|mm_interconnect_0|cmd_mux_002|src_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|WideOr1 , u0|mm_interconnect_0|cmd_mux_002|WideOr1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent|local_read~0 , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent|local_read~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|read~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|read~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|read , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|read, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|waitrequest~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|waitrequest~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|waitrequest~1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|waitrequest~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|waitrequest , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_ocimem|waitrequest, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|update_grant~0 , u0|mm_interconnect_0|cmd_mux_002|update_grant~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|update_grant~1 , u0|mm_interconnect_0|cmd_mux_002|update_grant~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[44] , u0|mm_interconnect_0|cmd_mux_002|src_data[44], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|address[6] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|address[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|Equal0~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|Equal0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|wait_for_one_post_bret_inst~0 , u0|nios2_cpu|cpu|wait_for_one_post_bret_inst~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|wait_for_one_post_bret_inst , u0|nios2_cpu|cpu|wait_for_one_post_bret_inst, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|hbreak_pending_nxt~0 , u0|nios2_cpu|cpu|hbreak_pending_nxt~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|hbreak_pending , u0|nios2_cpu|cpu|hbreak_pending, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|break_on_reset~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|break_on_reset~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|break_on_reset , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|break_on_reset, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|jtag_break~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|jtag_break~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|jtag_break~1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|jtag_break~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|jtag_break , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|jtag_break, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|hbreak_req~0 , u0|nios2_cpu|cpu|hbreak_req~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_op_eret , u0|nios2_cpu|cpu|D_op_eret, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_wrctl_status~0 , u0|nios2_cpu|cpu|E_wrctl_status~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_wrctl_estatus~0 , u0|nios2_cpu|cpu|E_wrctl_estatus~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_estatus_reg_inst_nxt~0 , u0|nios2_cpu|cpu|W_estatus_reg_inst_nxt~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_estatus_reg_inst_nxt~1 , u0|nios2_cpu|cpu|W_estatus_reg_inst_nxt~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_estatus_reg , u0|nios2_cpu|cpu|W_estatus_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_wrctl_status~1 , u0|nios2_cpu|cpu|E_wrctl_status~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_status_reg_pie_inst_nxt~0 , u0|nios2_cpu|cpu|W_status_reg_pie_inst_nxt~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_wrctl_bstatus~0 , u0|nios2_cpu|cpu|E_wrctl_bstatus~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_bstatus_reg_inst_nxt~0 , u0|nios2_cpu|cpu|W_bstatus_reg_inst_nxt~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_bstatus_reg_inst_nxt~1 , u0|nios2_cpu|cpu|W_bstatus_reg_inst_nxt~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_bstatus_reg , u0|nios2_cpu|cpu|W_bstatus_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_status_reg_pie_inst_nxt~1 , u0|nios2_cpu|cpu|W_status_reg_pie_inst_nxt~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_status_reg_pie_inst_nxt~2 , u0|nios2_cpu|cpu|W_status_reg_pie_inst_nxt~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_status_reg_pie , u0|nios2_cpu|cpu|W_status_reg_pie, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[15]~0 , u0|nios2_cpu|cpu|D_iw[15]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ienable_reg[0] , u0|nios2_cpu|cpu|W_ienable_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~6 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|WideOr0~0 , u0|button_pio|WideOr0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|WideOr0~1 , u0|button_pio|WideOr0~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|button_pio|WideOr0 , u0|button_pio|WideOr0, bemicro_m10_nios2_top, 1
instance = comp, \u0|irq_synchronizer_003|sync|sync[0].u|din_s1 , u0|irq_synchronizer_003|sync|sync[0].u|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|irq_synchronizer_003|sync|sync[0].u|dreg[0]~feeder , u0|irq_synchronizer_003|sync|sync[0].u|dreg[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|irq_synchronizer_003|sync|sync[0].u|dreg[0] , u0|irq_synchronizer_003|sync|sync[0].u|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|irq_synchronizer_003|sync|sync[0].u|dreg[1]~feeder , u0|irq_synchronizer_003|sync|sync[0].u|dreg[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|irq_synchronizer_003|sync|sync[0].u|dreg[1] , u0|irq_synchronizer_003|sync|sync[0].u|dreg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ipending_reg_nxt[0]~6 , u0|nios2_cpu|cpu|W_ipending_reg_nxt[0]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_ipending_reg[0] , u0|nios2_cpu|cpu|W_ipending_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[15]~1 , u0|nios2_cpu|cpu|D_iw[15]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[15]~2 , u0|nios2_cpu|cpu|D_iw[15]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[3]~11 , u0|nios2_cpu|cpu|F_iw[3]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[3]~12 , u0|nios2_cpu|cpu|F_iw[3]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[3]~13 , u0|nios2_cpu|cpu|F_iw[3]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[3] , u0|nios2_cpu|cpu|D_iw[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~7 , u0|nios2_cpu|cpu|Equal0~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~8 , u0|nios2_cpu|cpu|Equal0~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_logic~0 , u0|nios2_cpu|cpu|D_ctrl_logic~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~6 , u0|nios2_cpu|cpu|Equal0~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_logic , u0|nios2_cpu|cpu|D_ctrl_logic, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_logic , u0|nios2_cpu|cpu|R_ctrl_logic, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[12]~13 , u0|nios2_cpu|cpu|W_alu_result[12]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[12] , u0|nios2_cpu|cpu|W_alu_result[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_valid~0 , u0|mm_interconnect_0|cmd_mux_007|src_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_valid~1 , u0|mm_interconnect_0|cmd_mux_007|src_valid~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~3 , u0|mm_interconnect_0|router|Equal2~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[7]~2 , u0|mm_interconnect_0|router|src_channel[7]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[7]~5 , u0|mm_interconnect_0|router|src_channel[7]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[7]~6 , u0|mm_interconnect_0|router|src_channel[7]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[7]~0 , u0|mm_interconnect_0|router|src_channel[7]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[7]~1 , u0|mm_interconnect_0|router|src_channel[7]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_valid~2 , u0|mm_interconnect_0|cmd_mux_007|src_valid~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|WideOr1 , u0|mm_interconnect_0|cmd_mux_007|WideOr1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[54] , u0|mm_interconnect_0|cmd_mux_007|src_data[54], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~9 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|wr_address~0 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|wr_address~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|wr_address , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|wr_address, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[40]~0 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[40]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[35] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[35], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[35]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[35]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[40]~0 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[40]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[35] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[35], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[35]~10 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[35]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_rnw~2 , u0|sdram|active_rnw~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_rnw~0 , u0|sdram|active_rnw~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|Equal1~0 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|Equal1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_rnw~1 , u0|sdram|active_rnw~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_rnw~3 , u0|sdram|active_rnw~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[17] , u0|sdram|active_addr[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[53] , u0|mm_interconnect_0|cmd_mux_007|src_data[53], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~10 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[34] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[34], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[34]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[34]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[34] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[34], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[34]~11 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[34]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[16] , u0|sdram|active_addr[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|pending~8 , u0|sdram|pending~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[52] , u0|mm_interconnect_0|cmd_mux_007|src_data[52], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~7 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[33] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[33], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[33] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[33], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[33]~8 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[33]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[15] , u0|sdram|active_addr[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[51] , u0|mm_interconnect_0|cmd_mux_007|src_data[51], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~8 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[32] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[32], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[32] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[32], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[32]~9 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[32]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[14] , u0|sdram|active_addr[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|pending~7 , u0|sdram|pending~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[45] , u0|mm_interconnect_0|cmd_mux_007|src_data[45], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[26] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[26], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[26] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[26], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[26]~0 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[26]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[8] , u0|sdram|active_addr[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_rnw , u0|sdram|active_rnw, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|pending~2 , u0|sdram|pending~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[48] , u0|mm_interconnect_0|cmd_mux_007|src_data[48], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~3 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[29]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[29]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[29] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[29], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[29] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[29], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[29]~4 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[29]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[11] , u0|sdram|active_addr[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[47] , u0|mm_interconnect_0|cmd_mux_007|src_data[47], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~4 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[28] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[28], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[28]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[28]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[28] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[28], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[28]~5 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[28]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[10] , u0|sdram|active_addr[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|pending~4 , u0|sdram|pending~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[50] , u0|mm_interconnect_0|cmd_mux_007|src_data[50], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~5 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[31]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[31]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[31] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[31], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[31] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[31], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[31]~6 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[31]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[13] , u0|sdram|active_addr[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[49] , u0|mm_interconnect_0|cmd_mux_007|src_data[49], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~6 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[30]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[30]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[30] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[30], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[30] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[30], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[30]~7 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[30]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[12] , u0|sdram|active_addr[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|pending~5 , u0|sdram|pending~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[58] , u0|mm_interconnect_0|cmd_mux_007|src_data[58], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~1 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[39] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[39], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[39] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[39], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[39]~2 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[39]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[46] , u0|mm_interconnect_0|cmd_mux_007|src_data[46], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~2 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[27] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[27], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[27] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[27], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[27]~3 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[27]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[9] , u0|sdram|active_addr[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[21] , u0|sdram|active_addr[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|pending~3 , u0|sdram|pending~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|pending~6 , u0|sdram|pending~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_cs_n~0 , u0|sdram|active_cs_n~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_cs_n~1 , u0|sdram|active_cs_n~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_cs_n , u0|sdram|active_cs_n, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[57] , u0|mm_interconnect_0|cmd_mux_007|src_data[57], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~13 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[38] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[38], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[38] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[38], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[38]~14 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[38]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[20] , u0|sdram|active_addr[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[56] , u0|mm_interconnect_0|cmd_mux_007|src_data[56], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~11 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[37] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[37], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[37]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[37]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[37] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[37], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[37]~12 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[37]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[19] , u0|sdram|active_addr[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[55] , u0|mm_interconnect_0|cmd_mux_007|src_data[55], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~12 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[36] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[36], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[36]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[36]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[36] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[36], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[36]~13 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[36]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[18] , u0|sdram|active_addr[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|pending~9 , u0|sdram|pending~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|pending~10 , u0|sdram|pending~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|pending~11 , u0|sdram|pending~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|pending~12 , u0|sdram|pending~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector32~0 , u0|sdram|Selector32~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector32~1 , u0|sdram|Selector32~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_state.100000000 , u0|sdram|m_state.100000000, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_next~21 , u0|sdram|m_next~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector29~0 , u0|sdram|Selector29~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector29~1 , u0|sdram|Selector29~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_state.000100000 , u0|sdram|m_state.000100000, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector30~0 , u0|sdram|Selector30~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_state.001000000 , u0|sdram|m_state.001000000, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_count[1]~0 , u0|sdram|m_count[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector27~1 , u0|sdram|Selector27~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector34~0 , u0|sdram|Selector34~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector25~5 , u0|sdram|Selector25~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_state.000000010 , u0|sdram|m_state.000000010, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector34~1 , u0|sdram|Selector34~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector35~1 , u0|sdram|Selector35~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector35~0 , u0|sdram|Selector35~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector34~2 , u0|sdram|Selector34~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_next.000001000 , u0|sdram|m_next.000001000, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector27~0 , u0|sdram|Selector27~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector27~2 , u0|sdram|Selector27~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector27~4 , u0|sdram|Selector27~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|WideOr8~0 , u0|sdram|WideOr8~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector27~5 , u0|sdram|Selector27~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector27~3 , u0|sdram|Selector27~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector27~6 , u0|sdram|Selector27~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_state.000001000 , u0|sdram|m_state.000001000, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_count[1]~2 , u0|sdram|m_count[1]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_count[1]~1 , u0|sdram|m_count[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_count[1]~3 , u0|sdram|m_count[1]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|WideOr9~1 , u0|sdram|WideOr9~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_count[1]~4 , u0|sdram|m_count[1]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector38~0 , u0|sdram|Selector38~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_count[0]~7 , u0|sdram|m_count[0]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_count[0]~8 , u0|sdram|m_count[0]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_count[0] , u0|sdram|m_count[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_count[1]~5 , u0|sdram|m_count[1]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_count[1]~6 , u0|sdram|m_count[1]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_count[1] , u0|sdram|m_count[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|LessThan1~0 , u0|sdram|LessThan1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector26~1 , u0|sdram|Selector26~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector26~0 , u0|sdram|Selector26~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector26~2 , u0|sdram|Selector26~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_state.000000100 , u0|sdram|m_state.000000100, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector36~2 , u0|sdram|Selector36~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector36~3 , u0|sdram|Selector36~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_next.010000000 , u0|sdram|m_next.010000000, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector31~0 , u0|sdram|Selector31~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_state.010000000 , u0|sdram|m_state.010000000, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector23~0 , u0|sdram|Selector23~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|ack_refresh_request , u0|sdram|ack_refresh_request, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_request~0 , u0|sdram|refresh_request~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|refresh_request , u0|sdram|refresh_request, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector41~0 , u0|sdram|Selector41~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector41~1 , u0|sdram|Selector41~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|f_pop , u0|sdram|f_pop, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_address~0 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_address~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_address , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_address, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|m0_write~0 , u0|mm_interconnect_0|sdram_s1_agent|m0_write~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|m0_write , u0|mm_interconnect_0|sdram_s1_agent|m0_write, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[40] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[40], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[40]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[40]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[40] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[40], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[40]~1 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[40]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector35~2 , u0|sdram|Selector35~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_next.000010000 , u0|sdram|m_next.000010000, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector28~0 , u0|sdram|Selector28~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_state.000010000 , u0|sdram|m_state.000010000, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|WideOr9~0 , u0|sdram|WideOr9~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector36~0 , u0|sdram|Selector36~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector36~1 , u0|sdram|Selector36~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector37~0 , u0|sdram|Selector37~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector37~1 , u0|sdram|Selector37~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector37~2 , u0|sdram|Selector37~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_count[2] , u0|sdram|m_count[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector24~0 , u0|sdram|Selector24~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_next~22 , u0|sdram|m_next~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector33~0 , u0|sdram|Selector33~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector33~1 , u0|sdram|Selector33~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector33~2 , u0|sdram|Selector33~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector33~3 , u0|sdram|Selector33~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_next.000000001 , u0|sdram|m_next.000000001, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector24~1 , u0|sdram|Selector24~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector24~2 , u0|sdram|Selector24~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_state.000000001 , u0|sdram|m_state.000000001, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector2~0 , u0|sdram|Selector2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_cmd[1] , u0|sdram|i_cmd[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector21~0 , u0|sdram|Selector21~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|always5~2 , u0|sdram|always5~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector21~1 , u0|sdram|Selector21~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_cmd[1]~_Duplicate_1 , u0|sdram|m_cmd[1]~_Duplicate_1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector1~0 , u0|sdram|Selector1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_cmd[2] , u0|sdram|i_cmd[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector20~0 , u0|sdram|Selector20~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_cmd[2]~_Duplicate_1 , u0|sdram|m_cmd[2]~_Duplicate_1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector3~0 , u0|sdram|Selector3~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_cmd[0] , u0|sdram|i_cmd[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector22~0 , u0|sdram|Selector22~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector22~1 , u0|sdram|Selector22~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_cmd[0]~_Duplicate_1 , u0|sdram|m_cmd[0]~_Duplicate_1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Equal4~0 , u0|sdram|Equal4~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|rd_valid[0] , u0|sdram|rd_valid[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|rd_valid[1]~feeder , u0|sdram|rd_valid[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|rd_valid[1] , u0|sdram|rd_valid[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|za_valid , u0|sdram|za_valid, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~5 , u0|mm_interconnect_0|rsp_mux|src_data[5]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[5]~30 , u0|nios2_cpu|cpu|F_iw[5]~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[5]~31 , u0|nios2_cpu|cpu|F_iw[5]~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[5]~32 , u0|nios2_cpu|cpu|F_iw[5]~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[5] , u0|nios2_cpu|cpu|D_iw[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~5 , u0|nios2_cpu|cpu|Equal0~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_logic_op[0]~1 , u0|nios2_cpu|cpu|D_logic_op[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_logic_op[0] , u0|nios2_cpu|cpu|R_logic_op[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[5]~23 , u0|nios2_cpu|cpu|E_logic_result[5]~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[5]~20 , u0|nios2_cpu|cpu|W_alu_result[5]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[5] , u0|nios2_cpu|cpu|W_alu_result[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[7]~3 , u0|mm_interconnect_0|router|src_channel[7]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[7]~4 , u0|mm_interconnect_0|router|src_channel[7]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[7]~7 , u0|mm_interconnect_0|router|src_channel[7]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|m0_write~1 , u0|mm_interconnect_0|sdram_s1_agent|m0_write~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|always2~1 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|always2~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[65] , u0|mm_interconnect_0|cmd_mux_007|src_data[65], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|always2~0 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|always2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|always2~2 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|always2~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entries[1]~0 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entries[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entries[1] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entries[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|f_select , u0|sdram|f_select, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entries[0]~1 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entries[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entries[0] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entries[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|Equal0~0 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|Equal0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~45 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~45, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~1 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~2 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~0 , u0|mm_interconnect_0|rsp_mux|src_data[1]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[1]~4 , u0|nios2_cpu|cpu|F_iw[1]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[1]~5 , u0|nios2_cpu|cpu|F_iw[1]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[1]~6 , u0|nios2_cpu|cpu|F_iw[1]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[1] , u0|nios2_cpu|cpu|D_iw[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~0 , u0|nios2_cpu|cpu|Equal0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 , u0|nios2_cpu|cpu|D_ctrl_implicit_dst_eretaddr~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_implicit_dst_eretaddr~1 , u0|nios2_cpu|cpu|D_ctrl_implicit_dst_eretaddr~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_implicit_dst_eretaddr~2 , u0|nios2_cpu|cpu|D_ctrl_implicit_dst_eretaddr~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_implicit_dst_eretaddr~3 , u0|nios2_cpu|cpu|D_ctrl_implicit_dst_eretaddr~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_implicit_dst_eretaddr~4 , u0|nios2_cpu|cpu|D_ctrl_implicit_dst_eretaddr~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_implicit_dst_eretaddr~5 , u0|nios2_cpu|cpu|D_ctrl_implicit_dst_eretaddr~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_implicit_dst_eretaddr~6 , u0|nios2_cpu|cpu|D_ctrl_implicit_dst_eretaddr~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[0]~3 , u0|nios2_cpu|cpu|D_dst_regnum[0]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[0]~7 , u0|nios2_cpu|cpu|D_dst_regnum[0]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_dst_regnum[0] , u0|nios2_cpu|cpu|R_dst_regnum[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[18]~7 , u0|nios2_cpu|cpu|E_src1[18]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[18] , u0|nios2_cpu|cpu|E_src1[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[16]~1 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[16]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[16] , u0|nios2_cpu|cpu|F_pc[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~0 , u0|mm_interconnect_0|router_001|Equal1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~2 , u0|mm_interconnect_0|router_001|Equal2~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~3 , u0|mm_interconnect_0|router_001|Equal2~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal3~1 , u0|mm_interconnect_0|router_001|Equal3~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal3~2 , u0|mm_interconnect_0|router_001|Equal3~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src3_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src3_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|last_cycle~0 , u0|mm_interconnect_0|cmd_mux_007|last_cycle~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_007|packet_in_progress~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|packet_in_progress , u0|mm_interconnect_0|cmd_mux_007|packet_in_progress, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|update_grant~0 , u0|mm_interconnect_0|cmd_mux_007|update_grant~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_007|arb|grant[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_007|saved_grant[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|rf_source_data[89]~3 , u0|mm_interconnect_0|sdram_s1_agent|rf_source_data[89]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|rf_source_data[89]~2 , u0|mm_interconnect_0|sdram_s1_agent|rf_source_data[89]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][89] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][89], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][89]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][89]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][89] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][89], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][89] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][89], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][89] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][89], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][89] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][89], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][89] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][89], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][89] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][89], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][89] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][89], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1]~11 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~10 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][47] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][47], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~47 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~47, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][47]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][47]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][47] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][47], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][47] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][47], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][47] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][47], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][47] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][47], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][47] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][47], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][47] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][47], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][47] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][47], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_007|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_007|src0_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~4 , u0|mm_interconnect_0|rsp_mux|WideOr1~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~1 , u0|mm_interconnect_0|rsp_mux|WideOr1~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~3 , u0|mm_interconnect_0|rsp_mux|WideOr1~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~2 , u0|mm_interconnect_0|rsp_mux|WideOr1~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~5 , u0|mm_interconnect_0|rsp_mux|WideOr1~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1 , u0|mm_interconnect_0|rsp_mux|WideOr1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|read_accepted~0 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|read_accepted~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|read_accepted~1 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|read_accepted~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|read_accepted , u0|mm_interconnect_0|nios2_cpu_data_master_translator|read_accepted, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|read_latency_shift_reg~3 , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|read_latency_shift_reg~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|read_latency_shift_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~0 , u0|mm_interconnect_0|rsp_mux|WideOr1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_aligning_data_nxt~1 , u0|nios2_cpu|cpu|av_ld_aligning_data_nxt~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_align_cycle_nxt[0]~0 , u0|nios2_cpu|cpu|av_ld_align_cycle_nxt[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_align_cycle[0] , u0|nios2_cpu|cpu|av_ld_align_cycle[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_align_cycle_nxt[1]~1 , u0|nios2_cpu|cpu|av_ld_align_cycle_nxt[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_align_cycle[1] , u0|nios2_cpu|cpu|av_ld_align_cycle[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_aligning_data_nxt~0 , u0|nios2_cpu|cpu|av_ld_aligning_data_nxt~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_aligning_data_nxt~2 , u0|nios2_cpu|cpu|av_ld_aligning_data_nxt~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_aligning_data , u0|nios2_cpu|cpu|av_ld_aligning_data, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[8]~17 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[8]~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[8] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~58 , u0|mm_interconnect_0|rsp_mux|src_data[8]~58, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[8] , u0|spi_accelerometer|spi_slave_select_holding_reg[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_reg[8] , u0|spi_accelerometer|spi_slave_select_reg[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|E , u0|spi_accelerometer|E, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[8]~12 , u0|spi_accelerometer|p1_data_to_cpu[8]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[8]~13 , u0|spi_accelerometer|p1_data_to_cpu[8]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[8]~14 , u0|spi_accelerometer|p1_data_to_cpu[8]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_to_cpu[8] , u0|spi_accelerometer|data_to_cpu[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[8] , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata_nxt[8]~8 , u0|modular_adc|sample_store_internal|readdata_nxt[8]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata[8] , u0|modular_adc|sample_store_internal|readdata[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~59 , u0|mm_interconnect_0|rsp_mux|src_data[8]~59, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|E , u0|spi_dac|E, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[8] , u0|spi_dac|spi_slave_select_holding_reg[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_reg[8] , u0|spi_dac|spi_slave_select_reg[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[8]~13 , u0|spi_dac|p1_data_to_cpu[8]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[8]~14 , u0|spi_dac|p1_data_to_cpu[8]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[8]~15 , u0|spi_dac|p1_data_to_cpu[8]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|data_to_cpu[8] , u0|spi_dac|data_to_cpu[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[8] , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~60 , u0|mm_interconnect_0|rsp_mux|src_data[8]~60, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~56 , u0|mm_interconnect_0|rsp_mux|src_data[8]~56, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~57 , u0|mm_interconnect_0|rsp_mux|src_data[8]~57, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~61 , u0|mm_interconnect_0|rsp_mux|src_data[8]~61, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[0]~0 , u0|nios2_cpu|cpu|av_ld_byte1_data[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[0] , u0|nios2_cpu|cpu|av_ld_byte1_data[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[0]~2 , u0|nios2_cpu|cpu|F_iw[0]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~2 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[0] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|readdata[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~101 , u0|mm_interconnect_0|rsp_mux|src_data[0]~101, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~102 , u0|mm_interconnect_0|rsp_mux|src_data[0]~102, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|avmm_readdata[0]~24 , u0|ufm_flash|avmm_csr_controller|avmm_readdata[0]~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[0] , u0|mm_interconnect_0|ufm_flash_csr_translator|av_readdata_pre[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~104 , u0|mm_interconnect_0|rsp_mux|src_data[0]~104, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|csr_readdata_nxt[0]~2 , u0|modular_adc|sample_store_internal|csr_readdata_nxt[0]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|csr_readdata_nxt[0]~3 , u0|modular_adc|sample_store_internal|csr_readdata_nxt[0]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|csr_readdata[0] , u0|modular_adc|sample_store_internal|csr_readdata[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata_nxt[0]~15 , u0|modular_adc|sample_store_internal|readdata_nxt[0]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sample_store_internal|readdata[0] , u0|modular_adc|sample_store_internal|readdata[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|readdata_nxt[0] , u0|modular_adc|sequencer_internal|u_seq_csr|readdata_nxt[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|modular_adc|sequencer_internal|u_seq_csr|readdata[0] , u0|modular_adc|sequencer_internal|u_seq_csr|readdata[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~105 , u0|mm_interconnect_0|rsp_mux|src_data[0]~105, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[0]~0 , u0|spi_accelerometer|spi_slave_select_holding_reg[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_holding_reg[0] , u0|spi_accelerometer|spi_slave_select_holding_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|spi_slave_select_reg[0] , u0|spi_accelerometer|spi_slave_select_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[0]~30 , u0|spi_accelerometer|p1_data_to_cpu[0]~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|p1_data_to_cpu[0]~31 , u0|spi_accelerometer|p1_data_to_cpu[0]~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|data_to_cpu[0] , u0|spi_accelerometer|data_to_cpu[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[0] , u0|mm_interconnect_0|spi_accelerometer_spi_control_port_translator|av_readdata_pre[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[0]~0 , u0|spi_dac|spi_slave_select_holding_reg[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_holding_reg[0] , u0|spi_dac|spi_slave_select_holding_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|spi_slave_select_reg[0] , u0|spi_dac|spi_slave_select_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[0]~31 , u0|spi_dac|p1_data_to_cpu[0]~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|p1_data_to_cpu[0]~32 , u0|spi_dac|p1_data_to_cpu[0]~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|data_to_cpu[0] , u0|spi_dac|data_to_cpu[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[0]~feeder , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[0] , u0|mm_interconnect_0|spi_dac_spi_control_port_translator|av_readdata_pre[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~103 , u0|mm_interconnect_0|rsp_mux|src_data[0]~103, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem[1][0] , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem[1][0], bemicro_m10_nios2_top, 1
instance = comp, \u0|adc_pll|stdsync2|dffpipe3|dffe4a[0] , u0|adc_pll|stdsync2|dffpipe3|dffe4a[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|adc_pll|stdsync2|dffpipe3|dffe5a[0]~feeder , u0|adc_pll|stdsync2|dffpipe3|dffe5a[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|adc_pll|stdsync2|dffpipe3|dffe5a[0] , u0|adc_pll|stdsync2|dffpipe3|dffe5a[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|adc_pll|stdsync2|dffpipe3|dffe6a[0]~feeder , u0|adc_pll|stdsync2|dffpipe3|dffe6a[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|adc_pll|stdsync2|dffpipe3|dffe6a[0] , u0|adc_pll|stdsync2|dffpipe3|dffe6a[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|adc_pll|readdata[0]~2 , u0|adc_pll|readdata[0]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|adc_pll_pll_slave_translator|av_readdata_pre[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem[0][0]~feeder , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem[0][0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem[0][0] , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|mem[0][0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|out_data[0]~1 , u0|mm_interconnect_0|adc_pll_pll_slave_agent_rdata_fifo|out_data[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram_pll|sd1|pll_lock_sync~feeder , u0|sdram_pll|sd1|pll_lock_sync~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram_pll|sd1|pll_lock_sync , u0|sdram_pll|sd1|pll_lock_sync, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram_pll|sd1|locked , u0|sdram_pll|sd1|locked, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe4a[0] , u0|sdram_pll|stdsync2|dffpipe3|dffe4a[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0] , u0|sdram_pll|stdsync2|dffpipe3|dffe5a[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0] , u0|sdram_pll|stdsync2|dffpipe3|dffe6a[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram_pll|readdata[0]~2 , u0|sdram_pll|readdata[0]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem[1][0] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem[1][0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem[0][0]~feeder , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem[0][0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem[0][0] , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|mem[0][0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|out_data[0]~1 , u0|mm_interconnect_0|sdram_pll_pll_slave_agent_rdata_fifo|out_data[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~106 , u0|mm_interconnect_0|rsp_mux|src_data[0]~106, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~107 , u0|mm_interconnect_0|rsp_mux|src_data[0]~107, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~108 , u0|mm_interconnect_0|rsp_mux|src_data[0]~108, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data_nxt[0]~23 , u0|nios2_cpu|cpu|av_ld_byte0_data_nxt[0]~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data[0] , u0|nios2_cpu|cpu|av_ld_byte0_data[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_control_rd_data[0]~6 , u0|nios2_cpu|cpu|E_control_rd_data[0]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_control_rd_data[0]~7 , u0|nios2_cpu|cpu|E_control_rd_data[0]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_control_rd_data[0]~8 , u0|nios2_cpu|cpu|E_control_rd_data[0]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_control_rd_data[0]~9 , u0|nios2_cpu|cpu|E_control_rd_data[0]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_control_rd_data[0] , u0|nios2_cpu|cpu|W_control_rd_data[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[0]~31 , u0|nios2_cpu|cpu|W_rf_wr_data[0]~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[0]~30 , u0|nios2_cpu|cpu|W_rf_wr_data[0]~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[0]~32 , u0|nios2_cpu|cpu|W_rf_wr_data[0]~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[24]~2 , u0|nios2_cpu|cpu|d_writedata[24]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[24] , u0|nios2_cpu|cpu|d_writedata[24], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_wp_mode~2 , u0|ufm_flash|avmm_csr_controller|csr_wp_mode~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_wp_mode[1] , u0|ufm_flash|avmm_csr_controller|csr_wp_mode[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|is_sector2_writable_reg~0 , u0|ufm_flash|avmm_data_controller|is_sector2_writable_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|is_sector2_writable_reg , u0|ufm_flash|avmm_data_controller|is_sector2_writable_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|is_erase_addr_writable~0 , u0|ufm_flash|avmm_data_controller|is_erase_addr_writable~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|is_erase_addr_writable~1 , u0|ufm_flash|avmm_data_controller|is_erase_addr_writable~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state~38 , u0|ufm_flash|avmm_data_controller|erase_state~38, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state.ERASE_STATE_ERROR , u0|ufm_flash|avmm_data_controller|erase_state.ERASE_STATE_ERROR, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_count[0]~5 , u0|ufm_flash|avmm_data_controller|erase_count[0]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state~35 , u0|ufm_flash|avmm_data_controller|erase_state~35, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state.ERASE_STATE_IDLE , u0|ufm_flash|avmm_data_controller|erase_state.ERASE_STATE_IDLE, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|csr_status_busy~0 , u0|ufm_flash|avmm_data_controller|csr_status_busy~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|csr_status_busy[1] , u0|ufm_flash|avmm_data_controller|csr_status_busy[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~12 , u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~8 , u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~2 , u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~5 , u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~4 , u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~3 , u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~6 , u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~7 , u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~9 , u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~10 , u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~11 , u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~13 , u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_erase_state[1]~15 , u0|ufm_flash|avmm_csr_controller|csr_erase_state[1]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_erase_state[1] , u0|ufm_flash|avmm_csr_controller|csr_erase_state[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~14 , u0|ufm_flash|avmm_csr_controller|csr_erase_state[0]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_csr_controller|csr_erase_state[0] , u0|ufm_flash|avmm_csr_controller|csr_erase_state[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|read_wait~2 , u0|ufm_flash|avmm_data_controller|read_wait~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|read_state~19 , u0|ufm_flash|avmm_data_controller|read_state~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|read_state.READ_STATE_CLEAR , u0|ufm_flash|avmm_data_controller|read_state.READ_STATE_CLEAR, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|read_state~17 , u0|ufm_flash|avmm_data_controller|read_state~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|read_state.READ_STATE_IDLE , u0|ufm_flash|avmm_data_controller|read_state.READ_STATE_IDLE, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|erase_state~27 , u0|ufm_flash|avmm_data_controller|erase_state~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_arclk_arshft_en_w~1 , u0|ufm_flash|avmm_data_controller|flash_arclk_arshft_en_w~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_arclk_arshft_en_w~2 , u0|ufm_flash|avmm_data_controller|flash_arclk_arshft_en_w~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|enable_arclk_sync_reg , u0|ufm_flash|avmm_data_controller|enable_arclk_sync_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|enable_arclk_neg_reg~0 , u0|ufm_flash|avmm_data_controller|enable_arclk_neg_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|enable_arclk_neg_reg , u0|ufm_flash|avmm_data_controller|enable_arclk_neg_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|enable_arclk_neg_pos_reg~0 , u0|ufm_flash|avmm_data_controller|enable_arclk_neg_pos_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|enable_arclk_neg_pos_reg , u0|ufm_flash|avmm_data_controller|enable_arclk_neg_pos_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|ufm_flash|avmm_data_controller|flash_arclk~0 , u0|ufm_flash|avmm_data_controller|flash_arclk~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[12]~26 , u0|nios2_cpu|cpu|F_iw[12]~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[12]~27 , u0|nios2_cpu|cpu|F_iw[12]~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[12]~29 , u0|nios2_cpu|cpu|F_iw[12]~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[12] , u0|nios2_cpu|cpu|D_iw[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_break~0 , u0|nios2_cpu|cpu|D_ctrl_break~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_break , u0|nios2_cpu|cpu|R_ctrl_break, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|hbreak_enabled~0 , u0|nios2_cpu|cpu|hbreak_enabled~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|hbreak_enabled , u0|nios2_cpu|cpu|hbreak_enabled, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~23 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~24 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[35] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[35], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[35]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[35]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[35] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[35], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|always1~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|always1~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~0 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|monitor_ready , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|monitor_ready, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|ir_out[0]~feeder , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|ir_out[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|ir_out[0] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|ir_out[0], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_ir_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_ir_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal3~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~13, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|ir_out[1] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|ir_out[1], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|tdo , u0|jtag_uart|nios2_bemicro_system_jtag_uart_alt_jtag_atlantic|tdo, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~13, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~5, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, bemicro_m10_nios2_top, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~4 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[21] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~18 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~20 , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[22] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_tck|sr[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[22] , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_wrapper|the_nios2_bemicro_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|resetrequest , u0|nios2_cpu|cpu|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci|the_nios2_bemicro_system_nios2_cpu_cpu_nios2_oci_debug|resetrequest, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_001|merged_reset~0 , u0|rst_controller_001|merged_reset~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_001|merged_reset~0clkctrl , u0|rst_controller_001|merged_reset~0clkctrl, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_002|altera_reset_synchronizer_int_chain[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_002|altera_reset_synchronizer_int_chain[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_002|altera_reset_synchronizer_int_chain[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|altera_reset_synchronizer_int_chain[2] , u0|rst_controller_002|altera_reset_synchronizer_int_chain[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|altera_reset_synchronizer_int_chain[3] , u0|rst_controller_002|altera_reset_synchronizer_int_chain[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|altera_reset_synchronizer_int_chain[4]~0 , u0|rst_controller_002|altera_reset_synchronizer_int_chain[4]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|altera_reset_synchronizer_int_chain[4] , u0|rst_controller_002|altera_reset_synchronizer_int_chain[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|r_sync_rst_chain~0 , u0|rst_controller_002|r_sync_rst_chain~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|r_sync_rst_chain[1] , u0|rst_controller_002|r_sync_rst_chain[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|WideOr0~0 , u0|rst_controller_002|WideOr0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|r_sync_rst , u0|rst_controller_002|r_sync_rst, bemicro_m10_nios2_top, 1
instance = comp, \u0|rst_controller_002|r_sync_rst~clkctrl , u0|rst_controller_002|r_sync_rst~clkctrl, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_007|arb|grant[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_007|saved_grant[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_valid~3 , u0|mm_interconnect_0|cmd_mux_007|src_valid~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~1 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][68] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][68], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~46 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~46, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][68] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][68], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][68] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][68], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][68] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][68], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][68] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][68], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][68] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][68], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][68] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][68], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][68] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][68], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_007|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_007|src1_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[0]~0 , u0|nios2_cpu|cpu|F_iw[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[0]~1 , u0|nios2_cpu|cpu|F_iw[0]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[0]~3 , u0|nios2_cpu|cpu|F_iw[0]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[0] , u0|nios2_cpu|cpu|D_iw[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_ld~2 , u0|nios2_cpu|cpu|D_ctrl_ld~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_ld~3 , u0|nios2_cpu|cpu|D_ctrl_ld~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_ld , u0|nios2_cpu|cpu|R_ctrl_ld, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_read_nxt~2 , u0|nios2_cpu|cpu|d_read_nxt~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_read , u0|nios2_cpu|cpu|d_read, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|uav_read~0 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|uav_read~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_agent|cp_valid~0 , u0|mm_interconnect_0|nios2_cpu_data_master_agent|cp_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_valid~0 , u0|mm_interconnect_0|cmd_mux_006|src_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_006|saved_grant[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~2 , u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~3 , u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~4 , u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~9 , u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~5 , u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~6 , u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~7 , u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~8 , u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted , u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|uav_read , u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|uav_read, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem[1][65] , u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem[1][65], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem[0][65] , u0|mm_interconnect_0|ufm_flash_data_agent_rsp_fifo|mem[0][65], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_001|src1_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1 , u0|mm_interconnect_0|rsp_mux_001|WideOr1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|i_read_nxt~0 , u0|nios2_cpu|cpu|i_read_nxt~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|i_read , u0|nios2_cpu|cpu|i_read, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|F_valid~0 , u0|nios2_cpu|cpu|F_valid~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_valid~feeder , u0|nios2_cpu|cpu|D_valid~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_valid , u0|nios2_cpu|cpu|D_valid, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_valid~feeder , u0|nios2_cpu|cpu|R_valid~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_valid , u0|nios2_cpu|cpu|R_valid, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_new_inst~feeder , u0|nios2_cpu|cpu|E_new_inst~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_new_inst , u0|nios2_cpu|cpu|E_new_inst, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_stall , u0|nios2_cpu|cpu|E_st_stall, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_write , u0|nios2_cpu|cpu|d_write, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|A_valid_from_M~0 , u0|nios2_cpu|cpu|A_valid_from_M~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|A_valid_from_M~1 , u0|nios2_cpu|cpu|A_valid_from_M~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_valid , u0|nios2_cpu|cpu|W_valid, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~18 , u0|nios2_cpu|cpu|Equal0~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_wr_dst_reg~0 , u0|nios2_cpu|cpu|D_wr_dst_reg~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_wr_dst_reg~1 , u0|nios2_cpu|cpu|D_wr_dst_reg~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~19 , u0|nios2_cpu|cpu|Equal0~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|D_wr_dst_reg~2 , u0|nios2_cpu|cpu|D_wr_dst_reg~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|R_wr_dst_reg , u0|nios2_cpu|cpu|R_wr_dst_reg, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wren , u0|nios2_cpu|cpu|W_rf_wren, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[0]~feeder , u0|nios2_cpu|cpu|d_writedata[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[0] , u0|nios2_cpu|cpu|d_writedata[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0] , u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0] , u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram_pll|w_reset , u0|sdram_pll|w_reset, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram_pll|prev_reset , u0|sdram_pll|prev_reset, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram_pll|comb~0 , u0|sdram_pll|comb~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram_pll|sd1|wire_pll7_clk[0]~clkctrl , u0|sdram_pll|sd1|wire_pll7_clk[0]~clkctrl, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~0 , u0|mm_interconnect_0|cmd_mux_007|src_payload~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~22 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[0]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[0]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[0] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[0] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[0]~25 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[0]~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[2]~0 , u0|sdram|m_data[2]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[0]~_Duplicate_1 , u0|sdram|m_data[0]~_Duplicate_1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_data[0] , u0|sdram|active_data[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector112~0 , u0|sdram|Selector112~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector112~1 , u0|sdram|Selector112~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[0] , u0|sdram|m_data[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|oe , u0|sdram|oe, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[1]~_Duplicate_1 , u0|sdram|m_data[1]~_Duplicate_1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~1 , u0|mm_interconnect_0|cmd_mux_007|src_payload~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~23 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[1]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[1]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[1] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[1] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[1]~26 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[1]~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_data[1] , u0|sdram|active_data[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector111~0 , u0|sdram|Selector111~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector111~1 , u0|sdram|Selector111~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[1] , u0|sdram|m_data[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|oe~_Duplicate_1 , u0|sdram|oe~_Duplicate_1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[2]~_Duplicate_1 , u0|sdram|m_data[2]~_Duplicate_1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~2 , u0|mm_interconnect_0|cmd_mux_007|src_payload~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~24 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[2] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[2] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[2]~27 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[2]~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_data[2] , u0|sdram|active_data[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector110~0 , u0|sdram|Selector110~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector110~1 , u0|sdram|Selector110~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[2] , u0|sdram|m_data[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|oe~_Duplicate_2 , u0|sdram|oe~_Duplicate_2, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~3 , u0|mm_interconnect_0|cmd_mux_007|src_payload~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~25 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~25, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[3]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[3]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[3] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[3] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[3]~28 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[3]~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[3]~_Duplicate_1 , u0|sdram|m_data[3]~_Duplicate_1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_data[3] , u0|sdram|active_data[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector109~0 , u0|sdram|Selector109~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector109~1 , u0|sdram|Selector109~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[3] , u0|sdram|m_data[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|oe~_Duplicate_3 , u0|sdram|oe~_Duplicate_3, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~4 , u0|mm_interconnect_0|cmd_mux_007|src_payload~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~26 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~26, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[4] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[4] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[4]~29 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[4]~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_data[4] , u0|sdram|active_data[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[4]~_Duplicate_1 , u0|sdram|m_data[4]~_Duplicate_1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector108~0 , u0|sdram|Selector108~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector108~1 , u0|sdram|Selector108~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[4] , u0|sdram|m_data[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|oe~_Duplicate_4 , u0|sdram|oe~_Duplicate_4, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~5 , u0|mm_interconnect_0|cmd_mux_007|src_payload~5, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~27 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~27, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[5]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[5]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[5] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[5] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[5]~30 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[5]~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_data[5] , u0|sdram|active_data[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[5]~_Duplicate_1 , u0|sdram|m_data[5]~_Duplicate_1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector107~0 , u0|sdram|Selector107~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector107~1 , u0|sdram|Selector107~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[5] , u0|sdram|m_data[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|oe~_Duplicate_5 , u0|sdram|oe~_Duplicate_5, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[6]~_Duplicate_1 , u0|sdram|m_data[6]~_Duplicate_1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~6 , u0|mm_interconnect_0|cmd_mux_007|src_payload~6, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~28 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~28, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[6] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[6] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[6]~31 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[6]~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_data[6] , u0|sdram|active_data[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector106~0 , u0|sdram|Selector106~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector106~1 , u0|sdram|Selector106~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[6] , u0|sdram|m_data[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|oe~_Duplicate_6 , u0|sdram|oe~_Duplicate_6, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~7 , u0|mm_interconnect_0|cmd_mux_007|src_payload~7, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~29 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~29, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[7] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[7]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[7]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[7] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[7]~32 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[7]~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_data[7] , u0|sdram|active_data[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[7]~_Duplicate_1 , u0|sdram|m_data[7]~_Duplicate_1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector105~0 , u0|sdram|Selector105~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector105~1 , u0|sdram|Selector105~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[7] , u0|sdram|m_data[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|oe~_Duplicate_7 , u0|sdram|oe~_Duplicate_7, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~8 , u0|mm_interconnect_0|cmd_mux_007|src_payload~8, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~30 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~30, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[8] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[8] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[8]~33 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[8]~33, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_data[8] , u0|sdram|active_data[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[8]~_Duplicate_1 , u0|sdram|m_data[8]~_Duplicate_1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector104~0 , u0|sdram|Selector104~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector104~1 , u0|sdram|Selector104~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[8] , u0|sdram|m_data[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|oe~_Duplicate_8 , u0|sdram|oe~_Duplicate_8, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~9 , u0|mm_interconnect_0|cmd_mux_007|src_payload~9, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~31 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~31, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[9] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[9] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[9]~34 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[9]~34, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[9]~_Duplicate_1 , u0|sdram|m_data[9]~_Duplicate_1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_data[9] , u0|sdram|active_data[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector103~0 , u0|sdram|Selector103~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector103~1 , u0|sdram|Selector103~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[9] , u0|sdram|m_data[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|oe~_Duplicate_9 , u0|sdram|oe~_Duplicate_9, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~10 , u0|mm_interconnect_0|cmd_mux_007|src_payload~10, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~32 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~32, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[10] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[10]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[10]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[10] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[10]~35 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[10]~35, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_data[10] , u0|sdram|active_data[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[10]~_Duplicate_1 , u0|sdram|m_data[10]~_Duplicate_1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector102~0 , u0|sdram|Selector102~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector102~1 , u0|sdram|Selector102~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[10] , u0|sdram|m_data[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|oe~_Duplicate_10 , u0|sdram|oe~_Duplicate_10, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~11 , u0|mm_interconnect_0|cmd_mux_007|src_payload~11, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~33 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~33, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[11] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[11] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[11]~36 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[11]~36, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_data[11] , u0|sdram|active_data[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[11]~_Duplicate_1 , u0|sdram|m_data[11]~_Duplicate_1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector101~0 , u0|sdram|Selector101~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector101~1 , u0|sdram|Selector101~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[11] , u0|sdram|m_data[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|oe~_Duplicate_11 , u0|sdram|oe~_Duplicate_11, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~12 , u0|mm_interconnect_0|cmd_mux_007|src_payload~12, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~34 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~34, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[12] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[12]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[12]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[12] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[12]~37 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[12]~37, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_data[12] , u0|sdram|active_data[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[12]~_Duplicate_1 , u0|sdram|m_data[12]~_Duplicate_1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector100~0 , u0|sdram|Selector100~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector100~1 , u0|sdram|Selector100~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[12] , u0|sdram|m_data[12], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|oe~_Duplicate_12 , u0|sdram|oe~_Duplicate_12, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~13 , u0|mm_interconnect_0|cmd_mux_007|src_payload~13, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~35 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~35, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[13] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[13]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[13]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[13] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[13]~38 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[13]~38, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_data[13] , u0|sdram|active_data[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[13]~_Duplicate_1 , u0|sdram|m_data[13]~_Duplicate_1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector99~0 , u0|sdram|Selector99~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector99~1 , u0|sdram|Selector99~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[13] , u0|sdram|m_data[13], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|oe~_Duplicate_13 , u0|sdram|oe~_Duplicate_13, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~14 , u0|mm_interconnect_0|cmd_mux_007|src_payload~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~36 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~36, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[14] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[14]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[14]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[14] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[14]~39 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[14]~39, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_data[14] , u0|sdram|active_data[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[14]~_Duplicate_1 , u0|sdram|m_data[14]~_Duplicate_1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector98~0 , u0|sdram|Selector98~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector98~1 , u0|sdram|Selector98~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[14] , u0|sdram|m_data[14], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|oe~_Duplicate_14 , u0|sdram|oe~_Duplicate_14, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_payload~15 , u0|mm_interconnect_0|cmd_mux_007|src_payload~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~37 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~37, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[15] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[15] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[15]~40 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[15]~40, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_data[15] , u0|sdram|active_data[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[15]~_Duplicate_1 , u0|sdram|m_data[15]~_Duplicate_1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector97~0 , u0|sdram|Selector97~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector97~1 , u0|sdram|Selector97~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_data[15] , u0|sdram|m_data[15], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|oe~_Duplicate_15 , u0|sdram|oe~_Duplicate_15, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~14 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~14, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[18] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[18] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[18], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[18]~15 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[18]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[0] , u0|sdram|active_addr[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_addr[11] , u0|sdram|i_addr[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_addr[4]~0 , u0|sdram|m_addr[4]~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector94~0 , u0|sdram|Selector94~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector94~1 , u0|sdram|Selector94~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector89~0 , u0|sdram|Selector89~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector89~1 , u0|sdram|Selector89~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_addr[0] , u0|sdram|m_addr[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[38] , u0|mm_interconnect_0|cmd_mux_007|src_data[38], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~15 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~15, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[19] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[19] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[19], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[19]~16 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[19]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[1] , u0|sdram|active_addr[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector93~0 , u0|sdram|Selector93~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector93~1 , u0|sdram|Selector93~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_addr[1] , u0|sdram|m_addr[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[39] , u0|mm_interconnect_0|cmd_mux_007|src_data[39], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~16 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~16, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[20] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[20]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[20]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[20] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[20], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[20]~17 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[20]~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[2] , u0|sdram|active_addr[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector92~0 , u0|sdram|Selector92~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector92~1 , u0|sdram|Selector92~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_addr[2] , u0|sdram|m_addr[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[40] , u0|mm_interconnect_0|cmd_mux_007|src_data[40], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~17 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~17, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[21]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[21]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[21] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[21] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[21], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[21]~18 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[21]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[3] , u0|sdram|active_addr[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector91~0 , u0|sdram|Selector91~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector91~1 , u0|sdram|Selector91~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_addr[3] , u0|sdram|m_addr[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[41] , u0|mm_interconnect_0|cmd_mux_007|src_data[41], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~18 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~18, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[22]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[22]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[22] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[22] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[22], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[22]~19 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[22]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[4] , u0|sdram|active_addr[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector90~0 , u0|sdram|Selector90~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector90~1 , u0|sdram|Selector90~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_addr[4] , u0|sdram|m_addr[4], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector89~3 , u0|sdram|Selector89~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_addr[5]~_Duplicate_1 , u0|sdram|m_addr[5]~_Duplicate_1, bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[42] , u0|mm_interconnect_0|cmd_mux_007|src_data[42], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~19 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~19, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[23]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[23]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[23] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[23] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[23], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[23]~20 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[23]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[5] , u0|sdram|active_addr[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector89~2 , u0|sdram|Selector89~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector89~4 , u0|sdram|Selector89~4, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_addr[5] , u0|sdram|m_addr[5], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[43] , u0|mm_interconnect_0|cmd_mux_007|src_data[43], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~20 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~20, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[24] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[24], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[24]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[24]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[24] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[24], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[24]~21 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[24]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[6] , u0|sdram|active_addr[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector88~0 , u0|sdram|Selector88~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector88~1 , u0|sdram|Selector88~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_addr[6] , u0|sdram|m_addr[6], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[44] , u0|mm_interconnect_0|cmd_mux_007|src_data[44], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~21 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~21, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[25] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[25], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[25]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[25]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[25] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[25], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[25]~22 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[25]~22, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_addr[7] , u0|sdram|active_addr[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector87~0 , u0|sdram|Selector87~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector87~1 , u0|sdram|Selector87~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_addr[7] , u0|sdram|m_addr[7], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector86~2 , u0|sdram|Selector86~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector86~3 , u0|sdram|Selector86~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_addr[8] , u0|sdram|m_addr[8], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector85~2 , u0|sdram|Selector85~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector85~3 , u0|sdram|Selector85~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_addr[9] , u0|sdram|m_addr[9], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector84~2 , u0|sdram|Selector84~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector84~3 , u0|sdram|Selector84~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_addr[10] , u0|sdram|m_addr[10], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector83~2 , u0|sdram|Selector83~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector83~3 , u0|sdram|Selector83~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_addr[11] , u0|sdram|m_addr[11], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector96~0 , u0|sdram|Selector96~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|WideOr16~0 , u0|sdram|WideOr16~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_bank[0] , u0|sdram|m_bank[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector95~0 , u0|sdram|Selector95~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_bank[1] , u0|sdram|m_bank[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_cmd[1] , u0|sdram|m_cmd[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector19~2 , u0|sdram|Selector19~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector19~1 , u0|sdram|Selector19~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector0~0 , u0|sdram|Selector0~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|i_cmd[3] , u0|sdram|i_cmd[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector19~0 , u0|sdram|Selector19~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector19~3 , u0|sdram|Selector19~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_cmd[3] , u0|sdram|m_cmd[3], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|comb~0 , u0|sdram|comb~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|comb~1 , u0|sdram|comb~1, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[16]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[16]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[16] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[16] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[16], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[16]~23 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[16]~23, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_dqm[0] , u0|sdram|active_dqm[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector114~0 , u0|sdram|Selector114~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_dqm[0] , u0|sdram|m_dqm[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|comb~2 , u0|sdram|comb~2, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|comb~3 , u0|sdram|comb~3, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[17]~feeder , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[17]~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[17] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_1[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[17] , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|entry_0[17], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[17]~24 , u0|sdram|the_nios2_bemicro_system_sdram_input_efifo_module|rd_data[17]~24, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|active_dqm[1] , u0|sdram|active_dqm[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|Selector113~0 , u0|sdram|Selector113~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_dqm[1] , u0|sdram|m_dqm[1], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_cmd[2] , u0|sdram|m_cmd[2], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram|m_cmd[0] , u0|sdram|m_cmd[0], bemicro_m10_nios2_top, 1
instance = comp, \u0|sdram_pll|sd1|wire_pll7_clk[1]~clkctrl , u0|sdram_pll|sd1|wire_pll7_clk[1]~clkctrl, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|stateZero~feeder , u0|spi_accelerometer|stateZero~feeder, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|stateZero , u0|spi_accelerometer|stateZero, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_accelerometer|SS_n~0 , u0|spi_accelerometer|SS_n~0, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|stateZero , u0|spi_dac|stateZero, bemicro_m10_nios2_top, 1
instance = comp, \u0|spi_dac|SS_n~0 , u0|spi_dac|SS_n~0, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, bemicro_m10_nios2_top, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, bemicro_m10_nios2_top, 1
instance = comp, \USER_CLK~input , USER_CLK~input, bemicro_m10_nios2_top, 1
instance = comp, \ADXL362_INT1~input , ADXL362_INT1~input, bemicro_m10_nios2_top, 1
instance = comp, \ADXL362_INT2~input , ADXL362_INT2~input, bemicro_m10_nios2_top, 1
instance = comp, \SFLASH_DATA~input , SFLASH_DATA~input, bemicro_m10_nios2_top, 1
