
test_5_LED_blink_with_tim_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007354  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  08007508  08007508  00017508  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078bc  080078bc  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  080078bc  080078bc  000178bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080078c4  080078c4  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078c4  080078c4  000178c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080078c8  080078c8  000178c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080078cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d4  2**0
                  CONTENTS
 10 .bss          00000920  200001d4  200001d4  000201d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000af4  20000af4  000201d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001397a  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000253a  00000000  00000000  00033bc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001158  00000000  00000000  00036100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000d8f  00000000  00000000  00037258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00025cb0  00000000  00000000  00037fe7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00012e2f  00000000  00000000  0005dc97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e4c54  00000000  00000000  00070ac6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005b14  00000000  00000000  0015571c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007c  00000000  00000000  0015b230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080074ec 	.word	0x080074ec

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	080074ec 	.word	0x080074ec

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b970 	b.w	8000ec0 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9e08      	ldr	r6, [sp, #32]
 8000bfe:	460d      	mov	r5, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	460f      	mov	r7, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4694      	mov	ip, r2
 8000c0c:	d965      	bls.n	8000cda <__udivmoddi4+0xe2>
 8000c0e:	fab2 f382 	clz	r3, r2
 8000c12:	b143      	cbz	r3, 8000c26 <__udivmoddi4+0x2e>
 8000c14:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c18:	f1c3 0220 	rsb	r2, r3, #32
 8000c1c:	409f      	lsls	r7, r3
 8000c1e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c22:	4317      	orrs	r7, r2
 8000c24:	409c      	lsls	r4, r3
 8000c26:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c2a:	fa1f f58c 	uxth.w	r5, ip
 8000c2e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c32:	0c22      	lsrs	r2, r4, #16
 8000c34:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c38:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c3c:	fb01 f005 	mul.w	r0, r1, r5
 8000c40:	4290      	cmp	r0, r2
 8000c42:	d90a      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c44:	eb1c 0202 	adds.w	r2, ip, r2
 8000c48:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c4c:	f080 811c 	bcs.w	8000e88 <__udivmoddi4+0x290>
 8000c50:	4290      	cmp	r0, r2
 8000c52:	f240 8119 	bls.w	8000e88 <__udivmoddi4+0x290>
 8000c56:	3902      	subs	r1, #2
 8000c58:	4462      	add	r2, ip
 8000c5a:	1a12      	subs	r2, r2, r0
 8000c5c:	b2a4      	uxth	r4, r4
 8000c5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c66:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c6a:	fb00 f505 	mul.w	r5, r0, r5
 8000c6e:	42a5      	cmp	r5, r4
 8000c70:	d90a      	bls.n	8000c88 <__udivmoddi4+0x90>
 8000c72:	eb1c 0404 	adds.w	r4, ip, r4
 8000c76:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c7a:	f080 8107 	bcs.w	8000e8c <__udivmoddi4+0x294>
 8000c7e:	42a5      	cmp	r5, r4
 8000c80:	f240 8104 	bls.w	8000e8c <__udivmoddi4+0x294>
 8000c84:	4464      	add	r4, ip
 8000c86:	3802      	subs	r0, #2
 8000c88:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8c:	1b64      	subs	r4, r4, r5
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11e      	cbz	r6, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40dc      	lsrs	r4, r3
 8000c94:	2300      	movs	r3, #0
 8000c96:	e9c6 4300 	strd	r4, r3, [r6]
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d908      	bls.n	8000cb4 <__udivmoddi4+0xbc>
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	f000 80ed 	beq.w	8000e82 <__udivmoddi4+0x28a>
 8000ca8:	2100      	movs	r1, #0
 8000caa:	e9c6 0500 	strd	r0, r5, [r6]
 8000cae:	4608      	mov	r0, r1
 8000cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb4:	fab3 f183 	clz	r1, r3
 8000cb8:	2900      	cmp	r1, #0
 8000cba:	d149      	bne.n	8000d50 <__udivmoddi4+0x158>
 8000cbc:	42ab      	cmp	r3, r5
 8000cbe:	d302      	bcc.n	8000cc6 <__udivmoddi4+0xce>
 8000cc0:	4282      	cmp	r2, r0
 8000cc2:	f200 80f8 	bhi.w	8000eb6 <__udivmoddi4+0x2be>
 8000cc6:	1a84      	subs	r4, r0, r2
 8000cc8:	eb65 0203 	sbc.w	r2, r5, r3
 8000ccc:	2001      	movs	r0, #1
 8000cce:	4617      	mov	r7, r2
 8000cd0:	2e00      	cmp	r6, #0
 8000cd2:	d0e2      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cd4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cd8:	e7df      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cda:	b902      	cbnz	r2, 8000cde <__udivmoddi4+0xe6>
 8000cdc:	deff      	udf	#255	; 0xff
 8000cde:	fab2 f382 	clz	r3, r2
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	f040 8090 	bne.w	8000e08 <__udivmoddi4+0x210>
 8000ce8:	1a8a      	subs	r2, r1, r2
 8000cea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cee:	fa1f fe8c 	uxth.w	lr, ip
 8000cf2:	2101      	movs	r1, #1
 8000cf4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cf8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cfc:	0c22      	lsrs	r2, r4, #16
 8000cfe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d02:	fb0e f005 	mul.w	r0, lr, r5
 8000d06:	4290      	cmp	r0, r2
 8000d08:	d908      	bls.n	8000d1c <__udivmoddi4+0x124>
 8000d0a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d0e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x122>
 8000d14:	4290      	cmp	r0, r2
 8000d16:	f200 80cb 	bhi.w	8000eb0 <__udivmoddi4+0x2b8>
 8000d1a:	4645      	mov	r5, r8
 8000d1c:	1a12      	subs	r2, r2, r0
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d24:	fb07 2210 	mls	r2, r7, r0, r2
 8000d28:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d2c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d30:	45a6      	cmp	lr, r4
 8000d32:	d908      	bls.n	8000d46 <__udivmoddi4+0x14e>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x14c>
 8000d3e:	45a6      	cmp	lr, r4
 8000d40:	f200 80bb 	bhi.w	8000eba <__udivmoddi4+0x2c2>
 8000d44:	4610      	mov	r0, r2
 8000d46:	eba4 040e 	sub.w	r4, r4, lr
 8000d4a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d4e:	e79f      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d50:	f1c1 0720 	rsb	r7, r1, #32
 8000d54:	408b      	lsls	r3, r1
 8000d56:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d5a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d5e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d62:	fa20 f307 	lsr.w	r3, r0, r7
 8000d66:	40fd      	lsrs	r5, r7
 8000d68:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d6c:	4323      	orrs	r3, r4
 8000d6e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d72:	fa1f fe8c 	uxth.w	lr, ip
 8000d76:	fb09 5518 	mls	r5, r9, r8, r5
 8000d7a:	0c1c      	lsrs	r4, r3, #16
 8000d7c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d80:	fb08 f50e 	mul.w	r5, r8, lr
 8000d84:	42a5      	cmp	r5, r4
 8000d86:	fa02 f201 	lsl.w	r2, r2, r1
 8000d8a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d8e:	d90b      	bls.n	8000da8 <__udivmoddi4+0x1b0>
 8000d90:	eb1c 0404 	adds.w	r4, ip, r4
 8000d94:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d98:	f080 8088 	bcs.w	8000eac <__udivmoddi4+0x2b4>
 8000d9c:	42a5      	cmp	r5, r4
 8000d9e:	f240 8085 	bls.w	8000eac <__udivmoddi4+0x2b4>
 8000da2:	f1a8 0802 	sub.w	r8, r8, #2
 8000da6:	4464      	add	r4, ip
 8000da8:	1b64      	subs	r4, r4, r5
 8000daa:	b29d      	uxth	r5, r3
 8000dac:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db0:	fb09 4413 	mls	r4, r9, r3, r4
 8000db4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000db8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dbc:	45a6      	cmp	lr, r4
 8000dbe:	d908      	bls.n	8000dd2 <__udivmoddi4+0x1da>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000dc8:	d26c      	bcs.n	8000ea4 <__udivmoddi4+0x2ac>
 8000dca:	45a6      	cmp	lr, r4
 8000dcc:	d96a      	bls.n	8000ea4 <__udivmoddi4+0x2ac>
 8000dce:	3b02      	subs	r3, #2
 8000dd0:	4464      	add	r4, ip
 8000dd2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dd6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dda:	eba4 040e 	sub.w	r4, r4, lr
 8000dde:	42ac      	cmp	r4, r5
 8000de0:	46c8      	mov	r8, r9
 8000de2:	46ae      	mov	lr, r5
 8000de4:	d356      	bcc.n	8000e94 <__udivmoddi4+0x29c>
 8000de6:	d053      	beq.n	8000e90 <__udivmoddi4+0x298>
 8000de8:	b156      	cbz	r6, 8000e00 <__udivmoddi4+0x208>
 8000dea:	ebb0 0208 	subs.w	r2, r0, r8
 8000dee:	eb64 040e 	sbc.w	r4, r4, lr
 8000df2:	fa04 f707 	lsl.w	r7, r4, r7
 8000df6:	40ca      	lsrs	r2, r1
 8000df8:	40cc      	lsrs	r4, r1
 8000dfa:	4317      	orrs	r7, r2
 8000dfc:	e9c6 7400 	strd	r7, r4, [r6]
 8000e00:	4618      	mov	r0, r3
 8000e02:	2100      	movs	r1, #0
 8000e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e08:	f1c3 0120 	rsb	r1, r3, #32
 8000e0c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e10:	fa20 f201 	lsr.w	r2, r0, r1
 8000e14:	fa25 f101 	lsr.w	r1, r5, r1
 8000e18:	409d      	lsls	r5, r3
 8000e1a:	432a      	orrs	r2, r5
 8000e1c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e20:	fa1f fe8c 	uxth.w	lr, ip
 8000e24:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e28:	fb07 1510 	mls	r5, r7, r0, r1
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e32:	fb00 f50e 	mul.w	r5, r0, lr
 8000e36:	428d      	cmp	r5, r1
 8000e38:	fa04 f403 	lsl.w	r4, r4, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x258>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e46:	d22f      	bcs.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e48:	428d      	cmp	r5, r1
 8000e4a:	d92d      	bls.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e4c:	3802      	subs	r0, #2
 8000e4e:	4461      	add	r1, ip
 8000e50:	1b49      	subs	r1, r1, r5
 8000e52:	b292      	uxth	r2, r2
 8000e54:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e58:	fb07 1115 	mls	r1, r7, r5, r1
 8000e5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e60:	fb05 f10e 	mul.w	r1, r5, lr
 8000e64:	4291      	cmp	r1, r2
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x282>
 8000e68:	eb1c 0202 	adds.w	r2, ip, r2
 8000e6c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e70:	d216      	bcs.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e72:	4291      	cmp	r1, r2
 8000e74:	d914      	bls.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e76:	3d02      	subs	r5, #2
 8000e78:	4462      	add	r2, ip
 8000e7a:	1a52      	subs	r2, r2, r1
 8000e7c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e80:	e738      	b.n	8000cf4 <__udivmoddi4+0xfc>
 8000e82:	4631      	mov	r1, r6
 8000e84:	4630      	mov	r0, r6
 8000e86:	e708      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000e88:	4639      	mov	r1, r7
 8000e8a:	e6e6      	b.n	8000c5a <__udivmoddi4+0x62>
 8000e8c:	4610      	mov	r0, r2
 8000e8e:	e6fb      	b.n	8000c88 <__udivmoddi4+0x90>
 8000e90:	4548      	cmp	r0, r9
 8000e92:	d2a9      	bcs.n	8000de8 <__udivmoddi4+0x1f0>
 8000e94:	ebb9 0802 	subs.w	r8, r9, r2
 8000e98:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e9c:	3b01      	subs	r3, #1
 8000e9e:	e7a3      	b.n	8000de8 <__udivmoddi4+0x1f0>
 8000ea0:	4645      	mov	r5, r8
 8000ea2:	e7ea      	b.n	8000e7a <__udivmoddi4+0x282>
 8000ea4:	462b      	mov	r3, r5
 8000ea6:	e794      	b.n	8000dd2 <__udivmoddi4+0x1da>
 8000ea8:	4640      	mov	r0, r8
 8000eaa:	e7d1      	b.n	8000e50 <__udivmoddi4+0x258>
 8000eac:	46d0      	mov	r8, sl
 8000eae:	e77b      	b.n	8000da8 <__udivmoddi4+0x1b0>
 8000eb0:	3d02      	subs	r5, #2
 8000eb2:	4462      	add	r2, ip
 8000eb4:	e732      	b.n	8000d1c <__udivmoddi4+0x124>
 8000eb6:	4608      	mov	r0, r1
 8000eb8:	e70a      	b.n	8000cd0 <__udivmoddi4+0xd8>
 8000eba:	4464      	add	r4, ip
 8000ebc:	3802      	subs	r0, #2
 8000ebe:	e742      	b.n	8000d46 <__udivmoddi4+0x14e>

08000ec0 <__aeabi_idiv0>:
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop

08000ec4 <__io_putchar>:
static void MX_ETH_Init(void);
static void MX_USART3_UART_Init(void);
static void MX_USB_OTG_FS_PCD_Init(void);
static void MX_TIM1_Init(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int ch){
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, &ch, 1, 1000);
 8000ecc:	1d39      	adds	r1, r7, #4
 8000ece:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	4803      	ldr	r0, [pc, #12]	; (8000ee4 <__io_putchar+0x20>)
 8000ed6:	f002 ff37 	bl	8003d48 <HAL_UART_Transmit>
    return ch;
 8000eda:	687b      	ldr	r3, [r7, #4]
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	20000460 	.word	0x20000460

08000ee8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eec:	f000 fdec 	bl	8001ac8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ef0:	f000 f876 	bl	8000fe0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef4:	f000 f9d4 	bl	80012a0 <MX_GPIO_Init>
  MX_ETH_Init();
 8000ef8:	f000 f8dc 	bl	80010b4 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000efc:	f000 f978 	bl	80011f0 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000f00:	f000 f9a0 	bl	8001244 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM1_Init();
 8000f04:	f000 f924 	bl	8001150 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8000f08:	2201      	movs	r2, #1
 8000f0a:	2101      	movs	r1, #1
 8000f0c:	4828      	ldr	r0, [pc, #160]	; (8000fb0 <main+0xc8>)
 8000f0e:	f001 fc57 	bl	80027c0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000f12:	2201      	movs	r2, #1
 8000f14:	2180      	movs	r1, #128	; 0x80
 8000f16:	4826      	ldr	r0, [pc, #152]	; (8000fb0 <main+0xc8>)
 8000f18:	f001 fc52 	bl	80027c0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f22:	4823      	ldr	r0, [pc, #140]	; (8000fb0 <main+0xc8>)
 8000f24:	f001 fc4c 	bl	80027c0 <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start_IT(&htim1);
 8000f28:	4822      	ldr	r0, [pc, #136]	; (8000fb4 <main+0xcc>)
 8000f2a:	f002 fa97 	bl	800345c <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		if (is_10ms) {
 8000f2e:	4b22      	ldr	r3, [pc, #136]	; (8000fb8 <main+0xd0>)
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d005      	beq.n	8000f42 <main+0x5a>
			printf("10ms\r\n");
 8000f36:	4821      	ldr	r0, [pc, #132]	; (8000fbc <main+0xd4>)
 8000f38:	f004 fb3e 	bl	80055b8 <puts>
			is_10ms = false;
 8000f3c:	4b1e      	ldr	r3, [pc, #120]	; (8000fb8 <main+0xd0>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	701a      	strb	r2, [r3, #0]
		}
		if (is_20ms) {
 8000f42:	4b1f      	ldr	r3, [pc, #124]	; (8000fc0 <main+0xd8>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d005      	beq.n	8000f56 <main+0x6e>
			printf("20ms\r\n");
 8000f4a:	481e      	ldr	r0, [pc, #120]	; (8000fc4 <main+0xdc>)
 8000f4c:	f004 fb34 	bl	80055b8 <puts>
			is_20ms = false;
 8000f50:	4b1b      	ldr	r3, [pc, #108]	; (8000fc0 <main+0xd8>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	701a      	strb	r2, [r3, #0]
		}
		if (is_50ms) {
 8000f56:	4b1c      	ldr	r3, [pc, #112]	; (8000fc8 <main+0xe0>)
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d009      	beq.n	8000f72 <main+0x8a>
			printf("50ms\r\n");
 8000f5e:	481b      	ldr	r0, [pc, #108]	; (8000fcc <main+0xe4>)
 8000f60:	f004 fb2a 	bl	80055b8 <puts>
			is_50ms = false;
 8000f64:	4b18      	ldr	r3, [pc, #96]	; (8000fc8 <main+0xe0>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 8000f6a:	2101      	movs	r1, #1
 8000f6c:	4810      	ldr	r0, [pc, #64]	; (8000fb0 <main+0xc8>)
 8000f6e:	f001 fc40 	bl	80027f2 <HAL_GPIO_TogglePin>
		}
		if (is_100ms) {
 8000f72:	4b17      	ldr	r3, [pc, #92]	; (8000fd0 <main+0xe8>)
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d009      	beq.n	8000f8e <main+0xa6>
			printf("100ms\r\n");
 8000f7a:	4816      	ldr	r0, [pc, #88]	; (8000fd4 <main+0xec>)
 8000f7c:	f004 fb1c 	bl	80055b8 <puts>
			is_100ms = false;
 8000f80:	4b13      	ldr	r3, [pc, #76]	; (8000fd0 <main+0xe8>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(GPIOB, LD2_Pin);
 8000f86:	2180      	movs	r1, #128	; 0x80
 8000f88:	4809      	ldr	r0, [pc, #36]	; (8000fb0 <main+0xc8>)
 8000f8a:	f001 fc32 	bl	80027f2 <HAL_GPIO_TogglePin>
		}
		if (is_250ms) {
 8000f8e:	4b12      	ldr	r3, [pc, #72]	; (8000fd8 <main+0xf0>)
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d0cb      	beq.n	8000f2e <main+0x46>
			printf("250ms\r\n");
 8000f96:	4811      	ldr	r0, [pc, #68]	; (8000fdc <main+0xf4>)
 8000f98:	f004 fb0e 	bl	80055b8 <puts>
			is_250ms = false;
 8000f9c:	4b0e      	ldr	r3, [pc, #56]	; (8000fd8 <main+0xf0>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 8000fa2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fa6:	4802      	ldr	r0, [pc, #8]	; (8000fb0 <main+0xc8>)
 8000fa8:	f001 fc23 	bl	80027f2 <HAL_GPIO_TogglePin>
		if (is_10ms) {
 8000fac:	e7bf      	b.n	8000f2e <main+0x46>
 8000fae:	bf00      	nop
 8000fb0:	40020400 	.word	0x40020400
 8000fb4:	20000418 	.word	0x20000418
 8000fb8:	20000990 	.word	0x20000990
 8000fbc:	08007508 	.word	0x08007508
 8000fc0:	20000991 	.word	0x20000991
 8000fc4:	08007510 	.word	0x08007510
 8000fc8:	20000992 	.word	0x20000992
 8000fcc:	08007518 	.word	0x08007518
 8000fd0:	20000993 	.word	0x20000993
 8000fd4:	08007520 	.word	0x08007520
 8000fd8:	20000994 	.word	0x20000994
 8000fdc:	08007528 	.word	0x08007528

08000fe0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b094      	sub	sp, #80	; 0x50
 8000fe4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fe6:	f107 0320 	add.w	r3, r7, #32
 8000fea:	2230      	movs	r2, #48	; 0x30
 8000fec:	2100      	movs	r1, #0
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f004 fbc2 	bl	8005778 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff4:	f107 030c 	add.w	r3, r7, #12
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
 8000ffc:	605a      	str	r2, [r3, #4]
 8000ffe:	609a      	str	r2, [r3, #8]
 8001000:	60da      	str	r2, [r3, #12]
 8001002:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001004:	2300      	movs	r3, #0
 8001006:	60bb      	str	r3, [r7, #8]
 8001008:	4b28      	ldr	r3, [pc, #160]	; (80010ac <SystemClock_Config+0xcc>)
 800100a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800100c:	4a27      	ldr	r2, [pc, #156]	; (80010ac <SystemClock_Config+0xcc>)
 800100e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001012:	6413      	str	r3, [r2, #64]	; 0x40
 8001014:	4b25      	ldr	r3, [pc, #148]	; (80010ac <SystemClock_Config+0xcc>)
 8001016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001018:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800101c:	60bb      	str	r3, [r7, #8]
 800101e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001020:	2300      	movs	r3, #0
 8001022:	607b      	str	r3, [r7, #4]
 8001024:	4b22      	ldr	r3, [pc, #136]	; (80010b0 <SystemClock_Config+0xd0>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a21      	ldr	r2, [pc, #132]	; (80010b0 <SystemClock_Config+0xd0>)
 800102a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800102e:	6013      	str	r3, [r2, #0]
 8001030:	4b1f      	ldr	r3, [pc, #124]	; (80010b0 <SystemClock_Config+0xd0>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001038:	607b      	str	r3, [r7, #4]
 800103a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800103c:	2301      	movs	r3, #1
 800103e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001040:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001044:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001046:	2302      	movs	r3, #2
 8001048:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800104a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800104e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001050:	2304      	movs	r3, #4
 8001052:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001054:	23a8      	movs	r3, #168	; 0xa8
 8001056:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001058:	2302      	movs	r3, #2
 800105a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800105c:	2307      	movs	r3, #7
 800105e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001060:	f107 0320 	add.w	r3, r7, #32
 8001064:	4618      	mov	r0, r3
 8001066:	f001 fd11 	bl	8002a8c <HAL_RCC_OscConfig>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001070:	f000 fa2e 	bl	80014d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001074:	230f      	movs	r3, #15
 8001076:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001078:	2302      	movs	r3, #2
 800107a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800107c:	2300      	movs	r3, #0
 800107e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001080:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001084:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001086:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800108a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800108c:	f107 030c 	add.w	r3, r7, #12
 8001090:	2105      	movs	r1, #5
 8001092:	4618      	mov	r0, r3
 8001094:	f001 ff72 	bl	8002f7c <HAL_RCC_ClockConfig>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800109e:	f000 fa17 	bl	80014d0 <Error_Handler>
  }
}
 80010a2:	bf00      	nop
 80010a4:	3750      	adds	r7, #80	; 0x50
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	40023800 	.word	0x40023800
 80010b0:	40007000 	.word	0x40007000

080010b4 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80010b8:	4b1f      	ldr	r3, [pc, #124]	; (8001138 <MX_ETH_Init+0x84>)
 80010ba:	4a20      	ldr	r2, [pc, #128]	; (800113c <MX_ETH_Init+0x88>)
 80010bc:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80010be:	4b20      	ldr	r3, [pc, #128]	; (8001140 <MX_ETH_Init+0x8c>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80010c4:	4b1e      	ldr	r3, [pc, #120]	; (8001140 <MX_ETH_Init+0x8c>)
 80010c6:	2280      	movs	r2, #128	; 0x80
 80010c8:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80010ca:	4b1d      	ldr	r3, [pc, #116]	; (8001140 <MX_ETH_Init+0x8c>)
 80010cc:	22e1      	movs	r2, #225	; 0xe1
 80010ce:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80010d0:	4b1b      	ldr	r3, [pc, #108]	; (8001140 <MX_ETH_Init+0x8c>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80010d6:	4b1a      	ldr	r3, [pc, #104]	; (8001140 <MX_ETH_Init+0x8c>)
 80010d8:	2200      	movs	r2, #0
 80010da:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80010dc:	4b18      	ldr	r3, [pc, #96]	; (8001140 <MX_ETH_Init+0x8c>)
 80010de:	2200      	movs	r2, #0
 80010e0:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80010e2:	4b15      	ldr	r3, [pc, #84]	; (8001138 <MX_ETH_Init+0x84>)
 80010e4:	4a16      	ldr	r2, [pc, #88]	; (8001140 <MX_ETH_Init+0x8c>)
 80010e6:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80010e8:	4b13      	ldr	r3, [pc, #76]	; (8001138 <MX_ETH_Init+0x84>)
 80010ea:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80010ee:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80010f0:	4b11      	ldr	r3, [pc, #68]	; (8001138 <MX_ETH_Init+0x84>)
 80010f2:	4a14      	ldr	r2, [pc, #80]	; (8001144 <MX_ETH_Init+0x90>)
 80010f4:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80010f6:	4b10      	ldr	r3, [pc, #64]	; (8001138 <MX_ETH_Init+0x84>)
 80010f8:	4a13      	ldr	r2, [pc, #76]	; (8001148 <MX_ETH_Init+0x94>)
 80010fa:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80010fc:	4b0e      	ldr	r3, [pc, #56]	; (8001138 <MX_ETH_Init+0x84>)
 80010fe:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001102:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001104:	480c      	ldr	r0, [pc, #48]	; (8001138 <MX_ETH_Init+0x84>)
 8001106:	f000 fe87 	bl	8001e18 <HAL_ETH_Init>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001110:	f000 f9de 	bl	80014d0 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001114:	2238      	movs	r2, #56	; 0x38
 8001116:	2100      	movs	r1, #0
 8001118:	480c      	ldr	r0, [pc, #48]	; (800114c <MX_ETH_Init+0x98>)
 800111a:	f004 fb2d 	bl	8005778 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800111e:	4b0b      	ldr	r3, [pc, #44]	; (800114c <MX_ETH_Init+0x98>)
 8001120:	2221      	movs	r2, #33	; 0x21
 8001122:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001124:	4b09      	ldr	r3, [pc, #36]	; (800114c <MX_ETH_Init+0x98>)
 8001126:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800112a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800112c:	4b07      	ldr	r3, [pc, #28]	; (800114c <MX_ETH_Init+0x98>)
 800112e:	2200      	movs	r2, #0
 8001130:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001132:	bf00      	nop
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20000368 	.word	0x20000368
 800113c:	40028000 	.word	0x40028000
 8001140:	20000998 	.word	0x20000998
 8001144:	200002c8 	.word	0x200002c8
 8001148:	20000228 	.word	0x20000228
 800114c:	200001f0 	.word	0x200001f0

08001150 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b086      	sub	sp, #24
 8001154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001156:	f107 0308 	add.w	r3, r7, #8
 800115a:	2200      	movs	r2, #0
 800115c:	601a      	str	r2, [r3, #0]
 800115e:	605a      	str	r2, [r3, #4]
 8001160:	609a      	str	r2, [r3, #8]
 8001162:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001164:	463b      	mov	r3, r7
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800116c:	4b1e      	ldr	r3, [pc, #120]	; (80011e8 <MX_TIM1_Init+0x98>)
 800116e:	4a1f      	ldr	r2, [pc, #124]	; (80011ec <MX_TIM1_Init+0x9c>)
 8001170:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8400-1;
 8001172:	4b1d      	ldr	r3, [pc, #116]	; (80011e8 <MX_TIM1_Init+0x98>)
 8001174:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8001178:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800117a:	4b1b      	ldr	r3, [pc, #108]	; (80011e8 <MX_TIM1_Init+0x98>)
 800117c:	2200      	movs	r2, #0
 800117e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8001180:	4b19      	ldr	r3, [pc, #100]	; (80011e8 <MX_TIM1_Init+0x98>)
 8001182:	2263      	movs	r2, #99	; 0x63
 8001184:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001186:	4b18      	ldr	r3, [pc, #96]	; (80011e8 <MX_TIM1_Init+0x98>)
 8001188:	2200      	movs	r2, #0
 800118a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800118c:	4b16      	ldr	r3, [pc, #88]	; (80011e8 <MX_TIM1_Init+0x98>)
 800118e:	2200      	movs	r2, #0
 8001190:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001192:	4b15      	ldr	r3, [pc, #84]	; (80011e8 <MX_TIM1_Init+0x98>)
 8001194:	2200      	movs	r2, #0
 8001196:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001198:	4813      	ldr	r0, [pc, #76]	; (80011e8 <MX_TIM1_Init+0x98>)
 800119a:	f002 f90f 	bl	80033bc <HAL_TIM_Base_Init>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80011a4:	f000 f994 	bl	80014d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011ac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80011ae:	f107 0308 	add.w	r3, r7, #8
 80011b2:	4619      	mov	r1, r3
 80011b4:	480c      	ldr	r0, [pc, #48]	; (80011e8 <MX_TIM1_Init+0x98>)
 80011b6:	f002 fab1 	bl	800371c <HAL_TIM_ConfigClockSource>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80011c0:	f000 f986 	bl	80014d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011c4:	2300      	movs	r3, #0
 80011c6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011c8:	2300      	movs	r3, #0
 80011ca:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011cc:	463b      	mov	r3, r7
 80011ce:	4619      	mov	r1, r3
 80011d0:	4805      	ldr	r0, [pc, #20]	; (80011e8 <MX_TIM1_Init+0x98>)
 80011d2:	f002 fcd9 	bl	8003b88 <HAL_TIMEx_MasterConfigSynchronization>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80011dc:	f000 f978 	bl	80014d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80011e0:	bf00      	nop
 80011e2:	3718      	adds	r7, #24
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	20000418 	.word	0x20000418
 80011ec:	40010000 	.word	0x40010000

080011f0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80011f4:	4b11      	ldr	r3, [pc, #68]	; (800123c <MX_USART3_UART_Init+0x4c>)
 80011f6:	4a12      	ldr	r2, [pc, #72]	; (8001240 <MX_USART3_UART_Init+0x50>)
 80011f8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80011fa:	4b10      	ldr	r3, [pc, #64]	; (800123c <MX_USART3_UART_Init+0x4c>)
 80011fc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001200:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001202:	4b0e      	ldr	r3, [pc, #56]	; (800123c <MX_USART3_UART_Init+0x4c>)
 8001204:	2200      	movs	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001208:	4b0c      	ldr	r3, [pc, #48]	; (800123c <MX_USART3_UART_Init+0x4c>)
 800120a:	2200      	movs	r2, #0
 800120c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800120e:	4b0b      	ldr	r3, [pc, #44]	; (800123c <MX_USART3_UART_Init+0x4c>)
 8001210:	2200      	movs	r2, #0
 8001212:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001214:	4b09      	ldr	r3, [pc, #36]	; (800123c <MX_USART3_UART_Init+0x4c>)
 8001216:	220c      	movs	r2, #12
 8001218:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800121a:	4b08      	ldr	r3, [pc, #32]	; (800123c <MX_USART3_UART_Init+0x4c>)
 800121c:	2200      	movs	r2, #0
 800121e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001220:	4b06      	ldr	r3, [pc, #24]	; (800123c <MX_USART3_UART_Init+0x4c>)
 8001222:	2200      	movs	r2, #0
 8001224:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001226:	4805      	ldr	r0, [pc, #20]	; (800123c <MX_USART3_UART_Init+0x4c>)
 8001228:	f002 fd3e 	bl	8003ca8 <HAL_UART_Init>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001232:	f000 f94d 	bl	80014d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001236:	bf00      	nop
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	20000460 	.word	0x20000460
 8001240:	40004800 	.word	0x40004800

08001244 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001248:	4b14      	ldr	r3, [pc, #80]	; (800129c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800124a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800124e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001250:	4b12      	ldr	r3, [pc, #72]	; (800129c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001252:	2204      	movs	r2, #4
 8001254:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001256:	4b11      	ldr	r3, [pc, #68]	; (800129c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001258:	2202      	movs	r2, #2
 800125a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800125c:	4b0f      	ldr	r3, [pc, #60]	; (800129c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800125e:	2200      	movs	r2, #0
 8001260:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001262:	4b0e      	ldr	r3, [pc, #56]	; (800129c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001264:	2202      	movs	r2, #2
 8001266:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001268:	4b0c      	ldr	r3, [pc, #48]	; (800129c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800126a:	2201      	movs	r2, #1
 800126c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800126e:	4b0b      	ldr	r3, [pc, #44]	; (800129c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001270:	2200      	movs	r2, #0
 8001272:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001274:	4b09      	ldr	r3, [pc, #36]	; (800129c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001276:	2200      	movs	r2, #0
 8001278:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800127a:	4b08      	ldr	r3, [pc, #32]	; (800129c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800127c:	2201      	movs	r2, #1
 800127e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001280:	4b06      	ldr	r3, [pc, #24]	; (800129c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001282:	2200      	movs	r2, #0
 8001284:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001286:	4805      	ldr	r0, [pc, #20]	; (800129c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001288:	f001 faf1 	bl	800286e <HAL_PCD_Init>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001292:	f000 f91d 	bl	80014d0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	200004a8 	.word	0x200004a8

080012a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b08c      	sub	sp, #48	; 0x30
 80012a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a6:	f107 031c 	add.w	r3, r7, #28
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	605a      	str	r2, [r3, #4]
 80012b0:	609a      	str	r2, [r3, #8]
 80012b2:	60da      	str	r2, [r3, #12]
 80012b4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012b6:	2300      	movs	r3, #0
 80012b8:	61bb      	str	r3, [r7, #24]
 80012ba:	4b50      	ldr	r3, [pc, #320]	; (80013fc <MX_GPIO_Init+0x15c>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012be:	4a4f      	ldr	r2, [pc, #316]	; (80013fc <MX_GPIO_Init+0x15c>)
 80012c0:	f043 0304 	orr.w	r3, r3, #4
 80012c4:	6313      	str	r3, [r2, #48]	; 0x30
 80012c6:	4b4d      	ldr	r3, [pc, #308]	; (80013fc <MX_GPIO_Init+0x15c>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ca:	f003 0304 	and.w	r3, r3, #4
 80012ce:	61bb      	str	r3, [r7, #24]
 80012d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012d2:	2300      	movs	r3, #0
 80012d4:	617b      	str	r3, [r7, #20]
 80012d6:	4b49      	ldr	r3, [pc, #292]	; (80013fc <MX_GPIO_Init+0x15c>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012da:	4a48      	ldr	r2, [pc, #288]	; (80013fc <MX_GPIO_Init+0x15c>)
 80012dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012e0:	6313      	str	r3, [r2, #48]	; 0x30
 80012e2:	4b46      	ldr	r3, [pc, #280]	; (80013fc <MX_GPIO_Init+0x15c>)
 80012e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012ea:	617b      	str	r3, [r7, #20]
 80012ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ee:	2300      	movs	r3, #0
 80012f0:	613b      	str	r3, [r7, #16]
 80012f2:	4b42      	ldr	r3, [pc, #264]	; (80013fc <MX_GPIO_Init+0x15c>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f6:	4a41      	ldr	r2, [pc, #260]	; (80013fc <MX_GPIO_Init+0x15c>)
 80012f8:	f043 0301 	orr.w	r3, r3, #1
 80012fc:	6313      	str	r3, [r2, #48]	; 0x30
 80012fe:	4b3f      	ldr	r3, [pc, #252]	; (80013fc <MX_GPIO_Init+0x15c>)
 8001300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001302:	f003 0301 	and.w	r3, r3, #1
 8001306:	613b      	str	r3, [r7, #16]
 8001308:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	60fb      	str	r3, [r7, #12]
 800130e:	4b3b      	ldr	r3, [pc, #236]	; (80013fc <MX_GPIO_Init+0x15c>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001312:	4a3a      	ldr	r2, [pc, #232]	; (80013fc <MX_GPIO_Init+0x15c>)
 8001314:	f043 0302 	orr.w	r3, r3, #2
 8001318:	6313      	str	r3, [r2, #48]	; 0x30
 800131a:	4b38      	ldr	r3, [pc, #224]	; (80013fc <MX_GPIO_Init+0x15c>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131e:	f003 0302 	and.w	r3, r3, #2
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001326:	2300      	movs	r3, #0
 8001328:	60bb      	str	r3, [r7, #8]
 800132a:	4b34      	ldr	r3, [pc, #208]	; (80013fc <MX_GPIO_Init+0x15c>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132e:	4a33      	ldr	r2, [pc, #204]	; (80013fc <MX_GPIO_Init+0x15c>)
 8001330:	f043 0308 	orr.w	r3, r3, #8
 8001334:	6313      	str	r3, [r2, #48]	; 0x30
 8001336:	4b31      	ldr	r3, [pc, #196]	; (80013fc <MX_GPIO_Init+0x15c>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133a:	f003 0308 	and.w	r3, r3, #8
 800133e:	60bb      	str	r3, [r7, #8]
 8001340:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001342:	2300      	movs	r3, #0
 8001344:	607b      	str	r3, [r7, #4]
 8001346:	4b2d      	ldr	r3, [pc, #180]	; (80013fc <MX_GPIO_Init+0x15c>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134a:	4a2c      	ldr	r2, [pc, #176]	; (80013fc <MX_GPIO_Init+0x15c>)
 800134c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001350:	6313      	str	r3, [r2, #48]	; 0x30
 8001352:	4b2a      	ldr	r3, [pc, #168]	; (80013fc <MX_GPIO_Init+0x15c>)
 8001354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001356:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800135a:	607b      	str	r3, [r7, #4]
 800135c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800135e:	2200      	movs	r2, #0
 8001360:	f244 0181 	movw	r1, #16513	; 0x4081
 8001364:	4826      	ldr	r0, [pc, #152]	; (8001400 <MX_GPIO_Init+0x160>)
 8001366:	f001 fa2b 	bl	80027c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800136a:	2200      	movs	r2, #0
 800136c:	2140      	movs	r1, #64	; 0x40
 800136e:	4825      	ldr	r0, [pc, #148]	; (8001404 <MX_GPIO_Init+0x164>)
 8001370:	f001 fa26 	bl	80027c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001374:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001378:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800137a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800137e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001380:	2300      	movs	r3, #0
 8001382:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001384:	f107 031c 	add.w	r3, r7, #28
 8001388:	4619      	mov	r1, r3
 800138a:	481f      	ldr	r0, [pc, #124]	; (8001408 <MX_GPIO_Init+0x168>)
 800138c:	f001 f86c 	bl	8002468 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001390:	f244 0381 	movw	r3, #16513	; 0x4081
 8001394:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001396:	2301      	movs	r3, #1
 8001398:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139a:	2300      	movs	r3, #0
 800139c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139e:	2300      	movs	r3, #0
 80013a0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a2:	f107 031c 	add.w	r3, r7, #28
 80013a6:	4619      	mov	r1, r3
 80013a8:	4815      	ldr	r0, [pc, #84]	; (8001400 <MX_GPIO_Init+0x160>)
 80013aa:	f001 f85d 	bl	8002468 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80013ae:	2340      	movs	r3, #64	; 0x40
 80013b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b2:	2301      	movs	r3, #1
 80013b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b6:	2300      	movs	r3, #0
 80013b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ba:	2300      	movs	r3, #0
 80013bc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80013be:	f107 031c 	add.w	r3, r7, #28
 80013c2:	4619      	mov	r1, r3
 80013c4:	480f      	ldr	r0, [pc, #60]	; (8001404 <MX_GPIO_Init+0x164>)
 80013c6:	f001 f84f 	bl	8002468 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80013ca:	2380      	movs	r3, #128	; 0x80
 80013cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013ce:	2300      	movs	r3, #0
 80013d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d2:	2300      	movs	r3, #0
 80013d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80013d6:	f107 031c 	add.w	r3, r7, #28
 80013da:	4619      	mov	r1, r3
 80013dc:	4809      	ldr	r0, [pc, #36]	; (8001404 <MX_GPIO_Init+0x164>)
 80013de:	f001 f843 	bl	8002468 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80013e2:	2200      	movs	r2, #0
 80013e4:	2100      	movs	r1, #0
 80013e6:	2028      	movs	r0, #40	; 0x28
 80013e8:	f000 fcdf 	bl	8001daa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80013ec:	2028      	movs	r0, #40	; 0x28
 80013ee:	f000 fcf8 	bl	8001de2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80013f2:	bf00      	nop
 80013f4:	3730      	adds	r7, #48	; 0x30
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40023800 	.word	0x40023800
 8001400:	40020400 	.word	0x40020400
 8001404:	40021800 	.word	0x40021800
 8001408:	40020800 	.word	0x40020800

0800140c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
	cnt++;
 8001414:	4b26      	ldr	r3, [pc, #152]	; (80014b0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	3301      	adds	r3, #1
 800141a:	4a25      	ldr	r2, [pc, #148]	; (80014b0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800141c:	6013      	str	r3, [r2, #0]
	is_10ms = true;
 800141e:	4b25      	ldr	r3, [pc, #148]	; (80014b4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001420:	2201      	movs	r2, #1
 8001422:	701a      	strb	r2, [r3, #0]
	if (cnt % 2 == 0)
 8001424:	4b22      	ldr	r3, [pc, #136]	; (80014b0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f003 0301 	and.w	r3, r3, #1
 800142c:	2b00      	cmp	r3, #0
 800142e:	d102      	bne.n	8001436 <HAL_TIM_PeriodElapsedCallback+0x2a>
	{
		is_20ms = true;
 8001430:	4b21      	ldr	r3, [pc, #132]	; (80014b8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001432:	2201      	movs	r2, #1
 8001434:	701a      	strb	r2, [r3, #0]
	}
	if (cnt % 5 == 0)
 8001436:	4b1e      	ldr	r3, [pc, #120]	; (80014b0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001438:	6819      	ldr	r1, [r3, #0]
 800143a:	4b20      	ldr	r3, [pc, #128]	; (80014bc <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800143c:	fb83 2301 	smull	r2, r3, r3, r1
 8001440:	105a      	asrs	r2, r3, #1
 8001442:	17cb      	asrs	r3, r1, #31
 8001444:	1ad2      	subs	r2, r2, r3
 8001446:	4613      	mov	r3, r2
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	4413      	add	r3, r2
 800144c:	1aca      	subs	r2, r1, r3
 800144e:	2a00      	cmp	r2, #0
 8001450:	d102      	bne.n	8001458 <HAL_TIM_PeriodElapsedCallback+0x4c>
	{
		is_50ms = true;
 8001452:	4b1b      	ldr	r3, [pc, #108]	; (80014c0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001454:	2201      	movs	r2, #1
 8001456:	701a      	strb	r2, [r3, #0]
	}
	if (cnt % 10 == 0)
 8001458:	4b15      	ldr	r3, [pc, #84]	; (80014b0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800145a:	6819      	ldr	r1, [r3, #0]
 800145c:	4b17      	ldr	r3, [pc, #92]	; (80014bc <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800145e:	fb83 2301 	smull	r2, r3, r3, r1
 8001462:	109a      	asrs	r2, r3, #2
 8001464:	17cb      	asrs	r3, r1, #31
 8001466:	1ad2      	subs	r2, r2, r3
 8001468:	4613      	mov	r3, r2
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	4413      	add	r3, r2
 800146e:	005b      	lsls	r3, r3, #1
 8001470:	1aca      	subs	r2, r1, r3
 8001472:	2a00      	cmp	r2, #0
 8001474:	d102      	bne.n	800147c <HAL_TIM_PeriodElapsedCallback+0x70>
	{
		is_100ms = true;
 8001476:	4b13      	ldr	r3, [pc, #76]	; (80014c4 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001478:	2201      	movs	r2, #1
 800147a:	701a      	strb	r2, [r3, #0]
	}
	if (cnt % 25 == 0)
 800147c:	4b0c      	ldr	r3, [pc, #48]	; (80014b0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800147e:	6819      	ldr	r1, [r3, #0]
 8001480:	4b11      	ldr	r3, [pc, #68]	; (80014c8 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001482:	fb83 2301 	smull	r2, r3, r3, r1
 8001486:	10da      	asrs	r2, r3, #3
 8001488:	17cb      	asrs	r3, r1, #31
 800148a:	1ad2      	subs	r2, r2, r3
 800148c:	4613      	mov	r3, r2
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	4413      	add	r3, r2
 8001492:	009a      	lsls	r2, r3, #2
 8001494:	4413      	add	r3, r2
 8001496:	1aca      	subs	r2, r1, r3
 8001498:	2a00      	cmp	r2, #0
 800149a:	d102      	bne.n	80014a2 <HAL_TIM_PeriodElapsedCallback+0x96>
	{
		is_250ms = true;
 800149c:	4b0b      	ldr	r3, [pc, #44]	; (80014cc <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800149e:	2201      	movs	r2, #1
 80014a0:	701a      	strb	r2, [r3, #0]
	}
}
 80014a2:	bf00      	nop
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	2000098c 	.word	0x2000098c
 80014b4:	20000990 	.word	0x20000990
 80014b8:	20000991 	.word	0x20000991
 80014bc:	66666667 	.word	0x66666667
 80014c0:	20000992 	.word	0x20000992
 80014c4:	20000993 	.word	0x20000993
 80014c8:	51eb851f 	.word	0x51eb851f
 80014cc:	20000994 	.word	0x20000994

080014d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014d4:	b672      	cpsid	i
}
 80014d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014d8:	e7fe      	b.n	80014d8 <Error_Handler+0x8>
	...

080014dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014e2:	2300      	movs	r3, #0
 80014e4:	607b      	str	r3, [r7, #4]
 80014e6:	4b10      	ldr	r3, [pc, #64]	; (8001528 <HAL_MspInit+0x4c>)
 80014e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014ea:	4a0f      	ldr	r2, [pc, #60]	; (8001528 <HAL_MspInit+0x4c>)
 80014ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014f0:	6453      	str	r3, [r2, #68]	; 0x44
 80014f2:	4b0d      	ldr	r3, [pc, #52]	; (8001528 <HAL_MspInit+0x4c>)
 80014f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014fa:	607b      	str	r3, [r7, #4]
 80014fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	603b      	str	r3, [r7, #0]
 8001502:	4b09      	ldr	r3, [pc, #36]	; (8001528 <HAL_MspInit+0x4c>)
 8001504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001506:	4a08      	ldr	r2, [pc, #32]	; (8001528 <HAL_MspInit+0x4c>)
 8001508:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800150c:	6413      	str	r3, [r2, #64]	; 0x40
 800150e:	4b06      	ldr	r3, [pc, #24]	; (8001528 <HAL_MspInit+0x4c>)
 8001510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001512:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001516:	603b      	str	r3, [r7, #0]
 8001518:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800151a:	bf00      	nop
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	40023800 	.word	0x40023800

0800152c <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b08e      	sub	sp, #56	; 0x38
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001534:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	60da      	str	r2, [r3, #12]
 8001542:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a55      	ldr	r2, [pc, #340]	; (80016a0 <HAL_ETH_MspInit+0x174>)
 800154a:	4293      	cmp	r3, r2
 800154c:	f040 80a4 	bne.w	8001698 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001550:	2300      	movs	r3, #0
 8001552:	623b      	str	r3, [r7, #32]
 8001554:	4b53      	ldr	r3, [pc, #332]	; (80016a4 <HAL_ETH_MspInit+0x178>)
 8001556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001558:	4a52      	ldr	r2, [pc, #328]	; (80016a4 <HAL_ETH_MspInit+0x178>)
 800155a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800155e:	6313      	str	r3, [r2, #48]	; 0x30
 8001560:	4b50      	ldr	r3, [pc, #320]	; (80016a4 <HAL_ETH_MspInit+0x178>)
 8001562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001564:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001568:	623b      	str	r3, [r7, #32]
 800156a:	6a3b      	ldr	r3, [r7, #32]
 800156c:	2300      	movs	r3, #0
 800156e:	61fb      	str	r3, [r7, #28]
 8001570:	4b4c      	ldr	r3, [pc, #304]	; (80016a4 <HAL_ETH_MspInit+0x178>)
 8001572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001574:	4a4b      	ldr	r2, [pc, #300]	; (80016a4 <HAL_ETH_MspInit+0x178>)
 8001576:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800157a:	6313      	str	r3, [r2, #48]	; 0x30
 800157c:	4b49      	ldr	r3, [pc, #292]	; (80016a4 <HAL_ETH_MspInit+0x178>)
 800157e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001580:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001584:	61fb      	str	r3, [r7, #28]
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	2300      	movs	r3, #0
 800158a:	61bb      	str	r3, [r7, #24]
 800158c:	4b45      	ldr	r3, [pc, #276]	; (80016a4 <HAL_ETH_MspInit+0x178>)
 800158e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001590:	4a44      	ldr	r2, [pc, #272]	; (80016a4 <HAL_ETH_MspInit+0x178>)
 8001592:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001596:	6313      	str	r3, [r2, #48]	; 0x30
 8001598:	4b42      	ldr	r3, [pc, #264]	; (80016a4 <HAL_ETH_MspInit+0x178>)
 800159a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80015a0:	61bb      	str	r3, [r7, #24]
 80015a2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015a4:	2300      	movs	r3, #0
 80015a6:	617b      	str	r3, [r7, #20]
 80015a8:	4b3e      	ldr	r3, [pc, #248]	; (80016a4 <HAL_ETH_MspInit+0x178>)
 80015aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ac:	4a3d      	ldr	r2, [pc, #244]	; (80016a4 <HAL_ETH_MspInit+0x178>)
 80015ae:	f043 0304 	orr.w	r3, r3, #4
 80015b2:	6313      	str	r3, [r2, #48]	; 0x30
 80015b4:	4b3b      	ldr	r3, [pc, #236]	; (80016a4 <HAL_ETH_MspInit+0x178>)
 80015b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b8:	f003 0304 	and.w	r3, r3, #4
 80015bc:	617b      	str	r3, [r7, #20]
 80015be:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c0:	2300      	movs	r3, #0
 80015c2:	613b      	str	r3, [r7, #16]
 80015c4:	4b37      	ldr	r3, [pc, #220]	; (80016a4 <HAL_ETH_MspInit+0x178>)
 80015c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c8:	4a36      	ldr	r2, [pc, #216]	; (80016a4 <HAL_ETH_MspInit+0x178>)
 80015ca:	f043 0301 	orr.w	r3, r3, #1
 80015ce:	6313      	str	r3, [r2, #48]	; 0x30
 80015d0:	4b34      	ldr	r3, [pc, #208]	; (80016a4 <HAL_ETH_MspInit+0x178>)
 80015d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d4:	f003 0301 	and.w	r3, r3, #1
 80015d8:	613b      	str	r3, [r7, #16]
 80015da:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015dc:	2300      	movs	r3, #0
 80015de:	60fb      	str	r3, [r7, #12]
 80015e0:	4b30      	ldr	r3, [pc, #192]	; (80016a4 <HAL_ETH_MspInit+0x178>)
 80015e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e4:	4a2f      	ldr	r2, [pc, #188]	; (80016a4 <HAL_ETH_MspInit+0x178>)
 80015e6:	f043 0302 	orr.w	r3, r3, #2
 80015ea:	6313      	str	r3, [r2, #48]	; 0x30
 80015ec:	4b2d      	ldr	r3, [pc, #180]	; (80016a4 <HAL_ETH_MspInit+0x178>)
 80015ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f0:	f003 0302 	and.w	r3, r3, #2
 80015f4:	60fb      	str	r3, [r7, #12]
 80015f6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80015f8:	2300      	movs	r3, #0
 80015fa:	60bb      	str	r3, [r7, #8]
 80015fc:	4b29      	ldr	r3, [pc, #164]	; (80016a4 <HAL_ETH_MspInit+0x178>)
 80015fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001600:	4a28      	ldr	r2, [pc, #160]	; (80016a4 <HAL_ETH_MspInit+0x178>)
 8001602:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001606:	6313      	str	r3, [r2, #48]	; 0x30
 8001608:	4b26      	ldr	r3, [pc, #152]	; (80016a4 <HAL_ETH_MspInit+0x178>)
 800160a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001610:	60bb      	str	r3, [r7, #8]
 8001612:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001614:	2332      	movs	r3, #50	; 0x32
 8001616:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001618:	2302      	movs	r3, #2
 800161a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161c:	2300      	movs	r3, #0
 800161e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001620:	2303      	movs	r3, #3
 8001622:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001624:	230b      	movs	r3, #11
 8001626:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001628:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800162c:	4619      	mov	r1, r3
 800162e:	481e      	ldr	r0, [pc, #120]	; (80016a8 <HAL_ETH_MspInit+0x17c>)
 8001630:	f000 ff1a 	bl	8002468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001634:	2386      	movs	r3, #134	; 0x86
 8001636:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001638:	2302      	movs	r3, #2
 800163a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163c:	2300      	movs	r3, #0
 800163e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001640:	2303      	movs	r3, #3
 8001642:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001644:	230b      	movs	r3, #11
 8001646:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001648:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800164c:	4619      	mov	r1, r3
 800164e:	4817      	ldr	r0, [pc, #92]	; (80016ac <HAL_ETH_MspInit+0x180>)
 8001650:	f000 ff0a 	bl	8002468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001654:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001658:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800165a:	2302      	movs	r3, #2
 800165c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165e:	2300      	movs	r3, #0
 8001660:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001662:	2303      	movs	r3, #3
 8001664:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001666:	230b      	movs	r3, #11
 8001668:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800166a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800166e:	4619      	mov	r1, r3
 8001670:	480f      	ldr	r0, [pc, #60]	; (80016b0 <HAL_ETH_MspInit+0x184>)
 8001672:	f000 fef9 	bl	8002468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001676:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800167a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800167c:	2302      	movs	r3, #2
 800167e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001680:	2300      	movs	r3, #0
 8001682:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001684:	2303      	movs	r3, #3
 8001686:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001688:	230b      	movs	r3, #11
 800168a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800168c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001690:	4619      	mov	r1, r3
 8001692:	4808      	ldr	r0, [pc, #32]	; (80016b4 <HAL_ETH_MspInit+0x188>)
 8001694:	f000 fee8 	bl	8002468 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001698:	bf00      	nop
 800169a:	3738      	adds	r7, #56	; 0x38
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	40028000 	.word	0x40028000
 80016a4:	40023800 	.word	0x40023800
 80016a8:	40020800 	.word	0x40020800
 80016ac:	40020000 	.word	0x40020000
 80016b0:	40020400 	.word	0x40020400
 80016b4:	40021800 	.word	0x40021800

080016b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a0e      	ldr	r2, [pc, #56]	; (8001700 <HAL_TIM_Base_MspInit+0x48>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d115      	bne.n	80016f6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016ca:	2300      	movs	r3, #0
 80016cc:	60fb      	str	r3, [r7, #12]
 80016ce:	4b0d      	ldr	r3, [pc, #52]	; (8001704 <HAL_TIM_Base_MspInit+0x4c>)
 80016d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016d2:	4a0c      	ldr	r2, [pc, #48]	; (8001704 <HAL_TIM_Base_MspInit+0x4c>)
 80016d4:	f043 0301 	orr.w	r3, r3, #1
 80016d8:	6453      	str	r3, [r2, #68]	; 0x44
 80016da:	4b0a      	ldr	r3, [pc, #40]	; (8001704 <HAL_TIM_Base_MspInit+0x4c>)
 80016dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	60fb      	str	r3, [r7, #12]
 80016e4:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80016e6:	2200      	movs	r2, #0
 80016e8:	2100      	movs	r1, #0
 80016ea:	2019      	movs	r0, #25
 80016ec:	f000 fb5d 	bl	8001daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80016f0:	2019      	movs	r0, #25
 80016f2:	f000 fb76 	bl	8001de2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80016f6:	bf00      	nop
 80016f8:	3710      	adds	r7, #16
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40010000 	.word	0x40010000
 8001704:	40023800 	.word	0x40023800

08001708 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b08a      	sub	sp, #40	; 0x28
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001710:	f107 0314 	add.w	r3, r7, #20
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	605a      	str	r2, [r3, #4]
 800171a:	609a      	str	r2, [r3, #8]
 800171c:	60da      	str	r2, [r3, #12]
 800171e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a19      	ldr	r2, [pc, #100]	; (800178c <HAL_UART_MspInit+0x84>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d12c      	bne.n	8001784 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800172a:	2300      	movs	r3, #0
 800172c:	613b      	str	r3, [r7, #16]
 800172e:	4b18      	ldr	r3, [pc, #96]	; (8001790 <HAL_UART_MspInit+0x88>)
 8001730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001732:	4a17      	ldr	r2, [pc, #92]	; (8001790 <HAL_UART_MspInit+0x88>)
 8001734:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001738:	6413      	str	r3, [r2, #64]	; 0x40
 800173a:	4b15      	ldr	r3, [pc, #84]	; (8001790 <HAL_UART_MspInit+0x88>)
 800173c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001742:	613b      	str	r3, [r7, #16]
 8001744:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001746:	2300      	movs	r3, #0
 8001748:	60fb      	str	r3, [r7, #12]
 800174a:	4b11      	ldr	r3, [pc, #68]	; (8001790 <HAL_UART_MspInit+0x88>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	4a10      	ldr	r2, [pc, #64]	; (8001790 <HAL_UART_MspInit+0x88>)
 8001750:	f043 0308 	orr.w	r3, r3, #8
 8001754:	6313      	str	r3, [r2, #48]	; 0x30
 8001756:	4b0e      	ldr	r3, [pc, #56]	; (8001790 <HAL_UART_MspInit+0x88>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175a:	f003 0308 	and.w	r3, r3, #8
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001762:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001766:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001768:	2302      	movs	r3, #2
 800176a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176c:	2300      	movs	r3, #0
 800176e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001770:	2303      	movs	r3, #3
 8001772:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001774:	2307      	movs	r3, #7
 8001776:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001778:	f107 0314 	add.w	r3, r7, #20
 800177c:	4619      	mov	r1, r3
 800177e:	4805      	ldr	r0, [pc, #20]	; (8001794 <HAL_UART_MspInit+0x8c>)
 8001780:	f000 fe72 	bl	8002468 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001784:	bf00      	nop
 8001786:	3728      	adds	r7, #40	; 0x28
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40004800 	.word	0x40004800
 8001790:	40023800 	.word	0x40023800
 8001794:	40020c00 	.word	0x40020c00

08001798 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b08a      	sub	sp, #40	; 0x28
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a0:	f107 0314 	add.w	r3, r7, #20
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	60da      	str	r2, [r3, #12]
 80017ae:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80017b8:	d13f      	bne.n	800183a <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ba:	2300      	movs	r3, #0
 80017bc:	613b      	str	r3, [r7, #16]
 80017be:	4b21      	ldr	r3, [pc, #132]	; (8001844 <HAL_PCD_MspInit+0xac>)
 80017c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c2:	4a20      	ldr	r2, [pc, #128]	; (8001844 <HAL_PCD_MspInit+0xac>)
 80017c4:	f043 0301 	orr.w	r3, r3, #1
 80017c8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ca:	4b1e      	ldr	r3, [pc, #120]	; (8001844 <HAL_PCD_MspInit+0xac>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ce:	f003 0301 	and.w	r3, r3, #1
 80017d2:	613b      	str	r3, [r7, #16]
 80017d4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80017d6:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80017da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017dc:	2302      	movs	r3, #2
 80017de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e0:	2300      	movs	r3, #0
 80017e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017e4:	2303      	movs	r3, #3
 80017e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80017e8:	230a      	movs	r3, #10
 80017ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ec:	f107 0314 	add.w	r3, r7, #20
 80017f0:	4619      	mov	r1, r3
 80017f2:	4815      	ldr	r0, [pc, #84]	; (8001848 <HAL_PCD_MspInit+0xb0>)
 80017f4:	f000 fe38 	bl	8002468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80017f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017fe:	2300      	movs	r3, #0
 8001800:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001802:	2300      	movs	r3, #0
 8001804:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001806:	f107 0314 	add.w	r3, r7, #20
 800180a:	4619      	mov	r1, r3
 800180c:	480e      	ldr	r0, [pc, #56]	; (8001848 <HAL_PCD_MspInit+0xb0>)
 800180e:	f000 fe2b 	bl	8002468 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001812:	4b0c      	ldr	r3, [pc, #48]	; (8001844 <HAL_PCD_MspInit+0xac>)
 8001814:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001816:	4a0b      	ldr	r2, [pc, #44]	; (8001844 <HAL_PCD_MspInit+0xac>)
 8001818:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800181c:	6353      	str	r3, [r2, #52]	; 0x34
 800181e:	2300      	movs	r3, #0
 8001820:	60fb      	str	r3, [r7, #12]
 8001822:	4b08      	ldr	r3, [pc, #32]	; (8001844 <HAL_PCD_MspInit+0xac>)
 8001824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001826:	4a07      	ldr	r2, [pc, #28]	; (8001844 <HAL_PCD_MspInit+0xac>)
 8001828:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800182c:	6453      	str	r3, [r2, #68]	; 0x44
 800182e:	4b05      	ldr	r3, [pc, #20]	; (8001844 <HAL_PCD_MspInit+0xac>)
 8001830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001832:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001836:	60fb      	str	r3, [r7, #12]
 8001838:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800183a:	bf00      	nop
 800183c:	3728      	adds	r7, #40	; 0x28
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	40023800 	.word	0x40023800
 8001848:	40020000 	.word	0x40020000

0800184c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001850:	e7fe      	b.n	8001850 <NMI_Handler+0x4>

08001852 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001852:	b480      	push	{r7}
 8001854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001856:	e7fe      	b.n	8001856 <HardFault_Handler+0x4>

08001858 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800185c:	e7fe      	b.n	800185c <MemManage_Handler+0x4>

0800185e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800185e:	b480      	push	{r7}
 8001860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001862:	e7fe      	b.n	8001862 <BusFault_Handler+0x4>

08001864 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001868:	e7fe      	b.n	8001868 <UsageFault_Handler+0x4>

0800186a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800186a:	b480      	push	{r7}
 800186c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800186e:	bf00      	nop
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr

08001878 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800187c:	bf00      	nop
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr

08001886 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001886:	b480      	push	{r7}
 8001888:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800188a:	bf00      	nop
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr

08001894 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001898:	f000 f968 	bl	8001b6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800189c:	bf00      	nop
 800189e:	bd80      	pop	{r7, pc}

080018a0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80018a4:	4802      	ldr	r0, [pc, #8]	; (80018b0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80018a6:	f001 fe49 	bl	800353c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000418 	.word	0x20000418

080018b4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 80018b8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80018bc:	f000 ffb4 	bl	8002828 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80018c0:	bf00      	nop
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  return 1;
 80018c8:	2301      	movs	r3, #1
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <_kill>:

int _kill(int pid, int sig)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018de:	f003 ff9d 	bl	800581c <__errno>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2216      	movs	r2, #22
 80018e6:	601a      	str	r2, [r3, #0]
  return -1;
 80018e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3708      	adds	r7, #8
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <_exit>:

void _exit (int status)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f7ff ffe7 	bl	80018d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001906:	e7fe      	b.n	8001906 <_exit+0x12>

08001908 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b086      	sub	sp, #24
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001914:	2300      	movs	r3, #0
 8001916:	617b      	str	r3, [r7, #20]
 8001918:	e00a      	b.n	8001930 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800191a:	f3af 8000 	nop.w
 800191e:	4601      	mov	r1, r0
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	1c5a      	adds	r2, r3, #1
 8001924:	60ba      	str	r2, [r7, #8]
 8001926:	b2ca      	uxtb	r2, r1
 8001928:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	3301      	adds	r3, #1
 800192e:	617b      	str	r3, [r7, #20]
 8001930:	697a      	ldr	r2, [r7, #20]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	429a      	cmp	r2, r3
 8001936:	dbf0      	blt.n	800191a <_read+0x12>
  }

  return len;
 8001938:	687b      	ldr	r3, [r7, #4]
}
 800193a:	4618      	mov	r0, r3
 800193c:	3718      	adds	r7, #24
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}

08001942 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001942:	b580      	push	{r7, lr}
 8001944:	b086      	sub	sp, #24
 8001946:	af00      	add	r7, sp, #0
 8001948:	60f8      	str	r0, [r7, #12]
 800194a:	60b9      	str	r1, [r7, #8]
 800194c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800194e:	2300      	movs	r3, #0
 8001950:	617b      	str	r3, [r7, #20]
 8001952:	e009      	b.n	8001968 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	1c5a      	adds	r2, r3, #1
 8001958:	60ba      	str	r2, [r7, #8]
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff fab1 	bl	8000ec4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	3301      	adds	r3, #1
 8001966:	617b      	str	r3, [r7, #20]
 8001968:	697a      	ldr	r2, [r7, #20]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	429a      	cmp	r2, r3
 800196e:	dbf1      	blt.n	8001954 <_write+0x12>
  }
  return len;
 8001970:	687b      	ldr	r3, [r7, #4]
}
 8001972:	4618      	mov	r0, r3
 8001974:	3718      	adds	r7, #24
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}

0800197a <_close>:

int _close(int file)
{
 800197a:	b480      	push	{r7}
 800197c:	b083      	sub	sp, #12
 800197e:	af00      	add	r7, sp, #0
 8001980:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001982:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001986:	4618      	mov	r0, r3
 8001988:	370c      	adds	r7, #12
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr

08001992 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001992:	b480      	push	{r7}
 8001994:	b083      	sub	sp, #12
 8001996:	af00      	add	r7, sp, #0
 8001998:	6078      	str	r0, [r7, #4]
 800199a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019a2:	605a      	str	r2, [r3, #4]
  return 0;
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	370c      	adds	r7, #12
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr

080019b2 <_isatty>:

int _isatty(int file)
{
 80019b2:	b480      	push	{r7}
 80019b4:	b083      	sub	sp, #12
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019ba:	2301      	movs	r3, #1
}
 80019bc:	4618      	mov	r0, r3
 80019be:	370c      	adds	r7, #12
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b085      	sub	sp, #20
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	60f8      	str	r0, [r7, #12]
 80019d0:	60b9      	str	r1, [r7, #8]
 80019d2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019d4:	2300      	movs	r3, #0
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3714      	adds	r7, #20
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
	...

080019e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b086      	sub	sp, #24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019ec:	4a14      	ldr	r2, [pc, #80]	; (8001a40 <_sbrk+0x5c>)
 80019ee:	4b15      	ldr	r3, [pc, #84]	; (8001a44 <_sbrk+0x60>)
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019f8:	4b13      	ldr	r3, [pc, #76]	; (8001a48 <_sbrk+0x64>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d102      	bne.n	8001a06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a00:	4b11      	ldr	r3, [pc, #68]	; (8001a48 <_sbrk+0x64>)
 8001a02:	4a12      	ldr	r2, [pc, #72]	; (8001a4c <_sbrk+0x68>)
 8001a04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a06:	4b10      	ldr	r3, [pc, #64]	; (8001a48 <_sbrk+0x64>)
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4413      	add	r3, r2
 8001a0e:	693a      	ldr	r2, [r7, #16]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d207      	bcs.n	8001a24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a14:	f003 ff02 	bl	800581c <__errno>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	220c      	movs	r2, #12
 8001a1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a22:	e009      	b.n	8001a38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a24:	4b08      	ldr	r3, [pc, #32]	; (8001a48 <_sbrk+0x64>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a2a:	4b07      	ldr	r3, [pc, #28]	; (8001a48 <_sbrk+0x64>)
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4413      	add	r3, r2
 8001a32:	4a05      	ldr	r2, [pc, #20]	; (8001a48 <_sbrk+0x64>)
 8001a34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a36:	68fb      	ldr	r3, [r7, #12]
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3718      	adds	r7, #24
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	20030000 	.word	0x20030000
 8001a44:	00000400 	.word	0x00000400
 8001a48:	200009a0 	.word	0x200009a0
 8001a4c:	20000af8 	.word	0x20000af8

08001a50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a54:	4b06      	ldr	r3, [pc, #24]	; (8001a70 <SystemInit+0x20>)
 8001a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a5a:	4a05      	ldr	r2, [pc, #20]	; (8001a70 <SystemInit+0x20>)
 8001a5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a64:	bf00      	nop
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop
 8001a70:	e000ed00 	.word	0xe000ed00

08001a74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001a74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001aac <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a78:	f7ff ffea 	bl	8001a50 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a7c:	480c      	ldr	r0, [pc, #48]	; (8001ab0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a7e:	490d      	ldr	r1, [pc, #52]	; (8001ab4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a80:	4a0d      	ldr	r2, [pc, #52]	; (8001ab8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a84:	e002      	b.n	8001a8c <LoopCopyDataInit>

08001a86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a8a:	3304      	adds	r3, #4

08001a8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a90:	d3f9      	bcc.n	8001a86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a92:	4a0a      	ldr	r2, [pc, #40]	; (8001abc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a94:	4c0a      	ldr	r4, [pc, #40]	; (8001ac0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a98:	e001      	b.n	8001a9e <LoopFillZerobss>

08001a9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a9c:	3204      	adds	r2, #4

08001a9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001aa0:	d3fb      	bcc.n	8001a9a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001aa2:	f003 fec1 	bl	8005828 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001aa6:	f7ff fa1f 	bl	8000ee8 <main>
  bx  lr    
 8001aaa:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001aac:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001ab0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ab4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001ab8:	080078cc 	.word	0x080078cc
  ldr r2, =_sbss
 8001abc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001ac0:	20000af4 	.word	0x20000af4

08001ac4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ac4:	e7fe      	b.n	8001ac4 <ADC_IRQHandler>
	...

08001ac8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001acc:	4b0e      	ldr	r3, [pc, #56]	; (8001b08 <HAL_Init+0x40>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a0d      	ldr	r2, [pc, #52]	; (8001b08 <HAL_Init+0x40>)
 8001ad2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ad6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ad8:	4b0b      	ldr	r3, [pc, #44]	; (8001b08 <HAL_Init+0x40>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a0a      	ldr	r2, [pc, #40]	; (8001b08 <HAL_Init+0x40>)
 8001ade:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ae2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ae4:	4b08      	ldr	r3, [pc, #32]	; (8001b08 <HAL_Init+0x40>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a07      	ldr	r2, [pc, #28]	; (8001b08 <HAL_Init+0x40>)
 8001aea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001aee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001af0:	2003      	movs	r0, #3
 8001af2:	f000 f94f 	bl	8001d94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001af6:	2000      	movs	r0, #0
 8001af8:	f000 f808 	bl	8001b0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001afc:	f7ff fcee 	bl	80014dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b00:	2300      	movs	r3, #0
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	40023c00 	.word	0x40023c00

08001b0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b14:	4b12      	ldr	r3, [pc, #72]	; (8001b60 <HAL_InitTick+0x54>)
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	4b12      	ldr	r3, [pc, #72]	; (8001b64 <HAL_InitTick+0x58>)
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b22:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f000 f967 	bl	8001dfe <HAL_SYSTICK_Config>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d001      	beq.n	8001b3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e00e      	b.n	8001b58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2b0f      	cmp	r3, #15
 8001b3e:	d80a      	bhi.n	8001b56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b40:	2200      	movs	r2, #0
 8001b42:	6879      	ldr	r1, [r7, #4]
 8001b44:	f04f 30ff 	mov.w	r0, #4294967295
 8001b48:	f000 f92f 	bl	8001daa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b4c:	4a06      	ldr	r2, [pc, #24]	; (8001b68 <HAL_InitTick+0x5c>)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b52:	2300      	movs	r3, #0
 8001b54:	e000      	b.n	8001b58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3708      	adds	r7, #8
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	20000000 	.word	0x20000000
 8001b64:	20000008 	.word	0x20000008
 8001b68:	20000004 	.word	0x20000004

08001b6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b70:	4b06      	ldr	r3, [pc, #24]	; (8001b8c <HAL_IncTick+0x20>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	461a      	mov	r2, r3
 8001b76:	4b06      	ldr	r3, [pc, #24]	; (8001b90 <HAL_IncTick+0x24>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	4a04      	ldr	r2, [pc, #16]	; (8001b90 <HAL_IncTick+0x24>)
 8001b7e:	6013      	str	r3, [r2, #0]
}
 8001b80:	bf00      	nop
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	20000008 	.word	0x20000008
 8001b90:	200009a4 	.word	0x200009a4

08001b94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  return uwTick;
 8001b98:	4b03      	ldr	r3, [pc, #12]	; (8001ba8 <HAL_GetTick+0x14>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	200009a4 	.word	0x200009a4

08001bac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bb4:	f7ff ffee 	bl	8001b94 <HAL_GetTick>
 8001bb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bc4:	d005      	beq.n	8001bd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bc6:	4b0a      	ldr	r3, [pc, #40]	; (8001bf0 <HAL_Delay+0x44>)
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	461a      	mov	r2, r3
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	4413      	add	r3, r2
 8001bd0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001bd2:	bf00      	nop
 8001bd4:	f7ff ffde 	bl	8001b94 <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	68fa      	ldr	r2, [r7, #12]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d8f7      	bhi.n	8001bd4 <HAL_Delay+0x28>
  {
  }
}
 8001be4:	bf00      	nop
 8001be6:	bf00      	nop
 8001be8:	3710      	adds	r7, #16
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	20000008 	.word	0x20000008

08001bf4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b085      	sub	sp, #20
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	f003 0307 	and.w	r3, r3, #7
 8001c02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c04:	4b0c      	ldr	r3, [pc, #48]	; (8001c38 <__NVIC_SetPriorityGrouping+0x44>)
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c0a:	68ba      	ldr	r2, [r7, #8]
 8001c0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c10:	4013      	ands	r3, r2
 8001c12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c26:	4a04      	ldr	r2, [pc, #16]	; (8001c38 <__NVIC_SetPriorityGrouping+0x44>)
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	60d3      	str	r3, [r2, #12]
}
 8001c2c:	bf00      	nop
 8001c2e:	3714      	adds	r7, #20
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr
 8001c38:	e000ed00 	.word	0xe000ed00

08001c3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c40:	4b04      	ldr	r3, [pc, #16]	; (8001c54 <__NVIC_GetPriorityGrouping+0x18>)
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	0a1b      	lsrs	r3, r3, #8
 8001c46:	f003 0307 	and.w	r3, r3, #7
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr
 8001c54:	e000ed00 	.word	0xe000ed00

08001c58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4603      	mov	r3, r0
 8001c60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	db0b      	blt.n	8001c82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c6a:	79fb      	ldrb	r3, [r7, #7]
 8001c6c:	f003 021f 	and.w	r2, r3, #31
 8001c70:	4907      	ldr	r1, [pc, #28]	; (8001c90 <__NVIC_EnableIRQ+0x38>)
 8001c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c76:	095b      	lsrs	r3, r3, #5
 8001c78:	2001      	movs	r0, #1
 8001c7a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c82:	bf00      	nop
 8001c84:	370c      	adds	r7, #12
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	e000e100 	.word	0xe000e100

08001c94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	6039      	str	r1, [r7, #0]
 8001c9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	db0a      	blt.n	8001cbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	b2da      	uxtb	r2, r3
 8001cac:	490c      	ldr	r1, [pc, #48]	; (8001ce0 <__NVIC_SetPriority+0x4c>)
 8001cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb2:	0112      	lsls	r2, r2, #4
 8001cb4:	b2d2      	uxtb	r2, r2
 8001cb6:	440b      	add	r3, r1
 8001cb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cbc:	e00a      	b.n	8001cd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	b2da      	uxtb	r2, r3
 8001cc2:	4908      	ldr	r1, [pc, #32]	; (8001ce4 <__NVIC_SetPriority+0x50>)
 8001cc4:	79fb      	ldrb	r3, [r7, #7]
 8001cc6:	f003 030f 	and.w	r3, r3, #15
 8001cca:	3b04      	subs	r3, #4
 8001ccc:	0112      	lsls	r2, r2, #4
 8001cce:	b2d2      	uxtb	r2, r2
 8001cd0:	440b      	add	r3, r1
 8001cd2:	761a      	strb	r2, [r3, #24]
}
 8001cd4:	bf00      	nop
 8001cd6:	370c      	adds	r7, #12
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr
 8001ce0:	e000e100 	.word	0xe000e100
 8001ce4:	e000ed00 	.word	0xe000ed00

08001ce8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b089      	sub	sp, #36	; 0x24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	60f8      	str	r0, [r7, #12]
 8001cf0:	60b9      	str	r1, [r7, #8]
 8001cf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	f003 0307 	and.w	r3, r3, #7
 8001cfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	f1c3 0307 	rsb	r3, r3, #7
 8001d02:	2b04      	cmp	r3, #4
 8001d04:	bf28      	it	cs
 8001d06:	2304      	movcs	r3, #4
 8001d08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	3304      	adds	r3, #4
 8001d0e:	2b06      	cmp	r3, #6
 8001d10:	d902      	bls.n	8001d18 <NVIC_EncodePriority+0x30>
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	3b03      	subs	r3, #3
 8001d16:	e000      	b.n	8001d1a <NVIC_EncodePriority+0x32>
 8001d18:	2300      	movs	r3, #0
 8001d1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	fa02 f303 	lsl.w	r3, r2, r3
 8001d26:	43da      	mvns	r2, r3
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	401a      	ands	r2, r3
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d30:	f04f 31ff 	mov.w	r1, #4294967295
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	fa01 f303 	lsl.w	r3, r1, r3
 8001d3a:	43d9      	mvns	r1, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d40:	4313      	orrs	r3, r2
         );
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3724      	adds	r7, #36	; 0x24
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
	...

08001d50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d60:	d301      	bcc.n	8001d66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d62:	2301      	movs	r3, #1
 8001d64:	e00f      	b.n	8001d86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d66:	4a0a      	ldr	r2, [pc, #40]	; (8001d90 <SysTick_Config+0x40>)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	3b01      	subs	r3, #1
 8001d6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d6e:	210f      	movs	r1, #15
 8001d70:	f04f 30ff 	mov.w	r0, #4294967295
 8001d74:	f7ff ff8e 	bl	8001c94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d78:	4b05      	ldr	r3, [pc, #20]	; (8001d90 <SysTick_Config+0x40>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d7e:	4b04      	ldr	r3, [pc, #16]	; (8001d90 <SysTick_Config+0x40>)
 8001d80:	2207      	movs	r2, #7
 8001d82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	e000e010 	.word	0xe000e010

08001d94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d9c:	6878      	ldr	r0, [r7, #4]
 8001d9e:	f7ff ff29 	bl	8001bf4 <__NVIC_SetPriorityGrouping>
}
 8001da2:	bf00      	nop
 8001da4:	3708      	adds	r7, #8
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}

08001daa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001daa:	b580      	push	{r7, lr}
 8001dac:	b086      	sub	sp, #24
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	4603      	mov	r3, r0
 8001db2:	60b9      	str	r1, [r7, #8]
 8001db4:	607a      	str	r2, [r7, #4]
 8001db6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001db8:	2300      	movs	r3, #0
 8001dba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001dbc:	f7ff ff3e 	bl	8001c3c <__NVIC_GetPriorityGrouping>
 8001dc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	68b9      	ldr	r1, [r7, #8]
 8001dc6:	6978      	ldr	r0, [r7, #20]
 8001dc8:	f7ff ff8e 	bl	8001ce8 <NVIC_EncodePriority>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dd2:	4611      	mov	r1, r2
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7ff ff5d 	bl	8001c94 <__NVIC_SetPriority>
}
 8001dda:	bf00      	nop
 8001ddc:	3718      	adds	r7, #24
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}

08001de2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001de2:	b580      	push	{r7, lr}
 8001de4:	b082      	sub	sp, #8
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	4603      	mov	r3, r0
 8001dea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7ff ff31 	bl	8001c58 <__NVIC_EnableIRQ>
}
 8001df6:	bf00      	nop
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b082      	sub	sp, #8
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f7ff ffa2 	bl	8001d50 <SysTick_Config>
 8001e0c:	4603      	mov	r3, r0
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3708      	adds	r7, #8
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
	...

08001e18 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d101      	bne.n	8001e2a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e06c      	b.n	8001f04 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d106      	bne.n	8001e42 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2223      	movs	r2, #35	; 0x23
 8001e38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f7ff fb75 	bl	800152c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e42:	2300      	movs	r3, #0
 8001e44:	60bb      	str	r3, [r7, #8]
 8001e46:	4b31      	ldr	r3, [pc, #196]	; (8001f0c <HAL_ETH_Init+0xf4>)
 8001e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e4a:	4a30      	ldr	r2, [pc, #192]	; (8001f0c <HAL_ETH_Init+0xf4>)
 8001e4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e50:	6453      	str	r3, [r2, #68]	; 0x44
 8001e52:	4b2e      	ldr	r3, [pc, #184]	; (8001f0c <HAL_ETH_Init+0xf4>)
 8001e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e5a:	60bb      	str	r3, [r7, #8]
 8001e5c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001e5e:	4b2c      	ldr	r3, [pc, #176]	; (8001f10 <HAL_ETH_Init+0xf8>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	4a2b      	ldr	r2, [pc, #172]	; (8001f10 <HAL_ETH_Init+0xf8>)
 8001e64:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001e68:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001e6a:	4b29      	ldr	r3, [pc, #164]	; (8001f10 <HAL_ETH_Init+0xf8>)
 8001e6c:	685a      	ldr	r2, [r3, #4]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	4927      	ldr	r1, [pc, #156]	; (8001f10 <HAL_ETH_Init+0xf8>)
 8001e74:	4313      	orrs	r3, r2
 8001e76:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001e78:	4b25      	ldr	r3, [pc, #148]	; (8001f10 <HAL_ETH_Init+0xf8>)
 8001e7a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	6812      	ldr	r2, [r2, #0]
 8001e8a:	f043 0301 	orr.w	r3, r3, #1
 8001e8e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001e92:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e94:	f7ff fe7e 	bl	8001b94 <HAL_GetTick>
 8001e98:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001e9a:	e011      	b.n	8001ec0 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001e9c:	f7ff fe7a 	bl	8001b94 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001eaa:	d909      	bls.n	8001ec0 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2204      	movs	r2, #4
 8001eb0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	22e0      	movs	r2, #224	; 0xe0
 8001eb8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e021      	b.n	8001f04 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 0301 	and.w	r3, r3, #1
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d1e4      	bne.n	8001e9c <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 f958 	bl	8002188 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001ed8:	6878      	ldr	r0, [r7, #4]
 8001eda:	f000 f9ff 	bl	80022dc <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f000 fa55 	bl	800238e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	461a      	mov	r2, r3
 8001eea:	2100      	movs	r1, #0
 8001eec:	6878      	ldr	r0, [r7, #4]
 8001eee:	f000 f9bd 	bl	800226c <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2210      	movs	r2, #16
 8001efe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8001f02:	2300      	movs	r3, #0
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3710      	adds	r7, #16
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	40023800 	.word	0x40023800
 8001f10:	40013800 	.word	0x40013800

08001f14 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001f26:	68fa      	ldr	r2, [r7, #12]
 8001f28:	4b51      	ldr	r3, [pc, #324]	; (8002070 <ETH_SetMACConfig+0x15c>)
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	7c1b      	ldrb	r3, [r3, #16]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d102      	bne.n	8001f3c <ETH_SetMACConfig+0x28>
 8001f36:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001f3a:	e000      	b.n	8001f3e <ETH_SetMACConfig+0x2a>
 8001f3c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	7c5b      	ldrb	r3, [r3, #17]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d102      	bne.n	8001f4c <ETH_SetMACConfig+0x38>
 8001f46:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001f4a:	e000      	b.n	8001f4e <ETH_SetMACConfig+0x3a>
 8001f4c:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001f4e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001f54:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	7fdb      	ldrb	r3, [r3, #31]
 8001f5a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001f5c:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001f62:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001f64:	683a      	ldr	r2, [r7, #0]
 8001f66:	7f92      	ldrb	r2, [r2, #30]
 8001f68:	2a00      	cmp	r2, #0
 8001f6a:	d102      	bne.n	8001f72 <ETH_SetMACConfig+0x5e>
 8001f6c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f70:	e000      	b.n	8001f74 <ETH_SetMACConfig+0x60>
 8001f72:	2200      	movs	r2, #0
                        macconf->Speed |
 8001f74:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	7f1b      	ldrb	r3, [r3, #28]
 8001f7a:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001f7c:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001f82:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	791b      	ldrb	r3, [r3, #4]
 8001f88:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001f8a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001f8c:	683a      	ldr	r2, [r7, #0]
 8001f8e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001f92:	2a00      	cmp	r2, #0
 8001f94:	d102      	bne.n	8001f9c <ETH_SetMACConfig+0x88>
 8001f96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f9a:	e000      	b.n	8001f9e <ETH_SetMACConfig+0x8a>
 8001f9c:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001f9e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	7bdb      	ldrb	r3, [r3, #15]
 8001fa4:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001fa6:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001fac:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001fb4:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	68fa      	ldr	r2, [r7, #12]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	68fa      	ldr	r2, [r7, #12]
 8001fc4:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001fce:	2001      	movs	r0, #1
 8001fd0:	f7ff fdec 	bl	8001bac <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	68fa      	ldr	r2, [r7, #12]
 8001fda:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	699b      	ldr	r3, [r3, #24]
 8001fe2:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001fe4:	68fa      	ldr	r2, [r7, #12]
 8001fe6:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001fea:	4013      	ands	r3, r2
 8001fec:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ff2:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001ff4:	683a      	ldr	r2, [r7, #0]
 8001ff6:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001ffa:	2a00      	cmp	r2, #0
 8001ffc:	d101      	bne.n	8002002 <ETH_SetMACConfig+0xee>
 8001ffe:	2280      	movs	r2, #128	; 0x80
 8002000:	e000      	b.n	8002004 <ETH_SetMACConfig+0xf0>
 8002002:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002004:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800200a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800200c:	683a      	ldr	r2, [r7, #0]
 800200e:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8002012:	2a01      	cmp	r2, #1
 8002014:	d101      	bne.n	800201a <ETH_SetMACConfig+0x106>
 8002016:	2208      	movs	r2, #8
 8002018:	e000      	b.n	800201c <ETH_SetMACConfig+0x108>
 800201a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 800201c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800201e:	683a      	ldr	r2, [r7, #0]
 8002020:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8002024:	2a01      	cmp	r2, #1
 8002026:	d101      	bne.n	800202c <ETH_SetMACConfig+0x118>
 8002028:	2204      	movs	r2, #4
 800202a:	e000      	b.n	800202e <ETH_SetMACConfig+0x11a>
 800202c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800202e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002030:	683a      	ldr	r2, [r7, #0]
 8002032:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8002036:	2a01      	cmp	r2, #1
 8002038:	d101      	bne.n	800203e <ETH_SetMACConfig+0x12a>
 800203a:	2202      	movs	r2, #2
 800203c:	e000      	b.n	8002040 <ETH_SetMACConfig+0x12c>
 800203e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002040:	4313      	orrs	r3, r2
 8002042:	68fa      	ldr	r2, [r7, #12]
 8002044:	4313      	orrs	r3, r2
 8002046:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	68fa      	ldr	r2, [r7, #12]
 800204e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	699b      	ldr	r3, [r3, #24]
 8002056:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002058:	2001      	movs	r0, #1
 800205a:	f7ff fda7 	bl	8001bac <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	68fa      	ldr	r2, [r7, #12]
 8002064:	619a      	str	r2, [r3, #24]
}
 8002066:	bf00      	nop
 8002068:	3710      	adds	r7, #16
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	ff20810f 	.word	0xff20810f

08002074 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002086:	699b      	ldr	r3, [r3, #24]
 8002088:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800208a:	68fa      	ldr	r2, [r7, #12]
 800208c:	4b3d      	ldr	r3, [pc, #244]	; (8002184 <ETH_SetDMAConfig+0x110>)
 800208e:	4013      	ands	r3, r2
 8002090:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	7b1b      	ldrb	r3, [r3, #12]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d102      	bne.n	80020a0 <ETH_SetDMAConfig+0x2c>
 800209a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800209e:	e000      	b.n	80020a2 <ETH_SetDMAConfig+0x2e>
 80020a0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	7b5b      	ldrb	r3, [r3, #13]
 80020a6:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80020a8:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	7f52      	ldrb	r2, [r2, #29]
 80020ae:	2a00      	cmp	r2, #0
 80020b0:	d102      	bne.n	80020b8 <ETH_SetDMAConfig+0x44>
 80020b2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80020b6:	e000      	b.n	80020ba <ETH_SetDMAConfig+0x46>
 80020b8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80020ba:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	7b9b      	ldrb	r3, [r3, #14]
 80020c0:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80020c2:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80020c8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	7f1b      	ldrb	r3, [r3, #28]
 80020ce:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80020d0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	7f9b      	ldrb	r3, [r3, #30]
 80020d6:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80020d8:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80020de:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80020e6:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80020e8:	4313      	orrs	r3, r2
 80020ea:	68fa      	ldr	r2, [r7, #12]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80020f8:	461a      	mov	r2, r3
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002106:	699b      	ldr	r3, [r3, #24]
 8002108:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800210a:	2001      	movs	r0, #1
 800210c:	f7ff fd4e 	bl	8001bac <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002118:	461a      	mov	r2, r3
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	791b      	ldrb	r3, [r3, #4]
 8002122:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002128:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800212e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002134:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800213c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800213e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002144:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002146:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800214c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	6812      	ldr	r2, [r2, #0]
 8002152:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002156:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800215a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002168:	2001      	movs	r0, #1
 800216a:	f7ff fd1f 	bl	8001bac <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002176:	461a      	mov	r2, r3
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	6013      	str	r3, [r2, #0]
}
 800217c:	bf00      	nop
 800217e:	3710      	adds	r7, #16
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	f8de3f23 	.word	0xf8de3f23

08002188 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b0a6      	sub	sp, #152	; 0x98
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002190:	2301      	movs	r3, #1
 8002192:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8002196:	2301      	movs	r3, #1
 8002198:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 800219c:	2300      	movs	r3, #0
 800219e:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80021a0:	2300      	movs	r3, #0
 80021a2:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80021a6:	2301      	movs	r3, #1
 80021a8:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80021ac:	2300      	movs	r3, #0
 80021ae:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 80021b2:	2301      	movs	r3, #1
 80021b4:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80021b8:	2300      	movs	r3, #0
 80021ba:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80021be:	2300      	movs	r3, #0
 80021c0:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80021c4:	2300      	movs	r3, #0
 80021c6:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80021c8:	2300      	movs	r3, #0
 80021ca:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80021ce:	2300      	movs	r3, #0
 80021d0:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80021d2:	2300      	movs	r3, #0
 80021d4:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80021d8:	2300      	movs	r3, #0
 80021da:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80021de:	2300      	movs	r3, #0
 80021e0:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80021e4:	2300      	movs	r3, #0
 80021e6:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80021ea:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80021ee:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80021f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80021f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80021f6:	2300      	movs	r3, #0
 80021f8:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80021fc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002200:	4619      	mov	r1, r3
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f7ff fe86 	bl	8001f14 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002208:	2301      	movs	r3, #1
 800220a:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800220c:	2301      	movs	r3, #1
 800220e:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002210:	2301      	movs	r3, #1
 8002212:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002216:	2301      	movs	r3, #1
 8002218:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800221a:	2300      	movs	r3, #0
 800221c:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800221e:	2300      	movs	r3, #0
 8002220:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002224:	2300      	movs	r3, #0
 8002226:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800222a:	2300      	movs	r3, #0
 800222c:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800222e:	2301      	movs	r3, #1
 8002230:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002234:	2301      	movs	r3, #1
 8002236:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002238:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800223c:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800223e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002242:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002244:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002248:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800224a:	2301      	movs	r3, #1
 800224c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002250:	2300      	movs	r3, #0
 8002252:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002254:	2300      	movs	r3, #0
 8002256:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002258:	f107 0308 	add.w	r3, r7, #8
 800225c:	4619      	mov	r1, r3
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f7ff ff08 	bl	8002074 <ETH_SetDMAConfig>
}
 8002264:	bf00      	nop
 8002266:	3798      	adds	r7, #152	; 0x98
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800226c:	b480      	push	{r7}
 800226e:	b087      	sub	sp, #28
 8002270:	af00      	add	r7, sp, #0
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	3305      	adds	r3, #5
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	021b      	lsls	r3, r3, #8
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	3204      	adds	r2, #4
 8002284:	7812      	ldrb	r2, [r2, #0]
 8002286:	4313      	orrs	r3, r2
 8002288:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800228a:	68ba      	ldr	r2, [r7, #8]
 800228c:	4b11      	ldr	r3, [pc, #68]	; (80022d4 <ETH_MACAddressConfig+0x68>)
 800228e:	4413      	add	r3, r2
 8002290:	461a      	mov	r2, r3
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	3303      	adds	r3, #3
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	061a      	lsls	r2, r3, #24
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	3302      	adds	r3, #2
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	041b      	lsls	r3, r3, #16
 80022a6:	431a      	orrs	r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	3301      	adds	r3, #1
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	021b      	lsls	r3, r3, #8
 80022b0:	4313      	orrs	r3, r2
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	7812      	ldrb	r2, [r2, #0]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80022ba:	68ba      	ldr	r2, [r7, #8]
 80022bc:	4b06      	ldr	r3, [pc, #24]	; (80022d8 <ETH_MACAddressConfig+0x6c>)
 80022be:	4413      	add	r3, r2
 80022c0:	461a      	mov	r2, r3
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	6013      	str	r3, [r2, #0]
}
 80022c6:	bf00      	nop
 80022c8:	371c      	adds	r7, #28
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	40028040 	.word	0x40028040
 80022d8:	40028044 	.word	0x40028044

080022dc <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80022dc:	b480      	push	{r7}
 80022de:	b085      	sub	sp, #20
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80022e4:	2300      	movs	r3, #0
 80022e6:	60fb      	str	r3, [r7, #12]
 80022e8:	e03e      	b.n	8002368 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	68d9      	ldr	r1, [r3, #12]
 80022ee:	68fa      	ldr	r2, [r7, #12]
 80022f0:	4613      	mov	r3, r2
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	4413      	add	r3, r2
 80022f6:	00db      	lsls	r3, r3, #3
 80022f8:	440b      	add	r3, r1
 80022fa:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	2200      	movs	r2, #0
 8002300:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	2200      	movs	r2, #0
 8002306:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	2200      	movs	r2, #0
 800230c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	2200      	movs	r2, #0
 8002312:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002314:	68b9      	ldr	r1, [r7, #8]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	68fa      	ldr	r2, [r7, #12]
 800231a:	3206      	adds	r2, #6
 800231c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2b02      	cmp	r3, #2
 8002330:	d80c      	bhi.n	800234c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	68d9      	ldr	r1, [r3, #12]
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	1c5a      	adds	r2, r3, #1
 800233a:	4613      	mov	r3, r2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	4413      	add	r3, r2
 8002340:	00db      	lsls	r3, r3, #3
 8002342:	440b      	add	r3, r1
 8002344:	461a      	mov	r2, r3
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	60da      	str	r2, [r3, #12]
 800234a:	e004      	b.n	8002356 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	461a      	mov	r2, r3
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	3301      	adds	r3, #1
 8002366:	60fb      	str	r3, [r7, #12]
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2b03      	cmp	r3, #3
 800236c:	d9bd      	bls.n	80022ea <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	68da      	ldr	r2, [r3, #12]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002380:	611a      	str	r2, [r3, #16]
}
 8002382:	bf00      	nop
 8002384:	3714      	adds	r7, #20
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr

0800238e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800238e:	b480      	push	{r7}
 8002390:	b085      	sub	sp, #20
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002396:	2300      	movs	r3, #0
 8002398:	60fb      	str	r3, [r7, #12]
 800239a:	e046      	b.n	800242a <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6919      	ldr	r1, [r3, #16]
 80023a0:	68fa      	ldr	r2, [r7, #12]
 80023a2:	4613      	mov	r3, r2
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	4413      	add	r3, r2
 80023a8:	00db      	lsls	r3, r3, #3
 80023aa:	440b      	add	r3, r1
 80023ac:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	2200      	movs	r2, #0
 80023b2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	2200      	movs	r2, #0
 80023b8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	2200      	movs	r2, #0
 80023be:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	2200      	movs	r2, #0
 80023c4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	2200      	movs	r2, #0
 80023ca:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	2200      	movs	r2, #0
 80023d0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80023d8:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	f244 52f4 	movw	r2, #17908	; 0x45f4
 80023e0:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80023ee:	68b9      	ldr	r1, [r7, #8]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	68fa      	ldr	r2, [r7, #12]
 80023f4:	3212      	adds	r2, #18
 80023f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d80c      	bhi.n	800241a <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6919      	ldr	r1, [r3, #16]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	1c5a      	adds	r2, r3, #1
 8002408:	4613      	mov	r3, r2
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	4413      	add	r3, r2
 800240e:	00db      	lsls	r3, r3, #3
 8002410:	440b      	add	r3, r1
 8002412:	461a      	mov	r2, r3
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	60da      	str	r2, [r3, #12]
 8002418:	e004      	b.n	8002424 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	691b      	ldr	r3, [r3, #16]
 800241e:	461a      	mov	r2, r3
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	3301      	adds	r3, #1
 8002428:	60fb      	str	r3, [r7, #12]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	2b03      	cmp	r3, #3
 800242e:	d9b5      	bls.n	800239c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2200      	movs	r2, #0
 8002434:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2200      	movs	r2, #0
 8002440:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2200      	movs	r2, #0
 8002446:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2200      	movs	r2, #0
 800244c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	691a      	ldr	r2, [r3, #16]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800245a:	60da      	str	r2, [r3, #12]
}
 800245c:	bf00      	nop
 800245e:	3714      	adds	r7, #20
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002468:	b480      	push	{r7}
 800246a:	b089      	sub	sp, #36	; 0x24
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002472:	2300      	movs	r3, #0
 8002474:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002476:	2300      	movs	r3, #0
 8002478:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800247a:	2300      	movs	r3, #0
 800247c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800247e:	2300      	movs	r3, #0
 8002480:	61fb      	str	r3, [r7, #28]
 8002482:	e177      	b.n	8002774 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002484:	2201      	movs	r2, #1
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	fa02 f303 	lsl.w	r3, r2, r3
 800248c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	697a      	ldr	r2, [r7, #20]
 8002494:	4013      	ands	r3, r2
 8002496:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002498:	693a      	ldr	r2, [r7, #16]
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	429a      	cmp	r2, r3
 800249e:	f040 8166 	bne.w	800276e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	f003 0303 	and.w	r3, r3, #3
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d005      	beq.n	80024ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024b6:	2b02      	cmp	r3, #2
 80024b8:	d130      	bne.n	800251c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	005b      	lsls	r3, r3, #1
 80024c4:	2203      	movs	r2, #3
 80024c6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ca:	43db      	mvns	r3, r3
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	4013      	ands	r3, r2
 80024d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	68da      	ldr	r2, [r3, #12]
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	005b      	lsls	r3, r3, #1
 80024da:	fa02 f303 	lsl.w	r3, r2, r3
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	69ba      	ldr	r2, [r7, #24]
 80024e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024f0:	2201      	movs	r2, #1
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	43db      	mvns	r3, r3
 80024fa:	69ba      	ldr	r2, [r7, #24]
 80024fc:	4013      	ands	r3, r2
 80024fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	091b      	lsrs	r3, r3, #4
 8002506:	f003 0201 	and.w	r2, r3, #1
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	69ba      	ldr	r2, [r7, #24]
 8002512:	4313      	orrs	r3, r2
 8002514:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	69ba      	ldr	r2, [r7, #24]
 800251a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f003 0303 	and.w	r3, r3, #3
 8002524:	2b03      	cmp	r3, #3
 8002526:	d017      	beq.n	8002558 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	005b      	lsls	r3, r3, #1
 8002532:	2203      	movs	r2, #3
 8002534:	fa02 f303 	lsl.w	r3, r2, r3
 8002538:	43db      	mvns	r3, r3
 800253a:	69ba      	ldr	r2, [r7, #24]
 800253c:	4013      	ands	r3, r2
 800253e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	689a      	ldr	r2, [r3, #8]
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	005b      	lsls	r3, r3, #1
 8002548:	fa02 f303 	lsl.w	r3, r2, r3
 800254c:	69ba      	ldr	r2, [r7, #24]
 800254e:	4313      	orrs	r3, r2
 8002550:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	69ba      	ldr	r2, [r7, #24]
 8002556:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f003 0303 	and.w	r3, r3, #3
 8002560:	2b02      	cmp	r3, #2
 8002562:	d123      	bne.n	80025ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002564:	69fb      	ldr	r3, [r7, #28]
 8002566:	08da      	lsrs	r2, r3, #3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	3208      	adds	r2, #8
 800256c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002570:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	f003 0307 	and.w	r3, r3, #7
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	220f      	movs	r2, #15
 800257c:	fa02 f303 	lsl.w	r3, r2, r3
 8002580:	43db      	mvns	r3, r3
 8002582:	69ba      	ldr	r2, [r7, #24]
 8002584:	4013      	ands	r3, r2
 8002586:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	691a      	ldr	r2, [r3, #16]
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	f003 0307 	and.w	r3, r3, #7
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	fa02 f303 	lsl.w	r3, r2, r3
 8002598:	69ba      	ldr	r2, [r7, #24]
 800259a:	4313      	orrs	r3, r2
 800259c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	08da      	lsrs	r2, r3, #3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	3208      	adds	r2, #8
 80025a6:	69b9      	ldr	r1, [r7, #24]
 80025a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	005b      	lsls	r3, r3, #1
 80025b6:	2203      	movs	r2, #3
 80025b8:	fa02 f303 	lsl.w	r3, r2, r3
 80025bc:	43db      	mvns	r3, r3
 80025be:	69ba      	ldr	r2, [r7, #24]
 80025c0:	4013      	ands	r3, r2
 80025c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f003 0203 	and.w	r2, r3, #3
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	005b      	lsls	r3, r3, #1
 80025d0:	fa02 f303 	lsl.w	r3, r2, r3
 80025d4:	69ba      	ldr	r2, [r7, #24]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	69ba      	ldr	r2, [r7, #24]
 80025de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	f000 80c0 	beq.w	800276e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025ee:	2300      	movs	r3, #0
 80025f0:	60fb      	str	r3, [r7, #12]
 80025f2:	4b66      	ldr	r3, [pc, #408]	; (800278c <HAL_GPIO_Init+0x324>)
 80025f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025f6:	4a65      	ldr	r2, [pc, #404]	; (800278c <HAL_GPIO_Init+0x324>)
 80025f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025fc:	6453      	str	r3, [r2, #68]	; 0x44
 80025fe:	4b63      	ldr	r3, [pc, #396]	; (800278c <HAL_GPIO_Init+0x324>)
 8002600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002602:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002606:	60fb      	str	r3, [r7, #12]
 8002608:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800260a:	4a61      	ldr	r2, [pc, #388]	; (8002790 <HAL_GPIO_Init+0x328>)
 800260c:	69fb      	ldr	r3, [r7, #28]
 800260e:	089b      	lsrs	r3, r3, #2
 8002610:	3302      	adds	r3, #2
 8002612:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002616:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	f003 0303 	and.w	r3, r3, #3
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	220f      	movs	r2, #15
 8002622:	fa02 f303 	lsl.w	r3, r2, r3
 8002626:	43db      	mvns	r3, r3
 8002628:	69ba      	ldr	r2, [r7, #24]
 800262a:	4013      	ands	r3, r2
 800262c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	4a58      	ldr	r2, [pc, #352]	; (8002794 <HAL_GPIO_Init+0x32c>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d037      	beq.n	80026a6 <HAL_GPIO_Init+0x23e>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4a57      	ldr	r2, [pc, #348]	; (8002798 <HAL_GPIO_Init+0x330>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d031      	beq.n	80026a2 <HAL_GPIO_Init+0x23a>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	4a56      	ldr	r2, [pc, #344]	; (800279c <HAL_GPIO_Init+0x334>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d02b      	beq.n	800269e <HAL_GPIO_Init+0x236>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	4a55      	ldr	r2, [pc, #340]	; (80027a0 <HAL_GPIO_Init+0x338>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d025      	beq.n	800269a <HAL_GPIO_Init+0x232>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	4a54      	ldr	r2, [pc, #336]	; (80027a4 <HAL_GPIO_Init+0x33c>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d01f      	beq.n	8002696 <HAL_GPIO_Init+0x22e>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4a53      	ldr	r2, [pc, #332]	; (80027a8 <HAL_GPIO_Init+0x340>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d019      	beq.n	8002692 <HAL_GPIO_Init+0x22a>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	4a52      	ldr	r2, [pc, #328]	; (80027ac <HAL_GPIO_Init+0x344>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d013      	beq.n	800268e <HAL_GPIO_Init+0x226>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	4a51      	ldr	r2, [pc, #324]	; (80027b0 <HAL_GPIO_Init+0x348>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d00d      	beq.n	800268a <HAL_GPIO_Init+0x222>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	4a50      	ldr	r2, [pc, #320]	; (80027b4 <HAL_GPIO_Init+0x34c>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d007      	beq.n	8002686 <HAL_GPIO_Init+0x21e>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	4a4f      	ldr	r2, [pc, #316]	; (80027b8 <HAL_GPIO_Init+0x350>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d101      	bne.n	8002682 <HAL_GPIO_Init+0x21a>
 800267e:	2309      	movs	r3, #9
 8002680:	e012      	b.n	80026a8 <HAL_GPIO_Init+0x240>
 8002682:	230a      	movs	r3, #10
 8002684:	e010      	b.n	80026a8 <HAL_GPIO_Init+0x240>
 8002686:	2308      	movs	r3, #8
 8002688:	e00e      	b.n	80026a8 <HAL_GPIO_Init+0x240>
 800268a:	2307      	movs	r3, #7
 800268c:	e00c      	b.n	80026a8 <HAL_GPIO_Init+0x240>
 800268e:	2306      	movs	r3, #6
 8002690:	e00a      	b.n	80026a8 <HAL_GPIO_Init+0x240>
 8002692:	2305      	movs	r3, #5
 8002694:	e008      	b.n	80026a8 <HAL_GPIO_Init+0x240>
 8002696:	2304      	movs	r3, #4
 8002698:	e006      	b.n	80026a8 <HAL_GPIO_Init+0x240>
 800269a:	2303      	movs	r3, #3
 800269c:	e004      	b.n	80026a8 <HAL_GPIO_Init+0x240>
 800269e:	2302      	movs	r3, #2
 80026a0:	e002      	b.n	80026a8 <HAL_GPIO_Init+0x240>
 80026a2:	2301      	movs	r3, #1
 80026a4:	e000      	b.n	80026a8 <HAL_GPIO_Init+0x240>
 80026a6:	2300      	movs	r3, #0
 80026a8:	69fa      	ldr	r2, [r7, #28]
 80026aa:	f002 0203 	and.w	r2, r2, #3
 80026ae:	0092      	lsls	r2, r2, #2
 80026b0:	4093      	lsls	r3, r2
 80026b2:	69ba      	ldr	r2, [r7, #24]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026b8:	4935      	ldr	r1, [pc, #212]	; (8002790 <HAL_GPIO_Init+0x328>)
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	089b      	lsrs	r3, r3, #2
 80026be:	3302      	adds	r3, #2
 80026c0:	69ba      	ldr	r2, [r7, #24]
 80026c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026c6:	4b3d      	ldr	r3, [pc, #244]	; (80027bc <HAL_GPIO_Init+0x354>)
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	43db      	mvns	r3, r3
 80026d0:	69ba      	ldr	r2, [r7, #24]
 80026d2:	4013      	ands	r3, r2
 80026d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d003      	beq.n	80026ea <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80026e2:	69ba      	ldr	r2, [r7, #24]
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80026ea:	4a34      	ldr	r2, [pc, #208]	; (80027bc <HAL_GPIO_Init+0x354>)
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026f0:	4b32      	ldr	r3, [pc, #200]	; (80027bc <HAL_GPIO_Init+0x354>)
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	43db      	mvns	r3, r3
 80026fa:	69ba      	ldr	r2, [r7, #24]
 80026fc:	4013      	ands	r3, r2
 80026fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002708:	2b00      	cmp	r3, #0
 800270a:	d003      	beq.n	8002714 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800270c:	69ba      	ldr	r2, [r7, #24]
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	4313      	orrs	r3, r2
 8002712:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002714:	4a29      	ldr	r2, [pc, #164]	; (80027bc <HAL_GPIO_Init+0x354>)
 8002716:	69bb      	ldr	r3, [r7, #24]
 8002718:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800271a:	4b28      	ldr	r3, [pc, #160]	; (80027bc <HAL_GPIO_Init+0x354>)
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	43db      	mvns	r3, r3
 8002724:	69ba      	ldr	r2, [r7, #24]
 8002726:	4013      	ands	r3, r2
 8002728:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d003      	beq.n	800273e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002736:	69ba      	ldr	r2, [r7, #24]
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	4313      	orrs	r3, r2
 800273c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800273e:	4a1f      	ldr	r2, [pc, #124]	; (80027bc <HAL_GPIO_Init+0x354>)
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002744:	4b1d      	ldr	r3, [pc, #116]	; (80027bc <HAL_GPIO_Init+0x354>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	43db      	mvns	r3, r3
 800274e:	69ba      	ldr	r2, [r7, #24]
 8002750:	4013      	ands	r3, r2
 8002752:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800275c:	2b00      	cmp	r3, #0
 800275e:	d003      	beq.n	8002768 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002760:	69ba      	ldr	r2, [r7, #24]
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	4313      	orrs	r3, r2
 8002766:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002768:	4a14      	ldr	r2, [pc, #80]	; (80027bc <HAL_GPIO_Init+0x354>)
 800276a:	69bb      	ldr	r3, [r7, #24]
 800276c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	3301      	adds	r3, #1
 8002772:	61fb      	str	r3, [r7, #28]
 8002774:	69fb      	ldr	r3, [r7, #28]
 8002776:	2b0f      	cmp	r3, #15
 8002778:	f67f ae84 	bls.w	8002484 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800277c:	bf00      	nop
 800277e:	bf00      	nop
 8002780:	3724      	adds	r7, #36	; 0x24
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	40023800 	.word	0x40023800
 8002790:	40013800 	.word	0x40013800
 8002794:	40020000 	.word	0x40020000
 8002798:	40020400 	.word	0x40020400
 800279c:	40020800 	.word	0x40020800
 80027a0:	40020c00 	.word	0x40020c00
 80027a4:	40021000 	.word	0x40021000
 80027a8:	40021400 	.word	0x40021400
 80027ac:	40021800 	.word	0x40021800
 80027b0:	40021c00 	.word	0x40021c00
 80027b4:	40022000 	.word	0x40022000
 80027b8:	40022400 	.word	0x40022400
 80027bc:	40013c00 	.word	0x40013c00

080027c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
 80027c8:	460b      	mov	r3, r1
 80027ca:	807b      	strh	r3, [r7, #2]
 80027cc:	4613      	mov	r3, r2
 80027ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80027d0:	787b      	ldrb	r3, [r7, #1]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d003      	beq.n	80027de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027d6:	887a      	ldrh	r2, [r7, #2]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80027dc:	e003      	b.n	80027e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80027de:	887b      	ldrh	r3, [r7, #2]
 80027e0:	041a      	lsls	r2, r3, #16
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	619a      	str	r2, [r3, #24]
}
 80027e6:	bf00      	nop
 80027e8:	370c      	adds	r7, #12
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr

080027f2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80027f2:	b480      	push	{r7}
 80027f4:	b085      	sub	sp, #20
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
 80027fa:	460b      	mov	r3, r1
 80027fc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002804:	887a      	ldrh	r2, [r7, #2]
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	4013      	ands	r3, r2
 800280a:	041a      	lsls	r2, r3, #16
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	43d9      	mvns	r1, r3
 8002810:	887b      	ldrh	r3, [r7, #2]
 8002812:	400b      	ands	r3, r1
 8002814:	431a      	orrs	r2, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	619a      	str	r2, [r3, #24]
}
 800281a:	bf00      	nop
 800281c:	3714      	adds	r7, #20
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
	...

08002828 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	4603      	mov	r3, r0
 8002830:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002832:	4b08      	ldr	r3, [pc, #32]	; (8002854 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002834:	695a      	ldr	r2, [r3, #20]
 8002836:	88fb      	ldrh	r3, [r7, #6]
 8002838:	4013      	ands	r3, r2
 800283a:	2b00      	cmp	r3, #0
 800283c:	d006      	beq.n	800284c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800283e:	4a05      	ldr	r2, [pc, #20]	; (8002854 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002840:	88fb      	ldrh	r3, [r7, #6]
 8002842:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002844:	88fb      	ldrh	r3, [r7, #6]
 8002846:	4618      	mov	r0, r3
 8002848:	f000 f806 	bl	8002858 <HAL_GPIO_EXTI_Callback>
  }
}
 800284c:	bf00      	nop
 800284e:	3708      	adds	r7, #8
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	40013c00 	.word	0x40013c00

08002858 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002858:	b480      	push	{r7}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
 800285e:	4603      	mov	r3, r0
 8002860:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002862:	bf00      	nop
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr

0800286e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	b086      	sub	sp, #24
 8002872:	af02      	add	r7, sp, #8
 8002874:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d101      	bne.n	8002880 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e101      	b.n	8002a84 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800288c:	b2db      	uxtb	r3, r3
 800288e:	2b00      	cmp	r3, #0
 8002890:	d106      	bne.n	80028a0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2200      	movs	r2, #0
 8002896:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f7fe ff7c 	bl	8001798 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2203      	movs	r2, #3
 80028a4:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028ae:	d102      	bne.n	80028b6 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2200      	movs	r2, #0
 80028b4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4618      	mov	r0, r3
 80028bc:	f001 fe64 	bl	8004588 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6818      	ldr	r0, [r3, #0]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	7c1a      	ldrb	r2, [r3, #16]
 80028c8:	f88d 2000 	strb.w	r2, [sp]
 80028cc:	3304      	adds	r3, #4
 80028ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80028d0:	f001 fdf6 	bl	80044c0 <USB_CoreInit>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d005      	beq.n	80028e6 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2202      	movs	r2, #2
 80028de:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e0ce      	b.n	8002a84 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2100      	movs	r1, #0
 80028ec:	4618      	mov	r0, r3
 80028ee:	f001 fe5c 	bl	80045aa <USB_SetCurrentMode>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d005      	beq.n	8002904 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2202      	movs	r2, #2
 80028fc:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e0bf      	b.n	8002a84 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002904:	2300      	movs	r3, #0
 8002906:	73fb      	strb	r3, [r7, #15]
 8002908:	e04a      	b.n	80029a0 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800290a:	7bfa      	ldrb	r2, [r7, #15]
 800290c:	6879      	ldr	r1, [r7, #4]
 800290e:	4613      	mov	r3, r2
 8002910:	00db      	lsls	r3, r3, #3
 8002912:	4413      	add	r3, r2
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	440b      	add	r3, r1
 8002918:	3315      	adds	r3, #21
 800291a:	2201      	movs	r2, #1
 800291c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800291e:	7bfa      	ldrb	r2, [r7, #15]
 8002920:	6879      	ldr	r1, [r7, #4]
 8002922:	4613      	mov	r3, r2
 8002924:	00db      	lsls	r3, r3, #3
 8002926:	4413      	add	r3, r2
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	440b      	add	r3, r1
 800292c:	3314      	adds	r3, #20
 800292e:	7bfa      	ldrb	r2, [r7, #15]
 8002930:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002932:	7bfa      	ldrb	r2, [r7, #15]
 8002934:	7bfb      	ldrb	r3, [r7, #15]
 8002936:	b298      	uxth	r0, r3
 8002938:	6879      	ldr	r1, [r7, #4]
 800293a:	4613      	mov	r3, r2
 800293c:	00db      	lsls	r3, r3, #3
 800293e:	4413      	add	r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	440b      	add	r3, r1
 8002944:	332e      	adds	r3, #46	; 0x2e
 8002946:	4602      	mov	r2, r0
 8002948:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800294a:	7bfa      	ldrb	r2, [r7, #15]
 800294c:	6879      	ldr	r1, [r7, #4]
 800294e:	4613      	mov	r3, r2
 8002950:	00db      	lsls	r3, r3, #3
 8002952:	4413      	add	r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	440b      	add	r3, r1
 8002958:	3318      	adds	r3, #24
 800295a:	2200      	movs	r2, #0
 800295c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800295e:	7bfa      	ldrb	r2, [r7, #15]
 8002960:	6879      	ldr	r1, [r7, #4]
 8002962:	4613      	mov	r3, r2
 8002964:	00db      	lsls	r3, r3, #3
 8002966:	4413      	add	r3, r2
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	440b      	add	r3, r1
 800296c:	331c      	adds	r3, #28
 800296e:	2200      	movs	r2, #0
 8002970:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002972:	7bfa      	ldrb	r2, [r7, #15]
 8002974:	6879      	ldr	r1, [r7, #4]
 8002976:	4613      	mov	r3, r2
 8002978:	00db      	lsls	r3, r3, #3
 800297a:	4413      	add	r3, r2
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	440b      	add	r3, r1
 8002980:	3320      	adds	r3, #32
 8002982:	2200      	movs	r2, #0
 8002984:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002986:	7bfa      	ldrb	r2, [r7, #15]
 8002988:	6879      	ldr	r1, [r7, #4]
 800298a:	4613      	mov	r3, r2
 800298c:	00db      	lsls	r3, r3, #3
 800298e:	4413      	add	r3, r2
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	440b      	add	r3, r1
 8002994:	3324      	adds	r3, #36	; 0x24
 8002996:	2200      	movs	r2, #0
 8002998:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800299a:	7bfb      	ldrb	r3, [r7, #15]
 800299c:	3301      	adds	r3, #1
 800299e:	73fb      	strb	r3, [r7, #15]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	791b      	ldrb	r3, [r3, #4]
 80029a4:	7bfa      	ldrb	r2, [r7, #15]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d3af      	bcc.n	800290a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029aa:	2300      	movs	r3, #0
 80029ac:	73fb      	strb	r3, [r7, #15]
 80029ae:	e044      	b.n	8002a3a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80029b0:	7bfa      	ldrb	r2, [r7, #15]
 80029b2:	6879      	ldr	r1, [r7, #4]
 80029b4:	4613      	mov	r3, r2
 80029b6:	00db      	lsls	r3, r3, #3
 80029b8:	4413      	add	r3, r2
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	440b      	add	r3, r1
 80029be:	f203 2355 	addw	r3, r3, #597	; 0x255
 80029c2:	2200      	movs	r2, #0
 80029c4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80029c6:	7bfa      	ldrb	r2, [r7, #15]
 80029c8:	6879      	ldr	r1, [r7, #4]
 80029ca:	4613      	mov	r3, r2
 80029cc:	00db      	lsls	r3, r3, #3
 80029ce:	4413      	add	r3, r2
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	440b      	add	r3, r1
 80029d4:	f503 7315 	add.w	r3, r3, #596	; 0x254
 80029d8:	7bfa      	ldrb	r2, [r7, #15]
 80029da:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80029dc:	7bfa      	ldrb	r2, [r7, #15]
 80029de:	6879      	ldr	r1, [r7, #4]
 80029e0:	4613      	mov	r3, r2
 80029e2:	00db      	lsls	r3, r3, #3
 80029e4:	4413      	add	r3, r2
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	440b      	add	r3, r1
 80029ea:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80029ee:	2200      	movs	r2, #0
 80029f0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80029f2:	7bfa      	ldrb	r2, [r7, #15]
 80029f4:	6879      	ldr	r1, [r7, #4]
 80029f6:	4613      	mov	r3, r2
 80029f8:	00db      	lsls	r3, r3, #3
 80029fa:	4413      	add	r3, r2
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	440b      	add	r3, r1
 8002a00:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 8002a04:	2200      	movs	r2, #0
 8002a06:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002a08:	7bfa      	ldrb	r2, [r7, #15]
 8002a0a:	6879      	ldr	r1, [r7, #4]
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	00db      	lsls	r3, r3, #3
 8002a10:	4413      	add	r3, r2
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	440b      	add	r3, r1
 8002a16:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002a1e:	7bfa      	ldrb	r2, [r7, #15]
 8002a20:	6879      	ldr	r1, [r7, #4]
 8002a22:	4613      	mov	r3, r2
 8002a24:	00db      	lsls	r3, r3, #3
 8002a26:	4413      	add	r3, r2
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	440b      	add	r3, r1
 8002a2c:	f503 7319 	add.w	r3, r3, #612	; 0x264
 8002a30:	2200      	movs	r2, #0
 8002a32:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a34:	7bfb      	ldrb	r3, [r7, #15]
 8002a36:	3301      	adds	r3, #1
 8002a38:	73fb      	strb	r3, [r7, #15]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	791b      	ldrb	r3, [r3, #4]
 8002a3e:	7bfa      	ldrb	r2, [r7, #15]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d3b5      	bcc.n	80029b0 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6818      	ldr	r0, [r3, #0]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	7c1a      	ldrb	r2, [r3, #16]
 8002a4c:	f88d 2000 	strb.w	r2, [sp]
 8002a50:	3304      	adds	r3, #4
 8002a52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a54:	f001 fdf6 	bl	8004644 <USB_DevInit>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d005      	beq.n	8002a6a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2202      	movs	r2, #2
 8002a62:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e00c      	b.n	8002a84 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2201      	movs	r2, #1
 8002a74:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f001 ffbe 	bl	80049fe <USB_DevDisconnect>

  return HAL_OK;
 8002a82:	2300      	movs	r3, #0
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3710      	adds	r7, #16
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b086      	sub	sp, #24
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d101      	bne.n	8002a9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e267      	b.n	8002f6e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0301 	and.w	r3, r3, #1
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d075      	beq.n	8002b96 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002aaa:	4b88      	ldr	r3, [pc, #544]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	f003 030c 	and.w	r3, r3, #12
 8002ab2:	2b04      	cmp	r3, #4
 8002ab4:	d00c      	beq.n	8002ad0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ab6:	4b85      	ldr	r3, [pc, #532]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002abe:	2b08      	cmp	r3, #8
 8002ac0:	d112      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ac2:	4b82      	ldr	r3, [pc, #520]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002aca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ace:	d10b      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ad0:	4b7e      	ldr	r3, [pc, #504]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d05b      	beq.n	8002b94 <HAL_RCC_OscConfig+0x108>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d157      	bne.n	8002b94 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e242      	b.n	8002f6e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002af0:	d106      	bne.n	8002b00 <HAL_RCC_OscConfig+0x74>
 8002af2:	4b76      	ldr	r3, [pc, #472]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a75      	ldr	r2, [pc, #468]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002af8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002afc:	6013      	str	r3, [r2, #0]
 8002afe:	e01d      	b.n	8002b3c <HAL_RCC_OscConfig+0xb0>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b08:	d10c      	bne.n	8002b24 <HAL_RCC_OscConfig+0x98>
 8002b0a:	4b70      	ldr	r3, [pc, #448]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a6f      	ldr	r2, [pc, #444]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002b10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b14:	6013      	str	r3, [r2, #0]
 8002b16:	4b6d      	ldr	r3, [pc, #436]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a6c      	ldr	r2, [pc, #432]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002b1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b20:	6013      	str	r3, [r2, #0]
 8002b22:	e00b      	b.n	8002b3c <HAL_RCC_OscConfig+0xb0>
 8002b24:	4b69      	ldr	r3, [pc, #420]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a68      	ldr	r2, [pc, #416]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002b2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b2e:	6013      	str	r3, [r2, #0]
 8002b30:	4b66      	ldr	r3, [pc, #408]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a65      	ldr	r2, [pc, #404]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002b36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d013      	beq.n	8002b6c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b44:	f7ff f826 	bl	8001b94 <HAL_GetTick>
 8002b48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b4a:	e008      	b.n	8002b5e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b4c:	f7ff f822 	bl	8001b94 <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	2b64      	cmp	r3, #100	; 0x64
 8002b58:	d901      	bls.n	8002b5e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e207      	b.n	8002f6e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b5e:	4b5b      	ldr	r3, [pc, #364]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d0f0      	beq.n	8002b4c <HAL_RCC_OscConfig+0xc0>
 8002b6a:	e014      	b.n	8002b96 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b6c:	f7ff f812 	bl	8001b94 <HAL_GetTick>
 8002b70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b72:	e008      	b.n	8002b86 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b74:	f7ff f80e 	bl	8001b94 <HAL_GetTick>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	2b64      	cmp	r3, #100	; 0x64
 8002b80:	d901      	bls.n	8002b86 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e1f3      	b.n	8002f6e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b86:	4b51      	ldr	r3, [pc, #324]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d1f0      	bne.n	8002b74 <HAL_RCC_OscConfig+0xe8>
 8002b92:	e000      	b.n	8002b96 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0302 	and.w	r3, r3, #2
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d063      	beq.n	8002c6a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002ba2:	4b4a      	ldr	r3, [pc, #296]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	f003 030c 	and.w	r3, r3, #12
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d00b      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bae:	4b47      	ldr	r3, [pc, #284]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002bb6:	2b08      	cmp	r3, #8
 8002bb8:	d11c      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bba:	4b44      	ldr	r3, [pc, #272]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d116      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bc6:	4b41      	ldr	r3, [pc, #260]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0302 	and.w	r3, r3, #2
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d005      	beq.n	8002bde <HAL_RCC_OscConfig+0x152>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	68db      	ldr	r3, [r3, #12]
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d001      	beq.n	8002bde <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e1c7      	b.n	8002f6e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bde:	4b3b      	ldr	r3, [pc, #236]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	691b      	ldr	r3, [r3, #16]
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	4937      	ldr	r1, [pc, #220]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bf2:	e03a      	b.n	8002c6a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	68db      	ldr	r3, [r3, #12]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d020      	beq.n	8002c3e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bfc:	4b34      	ldr	r3, [pc, #208]	; (8002cd0 <HAL_RCC_OscConfig+0x244>)
 8002bfe:	2201      	movs	r2, #1
 8002c00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c02:	f7fe ffc7 	bl	8001b94 <HAL_GetTick>
 8002c06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c08:	e008      	b.n	8002c1c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c0a:	f7fe ffc3 	bl	8001b94 <HAL_GetTick>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d901      	bls.n	8002c1c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	e1a8      	b.n	8002f6e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c1c:	4b2b      	ldr	r3, [pc, #172]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0302 	and.w	r3, r3, #2
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d0f0      	beq.n	8002c0a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c28:	4b28      	ldr	r3, [pc, #160]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	691b      	ldr	r3, [r3, #16]
 8002c34:	00db      	lsls	r3, r3, #3
 8002c36:	4925      	ldr	r1, [pc, #148]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	600b      	str	r3, [r1, #0]
 8002c3c:	e015      	b.n	8002c6a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c3e:	4b24      	ldr	r3, [pc, #144]	; (8002cd0 <HAL_RCC_OscConfig+0x244>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c44:	f7fe ffa6 	bl	8001b94 <HAL_GetTick>
 8002c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c4a:	e008      	b.n	8002c5e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c4c:	f7fe ffa2 	bl	8001b94 <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	d901      	bls.n	8002c5e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e187      	b.n	8002f6e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c5e:	4b1b      	ldr	r3, [pc, #108]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0302 	and.w	r3, r3, #2
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d1f0      	bne.n	8002c4c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0308 	and.w	r3, r3, #8
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d036      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	695b      	ldr	r3, [r3, #20]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d016      	beq.n	8002cac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c7e:	4b15      	ldr	r3, [pc, #84]	; (8002cd4 <HAL_RCC_OscConfig+0x248>)
 8002c80:	2201      	movs	r2, #1
 8002c82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c84:	f7fe ff86 	bl	8001b94 <HAL_GetTick>
 8002c88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c8a:	e008      	b.n	8002c9e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c8c:	f7fe ff82 	bl	8001b94 <HAL_GetTick>
 8002c90:	4602      	mov	r2, r0
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	2b02      	cmp	r3, #2
 8002c98:	d901      	bls.n	8002c9e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e167      	b.n	8002f6e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c9e:	4b0b      	ldr	r3, [pc, #44]	; (8002ccc <HAL_RCC_OscConfig+0x240>)
 8002ca0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ca2:	f003 0302 	and.w	r3, r3, #2
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d0f0      	beq.n	8002c8c <HAL_RCC_OscConfig+0x200>
 8002caa:	e01b      	b.n	8002ce4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cac:	4b09      	ldr	r3, [pc, #36]	; (8002cd4 <HAL_RCC_OscConfig+0x248>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cb2:	f7fe ff6f 	bl	8001b94 <HAL_GetTick>
 8002cb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cb8:	e00e      	b.n	8002cd8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cba:	f7fe ff6b 	bl	8001b94 <HAL_GetTick>
 8002cbe:	4602      	mov	r2, r0
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d907      	bls.n	8002cd8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002cc8:	2303      	movs	r3, #3
 8002cca:	e150      	b.n	8002f6e <HAL_RCC_OscConfig+0x4e2>
 8002ccc:	40023800 	.word	0x40023800
 8002cd0:	42470000 	.word	0x42470000
 8002cd4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cd8:	4b88      	ldr	r3, [pc, #544]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002cda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cdc:	f003 0302 	and.w	r3, r3, #2
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d1ea      	bne.n	8002cba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0304 	and.w	r3, r3, #4
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	f000 8097 	beq.w	8002e20 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cf6:	4b81      	ldr	r3, [pc, #516]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d10f      	bne.n	8002d22 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d02:	2300      	movs	r3, #0
 8002d04:	60bb      	str	r3, [r7, #8]
 8002d06:	4b7d      	ldr	r3, [pc, #500]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0a:	4a7c      	ldr	r2, [pc, #496]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002d0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d10:	6413      	str	r3, [r2, #64]	; 0x40
 8002d12:	4b7a      	ldr	r3, [pc, #488]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d1a:	60bb      	str	r3, [r7, #8]
 8002d1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d22:	4b77      	ldr	r3, [pc, #476]	; (8002f00 <HAL_RCC_OscConfig+0x474>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d118      	bne.n	8002d60 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d2e:	4b74      	ldr	r3, [pc, #464]	; (8002f00 <HAL_RCC_OscConfig+0x474>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a73      	ldr	r2, [pc, #460]	; (8002f00 <HAL_RCC_OscConfig+0x474>)
 8002d34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d3a:	f7fe ff2b 	bl	8001b94 <HAL_GetTick>
 8002d3e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d40:	e008      	b.n	8002d54 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d42:	f7fe ff27 	bl	8001b94 <HAL_GetTick>
 8002d46:	4602      	mov	r2, r0
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	1ad3      	subs	r3, r2, r3
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d901      	bls.n	8002d54 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e10c      	b.n	8002f6e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d54:	4b6a      	ldr	r3, [pc, #424]	; (8002f00 <HAL_RCC_OscConfig+0x474>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d0f0      	beq.n	8002d42 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d106      	bne.n	8002d76 <HAL_RCC_OscConfig+0x2ea>
 8002d68:	4b64      	ldr	r3, [pc, #400]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d6c:	4a63      	ldr	r2, [pc, #396]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002d6e:	f043 0301 	orr.w	r3, r3, #1
 8002d72:	6713      	str	r3, [r2, #112]	; 0x70
 8002d74:	e01c      	b.n	8002db0 <HAL_RCC_OscConfig+0x324>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	2b05      	cmp	r3, #5
 8002d7c:	d10c      	bne.n	8002d98 <HAL_RCC_OscConfig+0x30c>
 8002d7e:	4b5f      	ldr	r3, [pc, #380]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d82:	4a5e      	ldr	r2, [pc, #376]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002d84:	f043 0304 	orr.w	r3, r3, #4
 8002d88:	6713      	str	r3, [r2, #112]	; 0x70
 8002d8a:	4b5c      	ldr	r3, [pc, #368]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002d8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d8e:	4a5b      	ldr	r2, [pc, #364]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002d90:	f043 0301 	orr.w	r3, r3, #1
 8002d94:	6713      	str	r3, [r2, #112]	; 0x70
 8002d96:	e00b      	b.n	8002db0 <HAL_RCC_OscConfig+0x324>
 8002d98:	4b58      	ldr	r3, [pc, #352]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002d9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d9c:	4a57      	ldr	r2, [pc, #348]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002d9e:	f023 0301 	bic.w	r3, r3, #1
 8002da2:	6713      	str	r3, [r2, #112]	; 0x70
 8002da4:	4b55      	ldr	r3, [pc, #340]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002da6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002da8:	4a54      	ldr	r2, [pc, #336]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002daa:	f023 0304 	bic.w	r3, r3, #4
 8002dae:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d015      	beq.n	8002de4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002db8:	f7fe feec 	bl	8001b94 <HAL_GetTick>
 8002dbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dbe:	e00a      	b.n	8002dd6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dc0:	f7fe fee8 	bl	8001b94 <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d901      	bls.n	8002dd6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e0cb      	b.n	8002f6e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dd6:	4b49      	ldr	r3, [pc, #292]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002dd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dda:	f003 0302 	and.w	r3, r3, #2
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d0ee      	beq.n	8002dc0 <HAL_RCC_OscConfig+0x334>
 8002de2:	e014      	b.n	8002e0e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002de4:	f7fe fed6 	bl	8001b94 <HAL_GetTick>
 8002de8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dea:	e00a      	b.n	8002e02 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dec:	f7fe fed2 	bl	8001b94 <HAL_GetTick>
 8002df0:	4602      	mov	r2, r0
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d901      	bls.n	8002e02 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	e0b5      	b.n	8002f6e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e02:	4b3e      	ldr	r3, [pc, #248]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002e04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e06:	f003 0302 	and.w	r3, r3, #2
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d1ee      	bne.n	8002dec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e0e:	7dfb      	ldrb	r3, [r7, #23]
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d105      	bne.n	8002e20 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e14:	4b39      	ldr	r3, [pc, #228]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e18:	4a38      	ldr	r2, [pc, #224]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002e1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e1e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	699b      	ldr	r3, [r3, #24]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	f000 80a1 	beq.w	8002f6c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e2a:	4b34      	ldr	r3, [pc, #208]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	f003 030c 	and.w	r3, r3, #12
 8002e32:	2b08      	cmp	r3, #8
 8002e34:	d05c      	beq.n	8002ef0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	699b      	ldr	r3, [r3, #24]
 8002e3a:	2b02      	cmp	r3, #2
 8002e3c:	d141      	bne.n	8002ec2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e3e:	4b31      	ldr	r3, [pc, #196]	; (8002f04 <HAL_RCC_OscConfig+0x478>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e44:	f7fe fea6 	bl	8001b94 <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e4c:	f7fe fea2 	bl	8001b94 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e087      	b.n	8002f6e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e5e:	4b27      	ldr	r3, [pc, #156]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1f0      	bne.n	8002e4c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	69da      	ldr	r2, [r3, #28]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6a1b      	ldr	r3, [r3, #32]
 8002e72:	431a      	orrs	r2, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e78:	019b      	lsls	r3, r3, #6
 8002e7a:	431a      	orrs	r2, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e80:	085b      	lsrs	r3, r3, #1
 8002e82:	3b01      	subs	r3, #1
 8002e84:	041b      	lsls	r3, r3, #16
 8002e86:	431a      	orrs	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e8c:	061b      	lsls	r3, r3, #24
 8002e8e:	491b      	ldr	r1, [pc, #108]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002e90:	4313      	orrs	r3, r2
 8002e92:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e94:	4b1b      	ldr	r3, [pc, #108]	; (8002f04 <HAL_RCC_OscConfig+0x478>)
 8002e96:	2201      	movs	r2, #1
 8002e98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e9a:	f7fe fe7b 	bl	8001b94 <HAL_GetTick>
 8002e9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ea0:	e008      	b.n	8002eb4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ea2:	f7fe fe77 	bl	8001b94 <HAL_GetTick>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	2b02      	cmp	r3, #2
 8002eae:	d901      	bls.n	8002eb4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	e05c      	b.n	8002f6e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eb4:	4b11      	ldr	r3, [pc, #68]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d0f0      	beq.n	8002ea2 <HAL_RCC_OscConfig+0x416>
 8002ec0:	e054      	b.n	8002f6c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ec2:	4b10      	ldr	r3, [pc, #64]	; (8002f04 <HAL_RCC_OscConfig+0x478>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ec8:	f7fe fe64 	bl	8001b94 <HAL_GetTick>
 8002ecc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ece:	e008      	b.n	8002ee2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ed0:	f7fe fe60 	bl	8001b94 <HAL_GetTick>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	1ad3      	subs	r3, r2, r3
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d901      	bls.n	8002ee2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e045      	b.n	8002f6e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ee2:	4b06      	ldr	r3, [pc, #24]	; (8002efc <HAL_RCC_OscConfig+0x470>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d1f0      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x444>
 8002eee:	e03d      	b.n	8002f6c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	699b      	ldr	r3, [r3, #24]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d107      	bne.n	8002f08 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e038      	b.n	8002f6e <HAL_RCC_OscConfig+0x4e2>
 8002efc:	40023800 	.word	0x40023800
 8002f00:	40007000 	.word	0x40007000
 8002f04:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f08:	4b1b      	ldr	r3, [pc, #108]	; (8002f78 <HAL_RCC_OscConfig+0x4ec>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d028      	beq.n	8002f68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d121      	bne.n	8002f68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d11a      	bne.n	8002f68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f32:	68fa      	ldr	r2, [r7, #12]
 8002f34:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002f38:	4013      	ands	r3, r2
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002f3e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d111      	bne.n	8002f68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f4e:	085b      	lsrs	r3, r3, #1
 8002f50:	3b01      	subs	r3, #1
 8002f52:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d107      	bne.n	8002f68 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f62:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d001      	beq.n	8002f6c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e000      	b.n	8002f6e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3718      	adds	r7, #24
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	40023800 	.word	0x40023800

08002f7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b084      	sub	sp, #16
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
 8002f84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d101      	bne.n	8002f90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e0cc      	b.n	800312a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f90:	4b68      	ldr	r3, [pc, #416]	; (8003134 <HAL_RCC_ClockConfig+0x1b8>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 030f 	and.w	r3, r3, #15
 8002f98:	683a      	ldr	r2, [r7, #0]
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d90c      	bls.n	8002fb8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f9e:	4b65      	ldr	r3, [pc, #404]	; (8003134 <HAL_RCC_ClockConfig+0x1b8>)
 8002fa0:	683a      	ldr	r2, [r7, #0]
 8002fa2:	b2d2      	uxtb	r2, r2
 8002fa4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fa6:	4b63      	ldr	r3, [pc, #396]	; (8003134 <HAL_RCC_ClockConfig+0x1b8>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 030f 	and.w	r3, r3, #15
 8002fae:	683a      	ldr	r2, [r7, #0]
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d001      	beq.n	8002fb8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e0b8      	b.n	800312a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0302 	and.w	r3, r3, #2
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d020      	beq.n	8003006 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 0304 	and.w	r3, r3, #4
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d005      	beq.n	8002fdc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fd0:	4b59      	ldr	r3, [pc, #356]	; (8003138 <HAL_RCC_ClockConfig+0x1bc>)
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	4a58      	ldr	r2, [pc, #352]	; (8003138 <HAL_RCC_ClockConfig+0x1bc>)
 8002fd6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002fda:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0308 	and.w	r3, r3, #8
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d005      	beq.n	8002ff4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fe8:	4b53      	ldr	r3, [pc, #332]	; (8003138 <HAL_RCC_ClockConfig+0x1bc>)
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	4a52      	ldr	r2, [pc, #328]	; (8003138 <HAL_RCC_ClockConfig+0x1bc>)
 8002fee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002ff2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ff4:	4b50      	ldr	r3, [pc, #320]	; (8003138 <HAL_RCC_ClockConfig+0x1bc>)
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	494d      	ldr	r1, [pc, #308]	; (8003138 <HAL_RCC_ClockConfig+0x1bc>)
 8003002:	4313      	orrs	r3, r2
 8003004:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0301 	and.w	r3, r3, #1
 800300e:	2b00      	cmp	r3, #0
 8003010:	d044      	beq.n	800309c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d107      	bne.n	800302a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800301a:	4b47      	ldr	r3, [pc, #284]	; (8003138 <HAL_RCC_ClockConfig+0x1bc>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d119      	bne.n	800305a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e07f      	b.n	800312a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	2b02      	cmp	r3, #2
 8003030:	d003      	beq.n	800303a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003036:	2b03      	cmp	r3, #3
 8003038:	d107      	bne.n	800304a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800303a:	4b3f      	ldr	r3, [pc, #252]	; (8003138 <HAL_RCC_ClockConfig+0x1bc>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d109      	bne.n	800305a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e06f      	b.n	800312a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800304a:	4b3b      	ldr	r3, [pc, #236]	; (8003138 <HAL_RCC_ClockConfig+0x1bc>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 0302 	and.w	r3, r3, #2
 8003052:	2b00      	cmp	r3, #0
 8003054:	d101      	bne.n	800305a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e067      	b.n	800312a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800305a:	4b37      	ldr	r3, [pc, #220]	; (8003138 <HAL_RCC_ClockConfig+0x1bc>)
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f023 0203 	bic.w	r2, r3, #3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	4934      	ldr	r1, [pc, #208]	; (8003138 <HAL_RCC_ClockConfig+0x1bc>)
 8003068:	4313      	orrs	r3, r2
 800306a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800306c:	f7fe fd92 	bl	8001b94 <HAL_GetTick>
 8003070:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003072:	e00a      	b.n	800308a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003074:	f7fe fd8e 	bl	8001b94 <HAL_GetTick>
 8003078:	4602      	mov	r2, r0
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003082:	4293      	cmp	r3, r2
 8003084:	d901      	bls.n	800308a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003086:	2303      	movs	r3, #3
 8003088:	e04f      	b.n	800312a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800308a:	4b2b      	ldr	r3, [pc, #172]	; (8003138 <HAL_RCC_ClockConfig+0x1bc>)
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	f003 020c 	and.w	r2, r3, #12
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	429a      	cmp	r2, r3
 800309a:	d1eb      	bne.n	8003074 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800309c:	4b25      	ldr	r3, [pc, #148]	; (8003134 <HAL_RCC_ClockConfig+0x1b8>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 030f 	and.w	r3, r3, #15
 80030a4:	683a      	ldr	r2, [r7, #0]
 80030a6:	429a      	cmp	r2, r3
 80030a8:	d20c      	bcs.n	80030c4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030aa:	4b22      	ldr	r3, [pc, #136]	; (8003134 <HAL_RCC_ClockConfig+0x1b8>)
 80030ac:	683a      	ldr	r2, [r7, #0]
 80030ae:	b2d2      	uxtb	r2, r2
 80030b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030b2:	4b20      	ldr	r3, [pc, #128]	; (8003134 <HAL_RCC_ClockConfig+0x1b8>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 030f 	and.w	r3, r3, #15
 80030ba:	683a      	ldr	r2, [r7, #0]
 80030bc:	429a      	cmp	r2, r3
 80030be:	d001      	beq.n	80030c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e032      	b.n	800312a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f003 0304 	and.w	r3, r3, #4
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d008      	beq.n	80030e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030d0:	4b19      	ldr	r3, [pc, #100]	; (8003138 <HAL_RCC_ClockConfig+0x1bc>)
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	4916      	ldr	r1, [pc, #88]	; (8003138 <HAL_RCC_ClockConfig+0x1bc>)
 80030de:	4313      	orrs	r3, r2
 80030e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0308 	and.w	r3, r3, #8
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d009      	beq.n	8003102 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030ee:	4b12      	ldr	r3, [pc, #72]	; (8003138 <HAL_RCC_ClockConfig+0x1bc>)
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	691b      	ldr	r3, [r3, #16]
 80030fa:	00db      	lsls	r3, r3, #3
 80030fc:	490e      	ldr	r1, [pc, #56]	; (8003138 <HAL_RCC_ClockConfig+0x1bc>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003102:	f000 f821 	bl	8003148 <HAL_RCC_GetSysClockFreq>
 8003106:	4602      	mov	r2, r0
 8003108:	4b0b      	ldr	r3, [pc, #44]	; (8003138 <HAL_RCC_ClockConfig+0x1bc>)
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	091b      	lsrs	r3, r3, #4
 800310e:	f003 030f 	and.w	r3, r3, #15
 8003112:	490a      	ldr	r1, [pc, #40]	; (800313c <HAL_RCC_ClockConfig+0x1c0>)
 8003114:	5ccb      	ldrb	r3, [r1, r3]
 8003116:	fa22 f303 	lsr.w	r3, r2, r3
 800311a:	4a09      	ldr	r2, [pc, #36]	; (8003140 <HAL_RCC_ClockConfig+0x1c4>)
 800311c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800311e:	4b09      	ldr	r3, [pc, #36]	; (8003144 <HAL_RCC_ClockConfig+0x1c8>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4618      	mov	r0, r3
 8003124:	f7fe fcf2 	bl	8001b0c <HAL_InitTick>

  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3710      	adds	r7, #16
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	40023c00 	.word	0x40023c00
 8003138:	40023800 	.word	0x40023800
 800313c:	08007530 	.word	0x08007530
 8003140:	20000000 	.word	0x20000000
 8003144:	20000004 	.word	0x20000004

08003148 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003148:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800314c:	b094      	sub	sp, #80	; 0x50
 800314e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003150:	2300      	movs	r3, #0
 8003152:	647b      	str	r3, [r7, #68]	; 0x44
 8003154:	2300      	movs	r3, #0
 8003156:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003158:	2300      	movs	r3, #0
 800315a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800315c:	2300      	movs	r3, #0
 800315e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003160:	4b79      	ldr	r3, [pc, #484]	; (8003348 <HAL_RCC_GetSysClockFreq+0x200>)
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	f003 030c 	and.w	r3, r3, #12
 8003168:	2b08      	cmp	r3, #8
 800316a:	d00d      	beq.n	8003188 <HAL_RCC_GetSysClockFreq+0x40>
 800316c:	2b08      	cmp	r3, #8
 800316e:	f200 80e1 	bhi.w	8003334 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003172:	2b00      	cmp	r3, #0
 8003174:	d002      	beq.n	800317c <HAL_RCC_GetSysClockFreq+0x34>
 8003176:	2b04      	cmp	r3, #4
 8003178:	d003      	beq.n	8003182 <HAL_RCC_GetSysClockFreq+0x3a>
 800317a:	e0db      	b.n	8003334 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800317c:	4b73      	ldr	r3, [pc, #460]	; (800334c <HAL_RCC_GetSysClockFreq+0x204>)
 800317e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003180:	e0db      	b.n	800333a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003182:	4b73      	ldr	r3, [pc, #460]	; (8003350 <HAL_RCC_GetSysClockFreq+0x208>)
 8003184:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003186:	e0d8      	b.n	800333a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003188:	4b6f      	ldr	r3, [pc, #444]	; (8003348 <HAL_RCC_GetSysClockFreq+0x200>)
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003190:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003192:	4b6d      	ldr	r3, [pc, #436]	; (8003348 <HAL_RCC_GetSysClockFreq+0x200>)
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d063      	beq.n	8003266 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800319e:	4b6a      	ldr	r3, [pc, #424]	; (8003348 <HAL_RCC_GetSysClockFreq+0x200>)
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	099b      	lsrs	r3, r3, #6
 80031a4:	2200      	movs	r2, #0
 80031a6:	63bb      	str	r3, [r7, #56]	; 0x38
 80031a8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80031aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031b0:	633b      	str	r3, [r7, #48]	; 0x30
 80031b2:	2300      	movs	r3, #0
 80031b4:	637b      	str	r3, [r7, #52]	; 0x34
 80031b6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80031ba:	4622      	mov	r2, r4
 80031bc:	462b      	mov	r3, r5
 80031be:	f04f 0000 	mov.w	r0, #0
 80031c2:	f04f 0100 	mov.w	r1, #0
 80031c6:	0159      	lsls	r1, r3, #5
 80031c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031cc:	0150      	lsls	r0, r2, #5
 80031ce:	4602      	mov	r2, r0
 80031d0:	460b      	mov	r3, r1
 80031d2:	4621      	mov	r1, r4
 80031d4:	1a51      	subs	r1, r2, r1
 80031d6:	6139      	str	r1, [r7, #16]
 80031d8:	4629      	mov	r1, r5
 80031da:	eb63 0301 	sbc.w	r3, r3, r1
 80031de:	617b      	str	r3, [r7, #20]
 80031e0:	f04f 0200 	mov.w	r2, #0
 80031e4:	f04f 0300 	mov.w	r3, #0
 80031e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80031ec:	4659      	mov	r1, fp
 80031ee:	018b      	lsls	r3, r1, #6
 80031f0:	4651      	mov	r1, sl
 80031f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80031f6:	4651      	mov	r1, sl
 80031f8:	018a      	lsls	r2, r1, #6
 80031fa:	4651      	mov	r1, sl
 80031fc:	ebb2 0801 	subs.w	r8, r2, r1
 8003200:	4659      	mov	r1, fp
 8003202:	eb63 0901 	sbc.w	r9, r3, r1
 8003206:	f04f 0200 	mov.w	r2, #0
 800320a:	f04f 0300 	mov.w	r3, #0
 800320e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003212:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003216:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800321a:	4690      	mov	r8, r2
 800321c:	4699      	mov	r9, r3
 800321e:	4623      	mov	r3, r4
 8003220:	eb18 0303 	adds.w	r3, r8, r3
 8003224:	60bb      	str	r3, [r7, #8]
 8003226:	462b      	mov	r3, r5
 8003228:	eb49 0303 	adc.w	r3, r9, r3
 800322c:	60fb      	str	r3, [r7, #12]
 800322e:	f04f 0200 	mov.w	r2, #0
 8003232:	f04f 0300 	mov.w	r3, #0
 8003236:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800323a:	4629      	mov	r1, r5
 800323c:	024b      	lsls	r3, r1, #9
 800323e:	4621      	mov	r1, r4
 8003240:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003244:	4621      	mov	r1, r4
 8003246:	024a      	lsls	r2, r1, #9
 8003248:	4610      	mov	r0, r2
 800324a:	4619      	mov	r1, r3
 800324c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800324e:	2200      	movs	r2, #0
 8003250:	62bb      	str	r3, [r7, #40]	; 0x28
 8003252:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003254:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003258:	f7fd fcb6 	bl	8000bc8 <__aeabi_uldivmod>
 800325c:	4602      	mov	r2, r0
 800325e:	460b      	mov	r3, r1
 8003260:	4613      	mov	r3, r2
 8003262:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003264:	e058      	b.n	8003318 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003266:	4b38      	ldr	r3, [pc, #224]	; (8003348 <HAL_RCC_GetSysClockFreq+0x200>)
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	099b      	lsrs	r3, r3, #6
 800326c:	2200      	movs	r2, #0
 800326e:	4618      	mov	r0, r3
 8003270:	4611      	mov	r1, r2
 8003272:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003276:	623b      	str	r3, [r7, #32]
 8003278:	2300      	movs	r3, #0
 800327a:	627b      	str	r3, [r7, #36]	; 0x24
 800327c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003280:	4642      	mov	r2, r8
 8003282:	464b      	mov	r3, r9
 8003284:	f04f 0000 	mov.w	r0, #0
 8003288:	f04f 0100 	mov.w	r1, #0
 800328c:	0159      	lsls	r1, r3, #5
 800328e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003292:	0150      	lsls	r0, r2, #5
 8003294:	4602      	mov	r2, r0
 8003296:	460b      	mov	r3, r1
 8003298:	4641      	mov	r1, r8
 800329a:	ebb2 0a01 	subs.w	sl, r2, r1
 800329e:	4649      	mov	r1, r9
 80032a0:	eb63 0b01 	sbc.w	fp, r3, r1
 80032a4:	f04f 0200 	mov.w	r2, #0
 80032a8:	f04f 0300 	mov.w	r3, #0
 80032ac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80032b0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80032b4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80032b8:	ebb2 040a 	subs.w	r4, r2, sl
 80032bc:	eb63 050b 	sbc.w	r5, r3, fp
 80032c0:	f04f 0200 	mov.w	r2, #0
 80032c4:	f04f 0300 	mov.w	r3, #0
 80032c8:	00eb      	lsls	r3, r5, #3
 80032ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032ce:	00e2      	lsls	r2, r4, #3
 80032d0:	4614      	mov	r4, r2
 80032d2:	461d      	mov	r5, r3
 80032d4:	4643      	mov	r3, r8
 80032d6:	18e3      	adds	r3, r4, r3
 80032d8:	603b      	str	r3, [r7, #0]
 80032da:	464b      	mov	r3, r9
 80032dc:	eb45 0303 	adc.w	r3, r5, r3
 80032e0:	607b      	str	r3, [r7, #4]
 80032e2:	f04f 0200 	mov.w	r2, #0
 80032e6:	f04f 0300 	mov.w	r3, #0
 80032ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80032ee:	4629      	mov	r1, r5
 80032f0:	028b      	lsls	r3, r1, #10
 80032f2:	4621      	mov	r1, r4
 80032f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80032f8:	4621      	mov	r1, r4
 80032fa:	028a      	lsls	r2, r1, #10
 80032fc:	4610      	mov	r0, r2
 80032fe:	4619      	mov	r1, r3
 8003300:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003302:	2200      	movs	r2, #0
 8003304:	61bb      	str	r3, [r7, #24]
 8003306:	61fa      	str	r2, [r7, #28]
 8003308:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800330c:	f7fd fc5c 	bl	8000bc8 <__aeabi_uldivmod>
 8003310:	4602      	mov	r2, r0
 8003312:	460b      	mov	r3, r1
 8003314:	4613      	mov	r3, r2
 8003316:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003318:	4b0b      	ldr	r3, [pc, #44]	; (8003348 <HAL_RCC_GetSysClockFreq+0x200>)
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	0c1b      	lsrs	r3, r3, #16
 800331e:	f003 0303 	and.w	r3, r3, #3
 8003322:	3301      	adds	r3, #1
 8003324:	005b      	lsls	r3, r3, #1
 8003326:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003328:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800332a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800332c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003330:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003332:	e002      	b.n	800333a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003334:	4b05      	ldr	r3, [pc, #20]	; (800334c <HAL_RCC_GetSysClockFreq+0x204>)
 8003336:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003338:	bf00      	nop
    }
  }
  return sysclockfreq;
 800333a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800333c:	4618      	mov	r0, r3
 800333e:	3750      	adds	r7, #80	; 0x50
 8003340:	46bd      	mov	sp, r7
 8003342:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003346:	bf00      	nop
 8003348:	40023800 	.word	0x40023800
 800334c:	00f42400 	.word	0x00f42400
 8003350:	007a1200 	.word	0x007a1200

08003354 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003354:	b480      	push	{r7}
 8003356:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003358:	4b03      	ldr	r3, [pc, #12]	; (8003368 <HAL_RCC_GetHCLKFreq+0x14>)
 800335a:	681b      	ldr	r3, [r3, #0]
}
 800335c:	4618      	mov	r0, r3
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop
 8003368:	20000000 	.word	0x20000000

0800336c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003370:	f7ff fff0 	bl	8003354 <HAL_RCC_GetHCLKFreq>
 8003374:	4602      	mov	r2, r0
 8003376:	4b05      	ldr	r3, [pc, #20]	; (800338c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	0a9b      	lsrs	r3, r3, #10
 800337c:	f003 0307 	and.w	r3, r3, #7
 8003380:	4903      	ldr	r1, [pc, #12]	; (8003390 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003382:	5ccb      	ldrb	r3, [r1, r3]
 8003384:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003388:	4618      	mov	r0, r3
 800338a:	bd80      	pop	{r7, pc}
 800338c:	40023800 	.word	0x40023800
 8003390:	08007540 	.word	0x08007540

08003394 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003398:	f7ff ffdc 	bl	8003354 <HAL_RCC_GetHCLKFreq>
 800339c:	4602      	mov	r2, r0
 800339e:	4b05      	ldr	r3, [pc, #20]	; (80033b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	0b5b      	lsrs	r3, r3, #13
 80033a4:	f003 0307 	and.w	r3, r3, #7
 80033a8:	4903      	ldr	r1, [pc, #12]	; (80033b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033aa:	5ccb      	ldrb	r3, [r1, r3]
 80033ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	bd80      	pop	{r7, pc}
 80033b4:	40023800 	.word	0x40023800
 80033b8:	08007540 	.word	0x08007540

080033bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d101      	bne.n	80033ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e041      	b.n	8003452 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d106      	bne.n	80033e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f7fe f968 	bl	80016b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2202      	movs	r2, #2
 80033ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	3304      	adds	r3, #4
 80033f8:	4619      	mov	r1, r3
 80033fa:	4610      	mov	r0, r2
 80033fc:	f000 fa7e 	bl	80038fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2201      	movs	r2, #1
 8003404:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2201      	movs	r2, #1
 8003414:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2201      	movs	r2, #1
 8003434:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2201      	movs	r2, #1
 8003444:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2201      	movs	r2, #1
 800344c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	3708      	adds	r7, #8
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
	...

0800345c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800345c:	b480      	push	{r7}
 800345e:	b085      	sub	sp, #20
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800346a:	b2db      	uxtb	r3, r3
 800346c:	2b01      	cmp	r3, #1
 800346e:	d001      	beq.n	8003474 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e04e      	b.n	8003512 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2202      	movs	r2, #2
 8003478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	68da      	ldr	r2, [r3, #12]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f042 0201 	orr.w	r2, r2, #1
 800348a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a23      	ldr	r2, [pc, #140]	; (8003520 <HAL_TIM_Base_Start_IT+0xc4>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d022      	beq.n	80034dc <HAL_TIM_Base_Start_IT+0x80>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800349e:	d01d      	beq.n	80034dc <HAL_TIM_Base_Start_IT+0x80>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a1f      	ldr	r2, [pc, #124]	; (8003524 <HAL_TIM_Base_Start_IT+0xc8>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d018      	beq.n	80034dc <HAL_TIM_Base_Start_IT+0x80>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a1e      	ldr	r2, [pc, #120]	; (8003528 <HAL_TIM_Base_Start_IT+0xcc>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d013      	beq.n	80034dc <HAL_TIM_Base_Start_IT+0x80>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a1c      	ldr	r2, [pc, #112]	; (800352c <HAL_TIM_Base_Start_IT+0xd0>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d00e      	beq.n	80034dc <HAL_TIM_Base_Start_IT+0x80>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a1b      	ldr	r2, [pc, #108]	; (8003530 <HAL_TIM_Base_Start_IT+0xd4>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d009      	beq.n	80034dc <HAL_TIM_Base_Start_IT+0x80>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a19      	ldr	r2, [pc, #100]	; (8003534 <HAL_TIM_Base_Start_IT+0xd8>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d004      	beq.n	80034dc <HAL_TIM_Base_Start_IT+0x80>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a18      	ldr	r2, [pc, #96]	; (8003538 <HAL_TIM_Base_Start_IT+0xdc>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d111      	bne.n	8003500 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f003 0307 	and.w	r3, r3, #7
 80034e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2b06      	cmp	r3, #6
 80034ec:	d010      	beq.n	8003510 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f042 0201 	orr.w	r2, r2, #1
 80034fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034fe:	e007      	b.n	8003510 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f042 0201 	orr.w	r2, r2, #1
 800350e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003510:	2300      	movs	r3, #0
}
 8003512:	4618      	mov	r0, r3
 8003514:	3714      	adds	r7, #20
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	40010000 	.word	0x40010000
 8003524:	40000400 	.word	0x40000400
 8003528:	40000800 	.word	0x40000800
 800352c:	40000c00 	.word	0x40000c00
 8003530:	40010400 	.word	0x40010400
 8003534:	40014000 	.word	0x40014000
 8003538:	40001800 	.word	0x40001800

0800353c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	691b      	ldr	r3, [r3, #16]
 8003552:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	f003 0302 	and.w	r3, r3, #2
 800355a:	2b00      	cmp	r3, #0
 800355c:	d020      	beq.n	80035a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	f003 0302 	and.w	r3, r3, #2
 8003564:	2b00      	cmp	r3, #0
 8003566:	d01b      	beq.n	80035a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f06f 0202 	mvn.w	r2, #2
 8003570:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2201      	movs	r2, #1
 8003576:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	699b      	ldr	r3, [r3, #24]
 800357e:	f003 0303 	and.w	r3, r3, #3
 8003582:	2b00      	cmp	r3, #0
 8003584:	d003      	beq.n	800358e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	f000 f999 	bl	80038be <HAL_TIM_IC_CaptureCallback>
 800358c:	e005      	b.n	800359a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 f98b 	bl	80038aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f000 f99c 	bl	80038d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	f003 0304 	and.w	r3, r3, #4
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d020      	beq.n	80035ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	f003 0304 	and.w	r3, r3, #4
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d01b      	beq.n	80035ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f06f 0204 	mvn.w	r2, #4
 80035bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2202      	movs	r2, #2
 80035c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d003      	beq.n	80035da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f000 f973 	bl	80038be <HAL_TIM_IC_CaptureCallback>
 80035d8:	e005      	b.n	80035e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f000 f965 	bl	80038aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f000 f976 	bl	80038d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	f003 0308 	and.w	r3, r3, #8
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d020      	beq.n	8003638 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	f003 0308 	and.w	r3, r3, #8
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d01b      	beq.n	8003638 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f06f 0208 	mvn.w	r2, #8
 8003608:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2204      	movs	r2, #4
 800360e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	69db      	ldr	r3, [r3, #28]
 8003616:	f003 0303 	and.w	r3, r3, #3
 800361a:	2b00      	cmp	r3, #0
 800361c:	d003      	beq.n	8003626 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f000 f94d 	bl	80038be <HAL_TIM_IC_CaptureCallback>
 8003624:	e005      	b.n	8003632 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f000 f93f 	bl	80038aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f000 f950 	bl	80038d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	f003 0310 	and.w	r3, r3, #16
 800363e:	2b00      	cmp	r3, #0
 8003640:	d020      	beq.n	8003684 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f003 0310 	and.w	r3, r3, #16
 8003648:	2b00      	cmp	r3, #0
 800364a:	d01b      	beq.n	8003684 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f06f 0210 	mvn.w	r2, #16
 8003654:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2208      	movs	r2, #8
 800365a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	69db      	ldr	r3, [r3, #28]
 8003662:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003666:	2b00      	cmp	r3, #0
 8003668:	d003      	beq.n	8003672 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f000 f927 	bl	80038be <HAL_TIM_IC_CaptureCallback>
 8003670:	e005      	b.n	800367e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f000 f919 	bl	80038aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	f000 f92a 	bl	80038d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2200      	movs	r2, #0
 8003682:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	f003 0301 	and.w	r3, r3, #1
 800368a:	2b00      	cmp	r3, #0
 800368c:	d00c      	beq.n	80036a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	f003 0301 	and.w	r3, r3, #1
 8003694:	2b00      	cmp	r3, #0
 8003696:	d007      	beq.n	80036a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f06f 0201 	mvn.w	r2, #1
 80036a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f7fd feb2 	bl	800140c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d00c      	beq.n	80036cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d007      	beq.n	80036cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80036c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036c6:	6878      	ldr	r0, [r7, #4]
 80036c8:	f000 fae4 	bl	8003c94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00c      	beq.n	80036f0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d007      	beq.n	80036f0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80036e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f000 f8fb 	bl	80038e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	f003 0320 	and.w	r3, r3, #32
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d00c      	beq.n	8003714 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	f003 0320 	and.w	r3, r3, #32
 8003700:	2b00      	cmp	r3, #0
 8003702:	d007      	beq.n	8003714 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f06f 0220 	mvn.w	r2, #32
 800370c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f000 fab6 	bl	8003c80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003714:	bf00      	nop
 8003716:	3710      	adds	r7, #16
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}

0800371c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b084      	sub	sp, #16
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003726:	2300      	movs	r3, #0
 8003728:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003730:	2b01      	cmp	r3, #1
 8003732:	d101      	bne.n	8003738 <HAL_TIM_ConfigClockSource+0x1c>
 8003734:	2302      	movs	r3, #2
 8003736:	e0b4      	b.n	80038a2 <HAL_TIM_ConfigClockSource+0x186>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2202      	movs	r2, #2
 8003744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003756:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800375e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	68ba      	ldr	r2, [r7, #8]
 8003766:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003770:	d03e      	beq.n	80037f0 <HAL_TIM_ConfigClockSource+0xd4>
 8003772:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003776:	f200 8087 	bhi.w	8003888 <HAL_TIM_ConfigClockSource+0x16c>
 800377a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800377e:	f000 8086 	beq.w	800388e <HAL_TIM_ConfigClockSource+0x172>
 8003782:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003786:	d87f      	bhi.n	8003888 <HAL_TIM_ConfigClockSource+0x16c>
 8003788:	2b70      	cmp	r3, #112	; 0x70
 800378a:	d01a      	beq.n	80037c2 <HAL_TIM_ConfigClockSource+0xa6>
 800378c:	2b70      	cmp	r3, #112	; 0x70
 800378e:	d87b      	bhi.n	8003888 <HAL_TIM_ConfigClockSource+0x16c>
 8003790:	2b60      	cmp	r3, #96	; 0x60
 8003792:	d050      	beq.n	8003836 <HAL_TIM_ConfigClockSource+0x11a>
 8003794:	2b60      	cmp	r3, #96	; 0x60
 8003796:	d877      	bhi.n	8003888 <HAL_TIM_ConfigClockSource+0x16c>
 8003798:	2b50      	cmp	r3, #80	; 0x50
 800379a:	d03c      	beq.n	8003816 <HAL_TIM_ConfigClockSource+0xfa>
 800379c:	2b50      	cmp	r3, #80	; 0x50
 800379e:	d873      	bhi.n	8003888 <HAL_TIM_ConfigClockSource+0x16c>
 80037a0:	2b40      	cmp	r3, #64	; 0x40
 80037a2:	d058      	beq.n	8003856 <HAL_TIM_ConfigClockSource+0x13a>
 80037a4:	2b40      	cmp	r3, #64	; 0x40
 80037a6:	d86f      	bhi.n	8003888 <HAL_TIM_ConfigClockSource+0x16c>
 80037a8:	2b30      	cmp	r3, #48	; 0x30
 80037aa:	d064      	beq.n	8003876 <HAL_TIM_ConfigClockSource+0x15a>
 80037ac:	2b30      	cmp	r3, #48	; 0x30
 80037ae:	d86b      	bhi.n	8003888 <HAL_TIM_ConfigClockSource+0x16c>
 80037b0:	2b20      	cmp	r3, #32
 80037b2:	d060      	beq.n	8003876 <HAL_TIM_ConfigClockSource+0x15a>
 80037b4:	2b20      	cmp	r3, #32
 80037b6:	d867      	bhi.n	8003888 <HAL_TIM_ConfigClockSource+0x16c>
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d05c      	beq.n	8003876 <HAL_TIM_ConfigClockSource+0x15a>
 80037bc:	2b10      	cmp	r3, #16
 80037be:	d05a      	beq.n	8003876 <HAL_TIM_ConfigClockSource+0x15a>
 80037c0:	e062      	b.n	8003888 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80037d2:	f000 f9b9 	bl	8003b48 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80037e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	68ba      	ldr	r2, [r7, #8]
 80037ec:	609a      	str	r2, [r3, #8]
      break;
 80037ee:	e04f      	b.n	8003890 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003800:	f000 f9a2 	bl	8003b48 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	689a      	ldr	r2, [r3, #8]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003812:	609a      	str	r2, [r3, #8]
      break;
 8003814:	e03c      	b.n	8003890 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003822:	461a      	mov	r2, r3
 8003824:	f000 f916 	bl	8003a54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	2150      	movs	r1, #80	; 0x50
 800382e:	4618      	mov	r0, r3
 8003830:	f000 f96f 	bl	8003b12 <TIM_ITRx_SetConfig>
      break;
 8003834:	e02c      	b.n	8003890 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003842:	461a      	mov	r2, r3
 8003844:	f000 f935 	bl	8003ab2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2160      	movs	r1, #96	; 0x60
 800384e:	4618      	mov	r0, r3
 8003850:	f000 f95f 	bl	8003b12 <TIM_ITRx_SetConfig>
      break;
 8003854:	e01c      	b.n	8003890 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003862:	461a      	mov	r2, r3
 8003864:	f000 f8f6 	bl	8003a54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	2140      	movs	r1, #64	; 0x40
 800386e:	4618      	mov	r0, r3
 8003870:	f000 f94f 	bl	8003b12 <TIM_ITRx_SetConfig>
      break;
 8003874:	e00c      	b.n	8003890 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4619      	mov	r1, r3
 8003880:	4610      	mov	r0, r2
 8003882:	f000 f946 	bl	8003b12 <TIM_ITRx_SetConfig>
      break;
 8003886:	e003      	b.n	8003890 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	73fb      	strb	r3, [r7, #15]
      break;
 800388c:	e000      	b.n	8003890 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800388e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2200      	movs	r2, #0
 800389c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80038a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3710      	adds	r7, #16
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}

080038aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038aa:	b480      	push	{r7}
 80038ac:	b083      	sub	sp, #12
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038b2:	bf00      	nop
 80038b4:	370c      	adds	r7, #12
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr

080038be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80038be:	b480      	push	{r7}
 80038c0:	b083      	sub	sp, #12
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80038c6:	bf00      	nop
 80038c8:	370c      	adds	r7, #12
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr

080038d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038d2:	b480      	push	{r7}
 80038d4:	b083      	sub	sp, #12
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038da:	bf00      	nop
 80038dc:	370c      	adds	r7, #12
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr

080038e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80038e6:	b480      	push	{r7}
 80038e8:	b083      	sub	sp, #12
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80038ee:	bf00      	nop
 80038f0:	370c      	adds	r7, #12
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
	...

080038fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b085      	sub	sp, #20
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	4a46      	ldr	r2, [pc, #280]	; (8003a28 <TIM_Base_SetConfig+0x12c>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d013      	beq.n	800393c <TIM_Base_SetConfig+0x40>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800391a:	d00f      	beq.n	800393c <TIM_Base_SetConfig+0x40>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	4a43      	ldr	r2, [pc, #268]	; (8003a2c <TIM_Base_SetConfig+0x130>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d00b      	beq.n	800393c <TIM_Base_SetConfig+0x40>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4a42      	ldr	r2, [pc, #264]	; (8003a30 <TIM_Base_SetConfig+0x134>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d007      	beq.n	800393c <TIM_Base_SetConfig+0x40>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	4a41      	ldr	r2, [pc, #260]	; (8003a34 <TIM_Base_SetConfig+0x138>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d003      	beq.n	800393c <TIM_Base_SetConfig+0x40>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	4a40      	ldr	r2, [pc, #256]	; (8003a38 <TIM_Base_SetConfig+0x13c>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d108      	bne.n	800394e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003942:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	68fa      	ldr	r2, [r7, #12]
 800394a:	4313      	orrs	r3, r2
 800394c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a35      	ldr	r2, [pc, #212]	; (8003a28 <TIM_Base_SetConfig+0x12c>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d02b      	beq.n	80039ae <TIM_Base_SetConfig+0xb2>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800395c:	d027      	beq.n	80039ae <TIM_Base_SetConfig+0xb2>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a32      	ldr	r2, [pc, #200]	; (8003a2c <TIM_Base_SetConfig+0x130>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d023      	beq.n	80039ae <TIM_Base_SetConfig+0xb2>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a31      	ldr	r2, [pc, #196]	; (8003a30 <TIM_Base_SetConfig+0x134>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d01f      	beq.n	80039ae <TIM_Base_SetConfig+0xb2>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a30      	ldr	r2, [pc, #192]	; (8003a34 <TIM_Base_SetConfig+0x138>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d01b      	beq.n	80039ae <TIM_Base_SetConfig+0xb2>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4a2f      	ldr	r2, [pc, #188]	; (8003a38 <TIM_Base_SetConfig+0x13c>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d017      	beq.n	80039ae <TIM_Base_SetConfig+0xb2>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a2e      	ldr	r2, [pc, #184]	; (8003a3c <TIM_Base_SetConfig+0x140>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d013      	beq.n	80039ae <TIM_Base_SetConfig+0xb2>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a2d      	ldr	r2, [pc, #180]	; (8003a40 <TIM_Base_SetConfig+0x144>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d00f      	beq.n	80039ae <TIM_Base_SetConfig+0xb2>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a2c      	ldr	r2, [pc, #176]	; (8003a44 <TIM_Base_SetConfig+0x148>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d00b      	beq.n	80039ae <TIM_Base_SetConfig+0xb2>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a2b      	ldr	r2, [pc, #172]	; (8003a48 <TIM_Base_SetConfig+0x14c>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d007      	beq.n	80039ae <TIM_Base_SetConfig+0xb2>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a2a      	ldr	r2, [pc, #168]	; (8003a4c <TIM_Base_SetConfig+0x150>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d003      	beq.n	80039ae <TIM_Base_SetConfig+0xb2>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	4a29      	ldr	r2, [pc, #164]	; (8003a50 <TIM_Base_SetConfig+0x154>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d108      	bne.n	80039c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	68fa      	ldr	r2, [r7, #12]
 80039bc:	4313      	orrs	r3, r2
 80039be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	695b      	ldr	r3, [r3, #20]
 80039ca:	4313      	orrs	r3, r2
 80039cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	68fa      	ldr	r2, [r7, #12]
 80039d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	689a      	ldr	r2, [r3, #8]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	4a10      	ldr	r2, [pc, #64]	; (8003a28 <TIM_Base_SetConfig+0x12c>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d003      	beq.n	80039f4 <TIM_Base_SetConfig+0xf8>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	4a12      	ldr	r2, [pc, #72]	; (8003a38 <TIM_Base_SetConfig+0x13c>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d103      	bne.n	80039fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	691a      	ldr	r2, [r3, #16]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2201      	movs	r2, #1
 8003a00:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	691b      	ldr	r3, [r3, #16]
 8003a06:	f003 0301 	and.w	r3, r3, #1
 8003a0a:	2b01      	cmp	r3, #1
 8003a0c:	d105      	bne.n	8003a1a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	691b      	ldr	r3, [r3, #16]
 8003a12:	f023 0201 	bic.w	r2, r3, #1
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	611a      	str	r2, [r3, #16]
  }
}
 8003a1a:	bf00      	nop
 8003a1c:	3714      	adds	r7, #20
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a24:	4770      	bx	lr
 8003a26:	bf00      	nop
 8003a28:	40010000 	.word	0x40010000
 8003a2c:	40000400 	.word	0x40000400
 8003a30:	40000800 	.word	0x40000800
 8003a34:	40000c00 	.word	0x40000c00
 8003a38:	40010400 	.word	0x40010400
 8003a3c:	40014000 	.word	0x40014000
 8003a40:	40014400 	.word	0x40014400
 8003a44:	40014800 	.word	0x40014800
 8003a48:	40001800 	.word	0x40001800
 8003a4c:	40001c00 	.word	0x40001c00
 8003a50:	40002000 	.word	0x40002000

08003a54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b087      	sub	sp, #28
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	60f8      	str	r0, [r7, #12]
 8003a5c:	60b9      	str	r1, [r7, #8]
 8003a5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6a1b      	ldr	r3, [r3, #32]
 8003a64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	6a1b      	ldr	r3, [r3, #32]
 8003a6a:	f023 0201 	bic.w	r2, r3, #1
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	699b      	ldr	r3, [r3, #24]
 8003a76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	011b      	lsls	r3, r3, #4
 8003a84:	693a      	ldr	r2, [r7, #16]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	f023 030a 	bic.w	r3, r3, #10
 8003a90:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a92:	697a      	ldr	r2, [r7, #20]
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	693a      	ldr	r2, [r7, #16]
 8003a9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	697a      	ldr	r2, [r7, #20]
 8003aa4:	621a      	str	r2, [r3, #32]
}
 8003aa6:	bf00      	nop
 8003aa8:	371c      	adds	r7, #28
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr

08003ab2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ab2:	b480      	push	{r7}
 8003ab4:	b087      	sub	sp, #28
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	60f8      	str	r0, [r7, #12]
 8003aba:	60b9      	str	r1, [r7, #8]
 8003abc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6a1b      	ldr	r3, [r3, #32]
 8003ac2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6a1b      	ldr	r3, [r3, #32]
 8003ac8:	f023 0210 	bic.w	r2, r3, #16
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	699b      	ldr	r3, [r3, #24]
 8003ad4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003adc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	031b      	lsls	r3, r3, #12
 8003ae2:	693a      	ldr	r2, [r7, #16]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003aee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	011b      	lsls	r3, r3, #4
 8003af4:	697a      	ldr	r2, [r7, #20]
 8003af6:	4313      	orrs	r3, r2
 8003af8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	693a      	ldr	r2, [r7, #16]
 8003afe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	697a      	ldr	r2, [r7, #20]
 8003b04:	621a      	str	r2, [r3, #32]
}
 8003b06:	bf00      	nop
 8003b08:	371c      	adds	r7, #28
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr

08003b12 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b12:	b480      	push	{r7}
 8003b14:	b085      	sub	sp, #20
 8003b16:	af00      	add	r7, sp, #0
 8003b18:	6078      	str	r0, [r7, #4]
 8003b1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b28:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b2a:	683a      	ldr	r2, [r7, #0]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	f043 0307 	orr.w	r3, r3, #7
 8003b34:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	68fa      	ldr	r2, [r7, #12]
 8003b3a:	609a      	str	r2, [r3, #8]
}
 8003b3c:	bf00      	nop
 8003b3e:	3714      	adds	r7, #20
 8003b40:	46bd      	mov	sp, r7
 8003b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b46:	4770      	bx	lr

08003b48 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b087      	sub	sp, #28
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	60f8      	str	r0, [r7, #12]
 8003b50:	60b9      	str	r1, [r7, #8]
 8003b52:	607a      	str	r2, [r7, #4]
 8003b54:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b62:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	021a      	lsls	r2, r3, #8
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	431a      	orrs	r2, r3
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	697a      	ldr	r2, [r7, #20]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	697a      	ldr	r2, [r7, #20]
 8003b7a:	609a      	str	r2, [r3, #8]
}
 8003b7c:	bf00      	nop
 8003b7e:	371c      	adds	r7, #28
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr

08003b88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d101      	bne.n	8003ba0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b9c:	2302      	movs	r3, #2
 8003b9e:	e05a      	b.n	8003c56 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2202      	movs	r2, #2
 8003bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bc6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	68fa      	ldr	r2, [r7, #12]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	68fa      	ldr	r2, [r7, #12]
 8003bd8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a21      	ldr	r2, [pc, #132]	; (8003c64 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d022      	beq.n	8003c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bec:	d01d      	beq.n	8003c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a1d      	ldr	r2, [pc, #116]	; (8003c68 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d018      	beq.n	8003c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a1b      	ldr	r2, [pc, #108]	; (8003c6c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d013      	beq.n	8003c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a1a      	ldr	r2, [pc, #104]	; (8003c70 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d00e      	beq.n	8003c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a18      	ldr	r2, [pc, #96]	; (8003c74 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d009      	beq.n	8003c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a17      	ldr	r2, [pc, #92]	; (8003c78 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d004      	beq.n	8003c2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a15      	ldr	r2, [pc, #84]	; (8003c7c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d10c      	bne.n	8003c44 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	68ba      	ldr	r2, [r7, #8]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	68ba      	ldr	r2, [r7, #8]
 8003c42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2201      	movs	r2, #1
 8003c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c54:	2300      	movs	r3, #0
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3714      	adds	r7, #20
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr
 8003c62:	bf00      	nop
 8003c64:	40010000 	.word	0x40010000
 8003c68:	40000400 	.word	0x40000400
 8003c6c:	40000800 	.word	0x40000800
 8003c70:	40000c00 	.word	0x40000c00
 8003c74:	40010400 	.word	0x40010400
 8003c78:	40014000 	.word	0x40014000
 8003c7c:	40001800 	.word	0x40001800

08003c80 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c88:	bf00      	nop
 8003c8a:	370c      	adds	r7, #12
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c9c:	bf00      	nop
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b082      	sub	sp, #8
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d101      	bne.n	8003cba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e042      	b.n	8003d40 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d106      	bne.n	8003cd4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f7fd fd1a 	bl	8001708 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2224      	movs	r2, #36	; 0x24
 8003cd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	68da      	ldr	r2, [r3, #12]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003cea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f000 f973 	bl	8003fd8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	691a      	ldr	r2, [r3, #16]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d00:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	695a      	ldr	r2, [r3, #20]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d10:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	68da      	ldr	r2, [r3, #12]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d20:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2200      	movs	r2, #0
 8003d26:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2220      	movs	r2, #32
 8003d2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2220      	movs	r2, #32
 8003d34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3708      	adds	r7, #8
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b08a      	sub	sp, #40	; 0x28
 8003d4c:	af02      	add	r7, sp, #8
 8003d4e:	60f8      	str	r0, [r7, #12]
 8003d50:	60b9      	str	r1, [r7, #8]
 8003d52:	603b      	str	r3, [r7, #0]
 8003d54:	4613      	mov	r3, r2
 8003d56:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	2b20      	cmp	r3, #32
 8003d66:	d175      	bne.n	8003e54 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d002      	beq.n	8003d74 <HAL_UART_Transmit+0x2c>
 8003d6e:	88fb      	ldrh	r3, [r7, #6]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d101      	bne.n	8003d78 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	e06e      	b.n	8003e56 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2221      	movs	r2, #33	; 0x21
 8003d82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d86:	f7fd ff05 	bl	8001b94 <HAL_GetTick>
 8003d8a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	88fa      	ldrh	r2, [r7, #6]
 8003d90:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	88fa      	ldrh	r2, [r7, #6]
 8003d96:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003da0:	d108      	bne.n	8003db4 <HAL_UART_Transmit+0x6c>
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	691b      	ldr	r3, [r3, #16]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d104      	bne.n	8003db4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003daa:	2300      	movs	r3, #0
 8003dac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	61bb      	str	r3, [r7, #24]
 8003db2:	e003      	b.n	8003dbc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003db8:	2300      	movs	r3, #0
 8003dba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003dbc:	e02e      	b.n	8003e1c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	9300      	str	r3, [sp, #0]
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	2180      	movs	r1, #128	; 0x80
 8003dc8:	68f8      	ldr	r0, [r7, #12]
 8003dca:	f000 f848 	bl	8003e5e <UART_WaitOnFlagUntilTimeout>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d005      	beq.n	8003de0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2220      	movs	r2, #32
 8003dd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e03a      	b.n	8003e56 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003de0:	69fb      	ldr	r3, [r7, #28]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d10b      	bne.n	8003dfe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	881b      	ldrh	r3, [r3, #0]
 8003dea:	461a      	mov	r2, r3
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003df4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003df6:	69bb      	ldr	r3, [r7, #24]
 8003df8:	3302      	adds	r3, #2
 8003dfa:	61bb      	str	r3, [r7, #24]
 8003dfc:	e007      	b.n	8003e0e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	781a      	ldrb	r2, [r3, #0]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	3301      	adds	r3, #1
 8003e0c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e12:	b29b      	uxth	r3, r3
 8003e14:	3b01      	subs	r3, #1
 8003e16:	b29a      	uxth	r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e20:	b29b      	uxth	r3, r3
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d1cb      	bne.n	8003dbe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	9300      	str	r3, [sp, #0]
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	2140      	movs	r1, #64	; 0x40
 8003e30:	68f8      	ldr	r0, [r7, #12]
 8003e32:	f000 f814 	bl	8003e5e <UART_WaitOnFlagUntilTimeout>
 8003e36:	4603      	mov	r3, r0
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d005      	beq.n	8003e48 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2220      	movs	r2, #32
 8003e40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8003e44:	2303      	movs	r3, #3
 8003e46:	e006      	b.n	8003e56 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2220      	movs	r2, #32
 8003e4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003e50:	2300      	movs	r3, #0
 8003e52:	e000      	b.n	8003e56 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003e54:	2302      	movs	r3, #2
  }
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3720      	adds	r7, #32
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}

08003e5e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003e5e:	b580      	push	{r7, lr}
 8003e60:	b086      	sub	sp, #24
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	60f8      	str	r0, [r7, #12]
 8003e66:	60b9      	str	r1, [r7, #8]
 8003e68:	603b      	str	r3, [r7, #0]
 8003e6a:	4613      	mov	r3, r2
 8003e6c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e6e:	e03b      	b.n	8003ee8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e70:	6a3b      	ldr	r3, [r7, #32]
 8003e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e76:	d037      	beq.n	8003ee8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e78:	f7fd fe8c 	bl	8001b94 <HAL_GetTick>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	1ad3      	subs	r3, r2, r3
 8003e82:	6a3a      	ldr	r2, [r7, #32]
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d302      	bcc.n	8003e8e <UART_WaitOnFlagUntilTimeout+0x30>
 8003e88:	6a3b      	ldr	r3, [r7, #32]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d101      	bne.n	8003e92 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e03a      	b.n	8003f08 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	f003 0304 	and.w	r3, r3, #4
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d023      	beq.n	8003ee8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	2b80      	cmp	r3, #128	; 0x80
 8003ea4:	d020      	beq.n	8003ee8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	2b40      	cmp	r3, #64	; 0x40
 8003eaa:	d01d      	beq.n	8003ee8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0308 	and.w	r3, r3, #8
 8003eb6:	2b08      	cmp	r3, #8
 8003eb8:	d116      	bne.n	8003ee8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003eba:	2300      	movs	r3, #0
 8003ebc:	617b      	str	r3, [r7, #20]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	617b      	str	r3, [r7, #20]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	617b      	str	r3, [r7, #20]
 8003ece:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ed0:	68f8      	ldr	r0, [r7, #12]
 8003ed2:	f000 f81d 	bl	8003f10 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2208      	movs	r2, #8
 8003eda:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e00f      	b.n	8003f08 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	68ba      	ldr	r2, [r7, #8]
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	bf0c      	ite	eq
 8003ef8:	2301      	moveq	r3, #1
 8003efa:	2300      	movne	r3, #0
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	461a      	mov	r2, r3
 8003f00:	79fb      	ldrb	r3, [r7, #7]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d0b4      	beq.n	8003e70 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f06:	2300      	movs	r3, #0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3718      	adds	r7, #24
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b095      	sub	sp, #84	; 0x54
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	330c      	adds	r3, #12
 8003f1e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f22:	e853 3f00 	ldrex	r3, [r3]
 8003f26:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f2a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003f2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	330c      	adds	r3, #12
 8003f36:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003f38:	643a      	str	r2, [r7, #64]	; 0x40
 8003f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f3c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003f3e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003f40:	e841 2300 	strex	r3, r2, [r1]
 8003f44:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d1e5      	bne.n	8003f18 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	3314      	adds	r3, #20
 8003f52:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f54:	6a3b      	ldr	r3, [r7, #32]
 8003f56:	e853 3f00 	ldrex	r3, [r3]
 8003f5a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	f023 0301 	bic.w	r3, r3, #1
 8003f62:	64bb      	str	r3, [r7, #72]	; 0x48
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	3314      	adds	r3, #20
 8003f6a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f6c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003f6e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003f72:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f74:	e841 2300 	strex	r3, r2, [r1]
 8003f78:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d1e5      	bne.n	8003f4c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d119      	bne.n	8003fbc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	330c      	adds	r3, #12
 8003f8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	e853 3f00 	ldrex	r3, [r3]
 8003f96:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	f023 0310 	bic.w	r3, r3, #16
 8003f9e:	647b      	str	r3, [r7, #68]	; 0x44
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	330c      	adds	r3, #12
 8003fa6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003fa8:	61ba      	str	r2, [r7, #24]
 8003faa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fac:	6979      	ldr	r1, [r7, #20]
 8003fae:	69ba      	ldr	r2, [r7, #24]
 8003fb0:	e841 2300 	strex	r3, r2, [r1]
 8003fb4:	613b      	str	r3, [r7, #16]
   return(result);
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d1e5      	bne.n	8003f88 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2220      	movs	r2, #32
 8003fc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003fca:	bf00      	nop
 8003fcc:	3754      	adds	r7, #84	; 0x54
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd4:	4770      	bx	lr
	...

08003fd8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003fd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003fdc:	b0c0      	sub	sp, #256	; 0x100
 8003fde:	af00      	add	r7, sp, #0
 8003fe0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	691b      	ldr	r3, [r3, #16]
 8003fec:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ff4:	68d9      	ldr	r1, [r3, #12]
 8003ff6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	ea40 0301 	orr.w	r3, r0, r1
 8004000:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004006:	689a      	ldr	r2, [r3, #8]
 8004008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	431a      	orrs	r2, r3
 8004010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004014:	695b      	ldr	r3, [r3, #20]
 8004016:	431a      	orrs	r2, r3
 8004018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800401c:	69db      	ldr	r3, [r3, #28]
 800401e:	4313      	orrs	r3, r2
 8004020:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004030:	f021 010c 	bic.w	r1, r1, #12
 8004034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800403e:	430b      	orrs	r3, r1
 8004040:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004042:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	695b      	ldr	r3, [r3, #20]
 800404a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800404e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004052:	6999      	ldr	r1, [r3, #24]
 8004054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	ea40 0301 	orr.w	r3, r0, r1
 800405e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	4b8f      	ldr	r3, [pc, #572]	; (80042a4 <UART_SetConfig+0x2cc>)
 8004068:	429a      	cmp	r2, r3
 800406a:	d005      	beq.n	8004078 <UART_SetConfig+0xa0>
 800406c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	4b8d      	ldr	r3, [pc, #564]	; (80042a8 <UART_SetConfig+0x2d0>)
 8004074:	429a      	cmp	r2, r3
 8004076:	d104      	bne.n	8004082 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004078:	f7ff f98c 	bl	8003394 <HAL_RCC_GetPCLK2Freq>
 800407c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004080:	e003      	b.n	800408a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004082:	f7ff f973 	bl	800336c <HAL_RCC_GetPCLK1Freq>
 8004086:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800408a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800408e:	69db      	ldr	r3, [r3, #28]
 8004090:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004094:	f040 810c 	bne.w	80042b0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004098:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800409c:	2200      	movs	r2, #0
 800409e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80040a2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80040a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80040aa:	4622      	mov	r2, r4
 80040ac:	462b      	mov	r3, r5
 80040ae:	1891      	adds	r1, r2, r2
 80040b0:	65b9      	str	r1, [r7, #88]	; 0x58
 80040b2:	415b      	adcs	r3, r3
 80040b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80040b6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80040ba:	4621      	mov	r1, r4
 80040bc:	eb12 0801 	adds.w	r8, r2, r1
 80040c0:	4629      	mov	r1, r5
 80040c2:	eb43 0901 	adc.w	r9, r3, r1
 80040c6:	f04f 0200 	mov.w	r2, #0
 80040ca:	f04f 0300 	mov.w	r3, #0
 80040ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80040d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80040d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80040da:	4690      	mov	r8, r2
 80040dc:	4699      	mov	r9, r3
 80040de:	4623      	mov	r3, r4
 80040e0:	eb18 0303 	adds.w	r3, r8, r3
 80040e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80040e8:	462b      	mov	r3, r5
 80040ea:	eb49 0303 	adc.w	r3, r9, r3
 80040ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80040f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	2200      	movs	r2, #0
 80040fa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80040fe:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004102:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004106:	460b      	mov	r3, r1
 8004108:	18db      	adds	r3, r3, r3
 800410a:	653b      	str	r3, [r7, #80]	; 0x50
 800410c:	4613      	mov	r3, r2
 800410e:	eb42 0303 	adc.w	r3, r2, r3
 8004112:	657b      	str	r3, [r7, #84]	; 0x54
 8004114:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004118:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800411c:	f7fc fd54 	bl	8000bc8 <__aeabi_uldivmod>
 8004120:	4602      	mov	r2, r0
 8004122:	460b      	mov	r3, r1
 8004124:	4b61      	ldr	r3, [pc, #388]	; (80042ac <UART_SetConfig+0x2d4>)
 8004126:	fba3 2302 	umull	r2, r3, r3, r2
 800412a:	095b      	lsrs	r3, r3, #5
 800412c:	011c      	lsls	r4, r3, #4
 800412e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004132:	2200      	movs	r2, #0
 8004134:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004138:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800413c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004140:	4642      	mov	r2, r8
 8004142:	464b      	mov	r3, r9
 8004144:	1891      	adds	r1, r2, r2
 8004146:	64b9      	str	r1, [r7, #72]	; 0x48
 8004148:	415b      	adcs	r3, r3
 800414a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800414c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004150:	4641      	mov	r1, r8
 8004152:	eb12 0a01 	adds.w	sl, r2, r1
 8004156:	4649      	mov	r1, r9
 8004158:	eb43 0b01 	adc.w	fp, r3, r1
 800415c:	f04f 0200 	mov.w	r2, #0
 8004160:	f04f 0300 	mov.w	r3, #0
 8004164:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004168:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800416c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004170:	4692      	mov	sl, r2
 8004172:	469b      	mov	fp, r3
 8004174:	4643      	mov	r3, r8
 8004176:	eb1a 0303 	adds.w	r3, sl, r3
 800417a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800417e:	464b      	mov	r3, r9
 8004180:	eb4b 0303 	adc.w	r3, fp, r3
 8004184:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	2200      	movs	r2, #0
 8004190:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004194:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004198:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800419c:	460b      	mov	r3, r1
 800419e:	18db      	adds	r3, r3, r3
 80041a0:	643b      	str	r3, [r7, #64]	; 0x40
 80041a2:	4613      	mov	r3, r2
 80041a4:	eb42 0303 	adc.w	r3, r2, r3
 80041a8:	647b      	str	r3, [r7, #68]	; 0x44
 80041aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80041ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80041b2:	f7fc fd09 	bl	8000bc8 <__aeabi_uldivmod>
 80041b6:	4602      	mov	r2, r0
 80041b8:	460b      	mov	r3, r1
 80041ba:	4611      	mov	r1, r2
 80041bc:	4b3b      	ldr	r3, [pc, #236]	; (80042ac <UART_SetConfig+0x2d4>)
 80041be:	fba3 2301 	umull	r2, r3, r3, r1
 80041c2:	095b      	lsrs	r3, r3, #5
 80041c4:	2264      	movs	r2, #100	; 0x64
 80041c6:	fb02 f303 	mul.w	r3, r2, r3
 80041ca:	1acb      	subs	r3, r1, r3
 80041cc:	00db      	lsls	r3, r3, #3
 80041ce:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80041d2:	4b36      	ldr	r3, [pc, #216]	; (80042ac <UART_SetConfig+0x2d4>)
 80041d4:	fba3 2302 	umull	r2, r3, r3, r2
 80041d8:	095b      	lsrs	r3, r3, #5
 80041da:	005b      	lsls	r3, r3, #1
 80041dc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80041e0:	441c      	add	r4, r3
 80041e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80041e6:	2200      	movs	r2, #0
 80041e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80041ec:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80041f0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80041f4:	4642      	mov	r2, r8
 80041f6:	464b      	mov	r3, r9
 80041f8:	1891      	adds	r1, r2, r2
 80041fa:	63b9      	str	r1, [r7, #56]	; 0x38
 80041fc:	415b      	adcs	r3, r3
 80041fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004200:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004204:	4641      	mov	r1, r8
 8004206:	1851      	adds	r1, r2, r1
 8004208:	6339      	str	r1, [r7, #48]	; 0x30
 800420a:	4649      	mov	r1, r9
 800420c:	414b      	adcs	r3, r1
 800420e:	637b      	str	r3, [r7, #52]	; 0x34
 8004210:	f04f 0200 	mov.w	r2, #0
 8004214:	f04f 0300 	mov.w	r3, #0
 8004218:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800421c:	4659      	mov	r1, fp
 800421e:	00cb      	lsls	r3, r1, #3
 8004220:	4651      	mov	r1, sl
 8004222:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004226:	4651      	mov	r1, sl
 8004228:	00ca      	lsls	r2, r1, #3
 800422a:	4610      	mov	r0, r2
 800422c:	4619      	mov	r1, r3
 800422e:	4603      	mov	r3, r0
 8004230:	4642      	mov	r2, r8
 8004232:	189b      	adds	r3, r3, r2
 8004234:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004238:	464b      	mov	r3, r9
 800423a:	460a      	mov	r2, r1
 800423c:	eb42 0303 	adc.w	r3, r2, r3
 8004240:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	2200      	movs	r2, #0
 800424c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004250:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004254:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004258:	460b      	mov	r3, r1
 800425a:	18db      	adds	r3, r3, r3
 800425c:	62bb      	str	r3, [r7, #40]	; 0x28
 800425e:	4613      	mov	r3, r2
 8004260:	eb42 0303 	adc.w	r3, r2, r3
 8004264:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004266:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800426a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800426e:	f7fc fcab 	bl	8000bc8 <__aeabi_uldivmod>
 8004272:	4602      	mov	r2, r0
 8004274:	460b      	mov	r3, r1
 8004276:	4b0d      	ldr	r3, [pc, #52]	; (80042ac <UART_SetConfig+0x2d4>)
 8004278:	fba3 1302 	umull	r1, r3, r3, r2
 800427c:	095b      	lsrs	r3, r3, #5
 800427e:	2164      	movs	r1, #100	; 0x64
 8004280:	fb01 f303 	mul.w	r3, r1, r3
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	00db      	lsls	r3, r3, #3
 8004288:	3332      	adds	r3, #50	; 0x32
 800428a:	4a08      	ldr	r2, [pc, #32]	; (80042ac <UART_SetConfig+0x2d4>)
 800428c:	fba2 2303 	umull	r2, r3, r2, r3
 8004290:	095b      	lsrs	r3, r3, #5
 8004292:	f003 0207 	and.w	r2, r3, #7
 8004296:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4422      	add	r2, r4
 800429e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80042a0:	e106      	b.n	80044b0 <UART_SetConfig+0x4d8>
 80042a2:	bf00      	nop
 80042a4:	40011000 	.word	0x40011000
 80042a8:	40011400 	.word	0x40011400
 80042ac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80042b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80042b4:	2200      	movs	r2, #0
 80042b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80042ba:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80042be:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80042c2:	4642      	mov	r2, r8
 80042c4:	464b      	mov	r3, r9
 80042c6:	1891      	adds	r1, r2, r2
 80042c8:	6239      	str	r1, [r7, #32]
 80042ca:	415b      	adcs	r3, r3
 80042cc:	627b      	str	r3, [r7, #36]	; 0x24
 80042ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80042d2:	4641      	mov	r1, r8
 80042d4:	1854      	adds	r4, r2, r1
 80042d6:	4649      	mov	r1, r9
 80042d8:	eb43 0501 	adc.w	r5, r3, r1
 80042dc:	f04f 0200 	mov.w	r2, #0
 80042e0:	f04f 0300 	mov.w	r3, #0
 80042e4:	00eb      	lsls	r3, r5, #3
 80042e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80042ea:	00e2      	lsls	r2, r4, #3
 80042ec:	4614      	mov	r4, r2
 80042ee:	461d      	mov	r5, r3
 80042f0:	4643      	mov	r3, r8
 80042f2:	18e3      	adds	r3, r4, r3
 80042f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80042f8:	464b      	mov	r3, r9
 80042fa:	eb45 0303 	adc.w	r3, r5, r3
 80042fe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004302:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	2200      	movs	r2, #0
 800430a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800430e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004312:	f04f 0200 	mov.w	r2, #0
 8004316:	f04f 0300 	mov.w	r3, #0
 800431a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800431e:	4629      	mov	r1, r5
 8004320:	008b      	lsls	r3, r1, #2
 8004322:	4621      	mov	r1, r4
 8004324:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004328:	4621      	mov	r1, r4
 800432a:	008a      	lsls	r2, r1, #2
 800432c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004330:	f7fc fc4a 	bl	8000bc8 <__aeabi_uldivmod>
 8004334:	4602      	mov	r2, r0
 8004336:	460b      	mov	r3, r1
 8004338:	4b60      	ldr	r3, [pc, #384]	; (80044bc <UART_SetConfig+0x4e4>)
 800433a:	fba3 2302 	umull	r2, r3, r3, r2
 800433e:	095b      	lsrs	r3, r3, #5
 8004340:	011c      	lsls	r4, r3, #4
 8004342:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004346:	2200      	movs	r2, #0
 8004348:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800434c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004350:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004354:	4642      	mov	r2, r8
 8004356:	464b      	mov	r3, r9
 8004358:	1891      	adds	r1, r2, r2
 800435a:	61b9      	str	r1, [r7, #24]
 800435c:	415b      	adcs	r3, r3
 800435e:	61fb      	str	r3, [r7, #28]
 8004360:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004364:	4641      	mov	r1, r8
 8004366:	1851      	adds	r1, r2, r1
 8004368:	6139      	str	r1, [r7, #16]
 800436a:	4649      	mov	r1, r9
 800436c:	414b      	adcs	r3, r1
 800436e:	617b      	str	r3, [r7, #20]
 8004370:	f04f 0200 	mov.w	r2, #0
 8004374:	f04f 0300 	mov.w	r3, #0
 8004378:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800437c:	4659      	mov	r1, fp
 800437e:	00cb      	lsls	r3, r1, #3
 8004380:	4651      	mov	r1, sl
 8004382:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004386:	4651      	mov	r1, sl
 8004388:	00ca      	lsls	r2, r1, #3
 800438a:	4610      	mov	r0, r2
 800438c:	4619      	mov	r1, r3
 800438e:	4603      	mov	r3, r0
 8004390:	4642      	mov	r2, r8
 8004392:	189b      	adds	r3, r3, r2
 8004394:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004398:	464b      	mov	r3, r9
 800439a:	460a      	mov	r2, r1
 800439c:	eb42 0303 	adc.w	r3, r2, r3
 80043a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80043a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	67bb      	str	r3, [r7, #120]	; 0x78
 80043ae:	67fa      	str	r2, [r7, #124]	; 0x7c
 80043b0:	f04f 0200 	mov.w	r2, #0
 80043b4:	f04f 0300 	mov.w	r3, #0
 80043b8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80043bc:	4649      	mov	r1, r9
 80043be:	008b      	lsls	r3, r1, #2
 80043c0:	4641      	mov	r1, r8
 80043c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80043c6:	4641      	mov	r1, r8
 80043c8:	008a      	lsls	r2, r1, #2
 80043ca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80043ce:	f7fc fbfb 	bl	8000bc8 <__aeabi_uldivmod>
 80043d2:	4602      	mov	r2, r0
 80043d4:	460b      	mov	r3, r1
 80043d6:	4611      	mov	r1, r2
 80043d8:	4b38      	ldr	r3, [pc, #224]	; (80044bc <UART_SetConfig+0x4e4>)
 80043da:	fba3 2301 	umull	r2, r3, r3, r1
 80043de:	095b      	lsrs	r3, r3, #5
 80043e0:	2264      	movs	r2, #100	; 0x64
 80043e2:	fb02 f303 	mul.w	r3, r2, r3
 80043e6:	1acb      	subs	r3, r1, r3
 80043e8:	011b      	lsls	r3, r3, #4
 80043ea:	3332      	adds	r3, #50	; 0x32
 80043ec:	4a33      	ldr	r2, [pc, #204]	; (80044bc <UART_SetConfig+0x4e4>)
 80043ee:	fba2 2303 	umull	r2, r3, r2, r3
 80043f2:	095b      	lsrs	r3, r3, #5
 80043f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043f8:	441c      	add	r4, r3
 80043fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80043fe:	2200      	movs	r2, #0
 8004400:	673b      	str	r3, [r7, #112]	; 0x70
 8004402:	677a      	str	r2, [r7, #116]	; 0x74
 8004404:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004408:	4642      	mov	r2, r8
 800440a:	464b      	mov	r3, r9
 800440c:	1891      	adds	r1, r2, r2
 800440e:	60b9      	str	r1, [r7, #8]
 8004410:	415b      	adcs	r3, r3
 8004412:	60fb      	str	r3, [r7, #12]
 8004414:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004418:	4641      	mov	r1, r8
 800441a:	1851      	adds	r1, r2, r1
 800441c:	6039      	str	r1, [r7, #0]
 800441e:	4649      	mov	r1, r9
 8004420:	414b      	adcs	r3, r1
 8004422:	607b      	str	r3, [r7, #4]
 8004424:	f04f 0200 	mov.w	r2, #0
 8004428:	f04f 0300 	mov.w	r3, #0
 800442c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004430:	4659      	mov	r1, fp
 8004432:	00cb      	lsls	r3, r1, #3
 8004434:	4651      	mov	r1, sl
 8004436:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800443a:	4651      	mov	r1, sl
 800443c:	00ca      	lsls	r2, r1, #3
 800443e:	4610      	mov	r0, r2
 8004440:	4619      	mov	r1, r3
 8004442:	4603      	mov	r3, r0
 8004444:	4642      	mov	r2, r8
 8004446:	189b      	adds	r3, r3, r2
 8004448:	66bb      	str	r3, [r7, #104]	; 0x68
 800444a:	464b      	mov	r3, r9
 800444c:	460a      	mov	r2, r1
 800444e:	eb42 0303 	adc.w	r3, r2, r3
 8004452:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	663b      	str	r3, [r7, #96]	; 0x60
 800445e:	667a      	str	r2, [r7, #100]	; 0x64
 8004460:	f04f 0200 	mov.w	r2, #0
 8004464:	f04f 0300 	mov.w	r3, #0
 8004468:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800446c:	4649      	mov	r1, r9
 800446e:	008b      	lsls	r3, r1, #2
 8004470:	4641      	mov	r1, r8
 8004472:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004476:	4641      	mov	r1, r8
 8004478:	008a      	lsls	r2, r1, #2
 800447a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800447e:	f7fc fba3 	bl	8000bc8 <__aeabi_uldivmod>
 8004482:	4602      	mov	r2, r0
 8004484:	460b      	mov	r3, r1
 8004486:	4b0d      	ldr	r3, [pc, #52]	; (80044bc <UART_SetConfig+0x4e4>)
 8004488:	fba3 1302 	umull	r1, r3, r3, r2
 800448c:	095b      	lsrs	r3, r3, #5
 800448e:	2164      	movs	r1, #100	; 0x64
 8004490:	fb01 f303 	mul.w	r3, r1, r3
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	011b      	lsls	r3, r3, #4
 8004498:	3332      	adds	r3, #50	; 0x32
 800449a:	4a08      	ldr	r2, [pc, #32]	; (80044bc <UART_SetConfig+0x4e4>)
 800449c:	fba2 2303 	umull	r2, r3, r2, r3
 80044a0:	095b      	lsrs	r3, r3, #5
 80044a2:	f003 020f 	and.w	r2, r3, #15
 80044a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4422      	add	r2, r4
 80044ae:	609a      	str	r2, [r3, #8]
}
 80044b0:	bf00      	nop
 80044b2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80044b6:	46bd      	mov	sp, r7
 80044b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80044bc:	51eb851f 	.word	0x51eb851f

080044c0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80044c0:	b084      	sub	sp, #16
 80044c2:	b580      	push	{r7, lr}
 80044c4:	b084      	sub	sp, #16
 80044c6:	af00      	add	r7, sp, #0
 80044c8:	6078      	str	r0, [r7, #4]
 80044ca:	f107 001c 	add.w	r0, r7, #28
 80044ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80044d2:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d123      	bne.n	8004522 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044de:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	68db      	ldr	r3, [r3, #12]
 80044ea:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80044ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004502:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004506:	2b01      	cmp	r3, #1
 8004508:	d105      	bne.n	8004516 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f000 faa0 	bl	8004a5c <USB_CoreReset>
 800451c:	4603      	mov	r3, r0
 800451e:	73fb      	strb	r3, [r7, #15]
 8004520:	e01b      	b.n	800455a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	68db      	ldr	r3, [r3, #12]
 8004526:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f000 fa94 	bl	8004a5c <USB_CoreReset>
 8004534:	4603      	mov	r3, r0
 8004536:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004538:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800453c:	2b00      	cmp	r3, #0
 800453e:	d106      	bne.n	800454e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004544:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	639a      	str	r2, [r3, #56]	; 0x38
 800454c:	e005      	b.n	800455a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004552:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800455a:	7fbb      	ldrb	r3, [r7, #30]
 800455c:	2b01      	cmp	r3, #1
 800455e:	d10b      	bne.n	8004578 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	f043 0206 	orr.w	r2, r3, #6
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	f043 0220 	orr.w	r2, r3, #32
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004578:	7bfb      	ldrb	r3, [r7, #15]
}
 800457a:	4618      	mov	r0, r3
 800457c:	3710      	adds	r7, #16
 800457e:	46bd      	mov	sp, r7
 8004580:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004584:	b004      	add	sp, #16
 8004586:	4770      	bx	lr

08004588 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	f023 0201 	bic.w	r2, r3, #1
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800459c:	2300      	movs	r3, #0
}
 800459e:	4618      	mov	r0, r3
 80045a0:	370c      	adds	r7, #12
 80045a2:	46bd      	mov	sp, r7
 80045a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a8:	4770      	bx	lr

080045aa <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80045aa:	b580      	push	{r7, lr}
 80045ac:	b084      	sub	sp, #16
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	6078      	str	r0, [r7, #4]
 80045b2:	460b      	mov	r3, r1
 80045b4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80045b6:	2300      	movs	r3, #0
 80045b8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80045c6:	78fb      	ldrb	r3, [r7, #3]
 80045c8:	2b01      	cmp	r3, #1
 80045ca:	d115      	bne.n	80045f8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80045d8:	200a      	movs	r0, #10
 80045da:	f7fd fae7 	bl	8001bac <HAL_Delay>
      ms += 10U;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	330a      	adds	r3, #10
 80045e2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f000 fa2b 	bl	8004a40 <USB_GetMode>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d01e      	beq.n	800462e <USB_SetCurrentMode+0x84>
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2bc7      	cmp	r3, #199	; 0xc7
 80045f4:	d9f0      	bls.n	80045d8 <USB_SetCurrentMode+0x2e>
 80045f6:	e01a      	b.n	800462e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80045f8:	78fb      	ldrb	r3, [r7, #3]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d115      	bne.n	800462a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800460a:	200a      	movs	r0, #10
 800460c:	f7fd face 	bl	8001bac <HAL_Delay>
      ms += 10U;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	330a      	adds	r3, #10
 8004614:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f000 fa12 	bl	8004a40 <USB_GetMode>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d005      	beq.n	800462e <USB_SetCurrentMode+0x84>
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2bc7      	cmp	r3, #199	; 0xc7
 8004626:	d9f0      	bls.n	800460a <USB_SetCurrentMode+0x60>
 8004628:	e001      	b.n	800462e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	e005      	b.n	800463a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2bc8      	cmp	r3, #200	; 0xc8
 8004632:	d101      	bne.n	8004638 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	e000      	b.n	800463a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004638:	2300      	movs	r3, #0
}
 800463a:	4618      	mov	r0, r3
 800463c:	3710      	adds	r7, #16
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}
	...

08004644 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004644:	b084      	sub	sp, #16
 8004646:	b580      	push	{r7, lr}
 8004648:	b086      	sub	sp, #24
 800464a:	af00      	add	r7, sp, #0
 800464c:	6078      	str	r0, [r7, #4]
 800464e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004652:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004656:	2300      	movs	r3, #0
 8004658:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800465e:	2300      	movs	r3, #0
 8004660:	613b      	str	r3, [r7, #16]
 8004662:	e009      	b.n	8004678 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	3340      	adds	r3, #64	; 0x40
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	4413      	add	r3, r2
 800466e:	2200      	movs	r2, #0
 8004670:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	3301      	adds	r3, #1
 8004676:	613b      	str	r3, [r7, #16]
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	2b0e      	cmp	r3, #14
 800467c:	d9f2      	bls.n	8004664 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800467e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004682:	2b00      	cmp	r3, #0
 8004684:	d11c      	bne.n	80046c0 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	68fa      	ldr	r2, [r7, #12]
 8004690:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004694:	f043 0302 	orr.w	r3, r3, #2
 8004698:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800469e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046aa:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046b6:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	639a      	str	r2, [r3, #56]	; 0x38
 80046be:	e00b      	b.n	80046d8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046c4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046d0:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80046de:	461a      	mov	r2, r3
 80046e0:	2300      	movs	r3, #0
 80046e2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80046e4:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	d10d      	bne.n	8004708 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80046ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d104      	bne.n	80046fe <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80046f4:	2100      	movs	r1, #0
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f000 f968 	bl	80049cc <USB_SetDevSpeed>
 80046fc:	e008      	b.n	8004710 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80046fe:	2101      	movs	r1, #1
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f000 f963 	bl	80049cc <USB_SetDevSpeed>
 8004706:	e003      	b.n	8004710 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004708:	2103      	movs	r1, #3
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f000 f95e 	bl	80049cc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004710:	2110      	movs	r1, #16
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f000 f8fa 	bl	800490c <USB_FlushTxFifo>
 8004718:	4603      	mov	r3, r0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d001      	beq.n	8004722 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f000 f924 	bl	8004970 <USB_FlushRxFifo>
 8004728:	4603      	mov	r3, r0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d001      	beq.n	8004732 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004738:	461a      	mov	r2, r3
 800473a:	2300      	movs	r3, #0
 800473c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004744:	461a      	mov	r2, r3
 8004746:	2300      	movs	r3, #0
 8004748:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004750:	461a      	mov	r2, r3
 8004752:	2300      	movs	r3, #0
 8004754:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004756:	2300      	movs	r3, #0
 8004758:	613b      	str	r3, [r7, #16]
 800475a:	e043      	b.n	80047e4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	015a      	lsls	r2, r3, #5
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	4413      	add	r3, r2
 8004764:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800476e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004772:	d118      	bne.n	80047a6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d10a      	bne.n	8004790 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	015a      	lsls	r2, r3, #5
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	4413      	add	r3, r2
 8004782:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004786:	461a      	mov	r2, r3
 8004788:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800478c:	6013      	str	r3, [r2, #0]
 800478e:	e013      	b.n	80047b8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	015a      	lsls	r2, r3, #5
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	4413      	add	r3, r2
 8004798:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800479c:	461a      	mov	r2, r3
 800479e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80047a2:	6013      	str	r3, [r2, #0]
 80047a4:	e008      	b.n	80047b8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	015a      	lsls	r2, r3, #5
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	4413      	add	r3, r2
 80047ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047b2:	461a      	mov	r2, r3
 80047b4:	2300      	movs	r3, #0
 80047b6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	015a      	lsls	r2, r3, #5
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	4413      	add	r3, r2
 80047c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047c4:	461a      	mov	r2, r3
 80047c6:	2300      	movs	r3, #0
 80047c8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	015a      	lsls	r2, r3, #5
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	4413      	add	r3, r2
 80047d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047d6:	461a      	mov	r2, r3
 80047d8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80047dc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	3301      	adds	r3, #1
 80047e2:	613b      	str	r3, [r7, #16]
 80047e4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80047e8:	461a      	mov	r2, r3
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d3b5      	bcc.n	800475c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80047f0:	2300      	movs	r3, #0
 80047f2:	613b      	str	r3, [r7, #16]
 80047f4:	e043      	b.n	800487e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	015a      	lsls	r2, r3, #5
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	4413      	add	r3, r2
 80047fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004808:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800480c:	d118      	bne.n	8004840 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d10a      	bne.n	800482a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	015a      	lsls	r2, r3, #5
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	4413      	add	r3, r2
 800481c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004820:	461a      	mov	r2, r3
 8004822:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004826:	6013      	str	r3, [r2, #0]
 8004828:	e013      	b.n	8004852 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	015a      	lsls	r2, r3, #5
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	4413      	add	r3, r2
 8004832:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004836:	461a      	mov	r2, r3
 8004838:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800483c:	6013      	str	r3, [r2, #0]
 800483e:	e008      	b.n	8004852 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	015a      	lsls	r2, r3, #5
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	4413      	add	r3, r2
 8004848:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800484c:	461a      	mov	r2, r3
 800484e:	2300      	movs	r3, #0
 8004850:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	015a      	lsls	r2, r3, #5
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	4413      	add	r3, r2
 800485a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800485e:	461a      	mov	r2, r3
 8004860:	2300      	movs	r3, #0
 8004862:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	015a      	lsls	r2, r3, #5
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	4413      	add	r3, r2
 800486c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004870:	461a      	mov	r2, r3
 8004872:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004876:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	3301      	adds	r3, #1
 800487c:	613b      	str	r3, [r7, #16]
 800487e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004882:	461a      	mov	r2, r3
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	4293      	cmp	r3, r2
 8004888:	d3b5      	bcc.n	80047f6 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004890:	691b      	ldr	r3, [r3, #16]
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004898:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800489c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80048aa:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80048ac:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d105      	bne.n	80048c0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	699b      	ldr	r3, [r3, #24]
 80048b8:	f043 0210 	orr.w	r2, r3, #16
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	699a      	ldr	r2, [r3, #24]
 80048c4:	4b10      	ldr	r3, [pc, #64]	; (8004908 <USB_DevInit+0x2c4>)
 80048c6:	4313      	orrs	r3, r2
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80048cc:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d005      	beq.n	80048e0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	699b      	ldr	r3, [r3, #24]
 80048d8:	f043 0208 	orr.w	r2, r3, #8
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80048e0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d107      	bne.n	80048f8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	699b      	ldr	r3, [r3, #24]
 80048ec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80048f0:	f043 0304 	orr.w	r3, r3, #4
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80048f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3718      	adds	r7, #24
 80048fe:	46bd      	mov	sp, r7
 8004900:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004904:	b004      	add	sp, #16
 8004906:	4770      	bx	lr
 8004908:	803c3800 	.word	0x803c3800

0800490c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800490c:	b480      	push	{r7}
 800490e:	b085      	sub	sp, #20
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004916:	2300      	movs	r3, #0
 8004918:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	3301      	adds	r3, #1
 800491e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8004926:	d901      	bls.n	800492c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004928:	2303      	movs	r3, #3
 800492a:	e01b      	b.n	8004964 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	691b      	ldr	r3, [r3, #16]
 8004930:	2b00      	cmp	r3, #0
 8004932:	daf2      	bge.n	800491a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004934:	2300      	movs	r3, #0
 8004936:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	019b      	lsls	r3, r3, #6
 800493c:	f043 0220 	orr.w	r2, r3, #32
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	3301      	adds	r3, #1
 8004948:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8004950:	d901      	bls.n	8004956 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004952:	2303      	movs	r3, #3
 8004954:	e006      	b.n	8004964 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	f003 0320 	and.w	r3, r3, #32
 800495e:	2b20      	cmp	r3, #32
 8004960:	d0f0      	beq.n	8004944 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004962:	2300      	movs	r3, #0
}
 8004964:	4618      	mov	r0, r3
 8004966:	3714      	adds	r7, #20
 8004968:	46bd      	mov	sp, r7
 800496a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496e:	4770      	bx	lr

08004970 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004970:	b480      	push	{r7}
 8004972:	b085      	sub	sp, #20
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004978:	2300      	movs	r3, #0
 800497a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	3301      	adds	r3, #1
 8004980:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8004988:	d901      	bls.n	800498e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800498a:	2303      	movs	r3, #3
 800498c:	e018      	b.n	80049c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	691b      	ldr	r3, [r3, #16]
 8004992:	2b00      	cmp	r3, #0
 8004994:	daf2      	bge.n	800497c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004996:	2300      	movs	r3, #0
 8004998:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2210      	movs	r2, #16
 800499e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	3301      	adds	r3, #1
 80049a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80049ac:	d901      	bls.n	80049b2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80049ae:	2303      	movs	r3, #3
 80049b0:	e006      	b.n	80049c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	691b      	ldr	r3, [r3, #16]
 80049b6:	f003 0310 	and.w	r3, r3, #16
 80049ba:	2b10      	cmp	r3, #16
 80049bc:	d0f0      	beq.n	80049a0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80049be:	2300      	movs	r3, #0
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	3714      	adds	r7, #20
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr

080049cc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b085      	sub	sp, #20
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	460b      	mov	r3, r1
 80049d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	78fb      	ldrb	r3, [r7, #3]
 80049e6:	68f9      	ldr	r1, [r7, #12]
 80049e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80049ec:	4313      	orrs	r3, r2
 80049ee:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3714      	adds	r7, #20
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr

080049fe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80049fe:	b480      	push	{r7}
 8004a00:	b085      	sub	sp, #20
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	68fa      	ldr	r2, [r7, #12]
 8004a14:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004a18:	f023 0303 	bic.w	r3, r3, #3
 8004a1c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	68fa      	ldr	r2, [r7, #12]
 8004a28:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004a2c:	f043 0302 	orr.w	r3, r3, #2
 8004a30:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004a32:	2300      	movs	r3, #0
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3714      	adds	r7, #20
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3e:	4770      	bx	lr

08004a40 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b083      	sub	sp, #12
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	695b      	ldr	r3, [r3, #20]
 8004a4c:	f003 0301 	and.w	r3, r3, #1
}
 8004a50:	4618      	mov	r0, r3
 8004a52:	370c      	adds	r7, #12
 8004a54:	46bd      	mov	sp, r7
 8004a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5a:	4770      	bx	lr

08004a5c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b085      	sub	sp, #20
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004a64:	2300      	movs	r3, #0
 8004a66:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	3301      	adds	r3, #1
 8004a6c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8004a74:	d901      	bls.n	8004a7a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004a76:	2303      	movs	r3, #3
 8004a78:	e01b      	b.n	8004ab2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	691b      	ldr	r3, [r3, #16]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	daf2      	bge.n	8004a68 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004a82:	2300      	movs	r3, #0
 8004a84:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	691b      	ldr	r3, [r3, #16]
 8004a8a:	f043 0201 	orr.w	r2, r3, #1
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	3301      	adds	r3, #1
 8004a96:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8004a9e:	d901      	bls.n	8004aa4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004aa0:	2303      	movs	r3, #3
 8004aa2:	e006      	b.n	8004ab2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	691b      	ldr	r3, [r3, #16]
 8004aa8:	f003 0301 	and.w	r3, r3, #1
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d0f0      	beq.n	8004a92 <USB_CoreReset+0x36>

  return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3714      	adds	r7, #20
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr

08004abe <__cvt>:
 8004abe:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ac2:	ec55 4b10 	vmov	r4, r5, d0
 8004ac6:	2d00      	cmp	r5, #0
 8004ac8:	460e      	mov	r6, r1
 8004aca:	4619      	mov	r1, r3
 8004acc:	462b      	mov	r3, r5
 8004ace:	bfbb      	ittet	lt
 8004ad0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004ad4:	461d      	movlt	r5, r3
 8004ad6:	2300      	movge	r3, #0
 8004ad8:	232d      	movlt	r3, #45	; 0x2d
 8004ada:	700b      	strb	r3, [r1, #0]
 8004adc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ade:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004ae2:	4691      	mov	r9, r2
 8004ae4:	f023 0820 	bic.w	r8, r3, #32
 8004ae8:	bfbc      	itt	lt
 8004aea:	4622      	movlt	r2, r4
 8004aec:	4614      	movlt	r4, r2
 8004aee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004af2:	d005      	beq.n	8004b00 <__cvt+0x42>
 8004af4:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004af8:	d100      	bne.n	8004afc <__cvt+0x3e>
 8004afa:	3601      	adds	r6, #1
 8004afc:	2102      	movs	r1, #2
 8004afe:	e000      	b.n	8004b02 <__cvt+0x44>
 8004b00:	2103      	movs	r1, #3
 8004b02:	ab03      	add	r3, sp, #12
 8004b04:	9301      	str	r3, [sp, #4]
 8004b06:	ab02      	add	r3, sp, #8
 8004b08:	9300      	str	r3, [sp, #0]
 8004b0a:	ec45 4b10 	vmov	d0, r4, r5
 8004b0e:	4653      	mov	r3, sl
 8004b10:	4632      	mov	r2, r6
 8004b12:	f000 ff39 	bl	8005988 <_dtoa_r>
 8004b16:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004b1a:	4607      	mov	r7, r0
 8004b1c:	d102      	bne.n	8004b24 <__cvt+0x66>
 8004b1e:	f019 0f01 	tst.w	r9, #1
 8004b22:	d022      	beq.n	8004b6a <__cvt+0xac>
 8004b24:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004b28:	eb07 0906 	add.w	r9, r7, r6
 8004b2c:	d110      	bne.n	8004b50 <__cvt+0x92>
 8004b2e:	783b      	ldrb	r3, [r7, #0]
 8004b30:	2b30      	cmp	r3, #48	; 0x30
 8004b32:	d10a      	bne.n	8004b4a <__cvt+0x8c>
 8004b34:	2200      	movs	r2, #0
 8004b36:	2300      	movs	r3, #0
 8004b38:	4620      	mov	r0, r4
 8004b3a:	4629      	mov	r1, r5
 8004b3c:	f7fb ffd4 	bl	8000ae8 <__aeabi_dcmpeq>
 8004b40:	b918      	cbnz	r0, 8004b4a <__cvt+0x8c>
 8004b42:	f1c6 0601 	rsb	r6, r6, #1
 8004b46:	f8ca 6000 	str.w	r6, [sl]
 8004b4a:	f8da 3000 	ldr.w	r3, [sl]
 8004b4e:	4499      	add	r9, r3
 8004b50:	2200      	movs	r2, #0
 8004b52:	2300      	movs	r3, #0
 8004b54:	4620      	mov	r0, r4
 8004b56:	4629      	mov	r1, r5
 8004b58:	f7fb ffc6 	bl	8000ae8 <__aeabi_dcmpeq>
 8004b5c:	b108      	cbz	r0, 8004b62 <__cvt+0xa4>
 8004b5e:	f8cd 900c 	str.w	r9, [sp, #12]
 8004b62:	2230      	movs	r2, #48	; 0x30
 8004b64:	9b03      	ldr	r3, [sp, #12]
 8004b66:	454b      	cmp	r3, r9
 8004b68:	d307      	bcc.n	8004b7a <__cvt+0xbc>
 8004b6a:	9b03      	ldr	r3, [sp, #12]
 8004b6c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004b6e:	1bdb      	subs	r3, r3, r7
 8004b70:	4638      	mov	r0, r7
 8004b72:	6013      	str	r3, [r2, #0]
 8004b74:	b004      	add	sp, #16
 8004b76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b7a:	1c59      	adds	r1, r3, #1
 8004b7c:	9103      	str	r1, [sp, #12]
 8004b7e:	701a      	strb	r2, [r3, #0]
 8004b80:	e7f0      	b.n	8004b64 <__cvt+0xa6>

08004b82 <__exponent>:
 8004b82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004b84:	4603      	mov	r3, r0
 8004b86:	2900      	cmp	r1, #0
 8004b88:	bfb8      	it	lt
 8004b8a:	4249      	neglt	r1, r1
 8004b8c:	f803 2b02 	strb.w	r2, [r3], #2
 8004b90:	bfb4      	ite	lt
 8004b92:	222d      	movlt	r2, #45	; 0x2d
 8004b94:	222b      	movge	r2, #43	; 0x2b
 8004b96:	2909      	cmp	r1, #9
 8004b98:	7042      	strb	r2, [r0, #1]
 8004b9a:	dd2a      	ble.n	8004bf2 <__exponent+0x70>
 8004b9c:	f10d 0207 	add.w	r2, sp, #7
 8004ba0:	4617      	mov	r7, r2
 8004ba2:	260a      	movs	r6, #10
 8004ba4:	4694      	mov	ip, r2
 8004ba6:	fb91 f5f6 	sdiv	r5, r1, r6
 8004baa:	fb06 1415 	mls	r4, r6, r5, r1
 8004bae:	3430      	adds	r4, #48	; 0x30
 8004bb0:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004bb4:	460c      	mov	r4, r1
 8004bb6:	2c63      	cmp	r4, #99	; 0x63
 8004bb8:	f102 32ff 	add.w	r2, r2, #4294967295
 8004bbc:	4629      	mov	r1, r5
 8004bbe:	dcf1      	bgt.n	8004ba4 <__exponent+0x22>
 8004bc0:	3130      	adds	r1, #48	; 0x30
 8004bc2:	f1ac 0402 	sub.w	r4, ip, #2
 8004bc6:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004bca:	1c41      	adds	r1, r0, #1
 8004bcc:	4622      	mov	r2, r4
 8004bce:	42ba      	cmp	r2, r7
 8004bd0:	d30a      	bcc.n	8004be8 <__exponent+0x66>
 8004bd2:	f10d 0209 	add.w	r2, sp, #9
 8004bd6:	eba2 020c 	sub.w	r2, r2, ip
 8004bda:	42bc      	cmp	r4, r7
 8004bdc:	bf88      	it	hi
 8004bde:	2200      	movhi	r2, #0
 8004be0:	4413      	add	r3, r2
 8004be2:	1a18      	subs	r0, r3, r0
 8004be4:	b003      	add	sp, #12
 8004be6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004be8:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004bec:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004bf0:	e7ed      	b.n	8004bce <__exponent+0x4c>
 8004bf2:	2330      	movs	r3, #48	; 0x30
 8004bf4:	3130      	adds	r1, #48	; 0x30
 8004bf6:	7083      	strb	r3, [r0, #2]
 8004bf8:	70c1      	strb	r1, [r0, #3]
 8004bfa:	1d03      	adds	r3, r0, #4
 8004bfc:	e7f1      	b.n	8004be2 <__exponent+0x60>
	...

08004c00 <_printf_float>:
 8004c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c04:	ed2d 8b02 	vpush	{d8}
 8004c08:	b08d      	sub	sp, #52	; 0x34
 8004c0a:	460c      	mov	r4, r1
 8004c0c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004c10:	4616      	mov	r6, r2
 8004c12:	461f      	mov	r7, r3
 8004c14:	4605      	mov	r5, r0
 8004c16:	f000 fdb7 	bl	8005788 <_localeconv_r>
 8004c1a:	f8d0 a000 	ldr.w	sl, [r0]
 8004c1e:	4650      	mov	r0, sl
 8004c20:	f7fb fb36 	bl	8000290 <strlen>
 8004c24:	2300      	movs	r3, #0
 8004c26:	930a      	str	r3, [sp, #40]	; 0x28
 8004c28:	6823      	ldr	r3, [r4, #0]
 8004c2a:	9305      	str	r3, [sp, #20]
 8004c2c:	f8d8 3000 	ldr.w	r3, [r8]
 8004c30:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004c34:	3307      	adds	r3, #7
 8004c36:	f023 0307 	bic.w	r3, r3, #7
 8004c3a:	f103 0208 	add.w	r2, r3, #8
 8004c3e:	f8c8 2000 	str.w	r2, [r8]
 8004c42:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004c46:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004c4a:	9307      	str	r3, [sp, #28]
 8004c4c:	f8cd 8018 	str.w	r8, [sp, #24]
 8004c50:	ee08 0a10 	vmov	s16, r0
 8004c54:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8004c58:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c5c:	4b9e      	ldr	r3, [pc, #632]	; (8004ed8 <_printf_float+0x2d8>)
 8004c5e:	f04f 32ff 	mov.w	r2, #4294967295
 8004c62:	f7fb ff73 	bl	8000b4c <__aeabi_dcmpun>
 8004c66:	bb88      	cbnz	r0, 8004ccc <_printf_float+0xcc>
 8004c68:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c6c:	4b9a      	ldr	r3, [pc, #616]	; (8004ed8 <_printf_float+0x2d8>)
 8004c6e:	f04f 32ff 	mov.w	r2, #4294967295
 8004c72:	f7fb ff4d 	bl	8000b10 <__aeabi_dcmple>
 8004c76:	bb48      	cbnz	r0, 8004ccc <_printf_float+0xcc>
 8004c78:	2200      	movs	r2, #0
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	4640      	mov	r0, r8
 8004c7e:	4649      	mov	r1, r9
 8004c80:	f7fb ff3c 	bl	8000afc <__aeabi_dcmplt>
 8004c84:	b110      	cbz	r0, 8004c8c <_printf_float+0x8c>
 8004c86:	232d      	movs	r3, #45	; 0x2d
 8004c88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c8c:	4a93      	ldr	r2, [pc, #588]	; (8004edc <_printf_float+0x2dc>)
 8004c8e:	4b94      	ldr	r3, [pc, #592]	; (8004ee0 <_printf_float+0x2e0>)
 8004c90:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004c94:	bf94      	ite	ls
 8004c96:	4690      	movls	r8, r2
 8004c98:	4698      	movhi	r8, r3
 8004c9a:	2303      	movs	r3, #3
 8004c9c:	6123      	str	r3, [r4, #16]
 8004c9e:	9b05      	ldr	r3, [sp, #20]
 8004ca0:	f023 0304 	bic.w	r3, r3, #4
 8004ca4:	6023      	str	r3, [r4, #0]
 8004ca6:	f04f 0900 	mov.w	r9, #0
 8004caa:	9700      	str	r7, [sp, #0]
 8004cac:	4633      	mov	r3, r6
 8004cae:	aa0b      	add	r2, sp, #44	; 0x2c
 8004cb0:	4621      	mov	r1, r4
 8004cb2:	4628      	mov	r0, r5
 8004cb4:	f000 f9da 	bl	800506c <_printf_common>
 8004cb8:	3001      	adds	r0, #1
 8004cba:	f040 8090 	bne.w	8004dde <_printf_float+0x1de>
 8004cbe:	f04f 30ff 	mov.w	r0, #4294967295
 8004cc2:	b00d      	add	sp, #52	; 0x34
 8004cc4:	ecbd 8b02 	vpop	{d8}
 8004cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ccc:	4642      	mov	r2, r8
 8004cce:	464b      	mov	r3, r9
 8004cd0:	4640      	mov	r0, r8
 8004cd2:	4649      	mov	r1, r9
 8004cd4:	f7fb ff3a 	bl	8000b4c <__aeabi_dcmpun>
 8004cd8:	b140      	cbz	r0, 8004cec <_printf_float+0xec>
 8004cda:	464b      	mov	r3, r9
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	bfbc      	itt	lt
 8004ce0:	232d      	movlt	r3, #45	; 0x2d
 8004ce2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004ce6:	4a7f      	ldr	r2, [pc, #508]	; (8004ee4 <_printf_float+0x2e4>)
 8004ce8:	4b7f      	ldr	r3, [pc, #508]	; (8004ee8 <_printf_float+0x2e8>)
 8004cea:	e7d1      	b.n	8004c90 <_printf_float+0x90>
 8004cec:	6863      	ldr	r3, [r4, #4]
 8004cee:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004cf2:	9206      	str	r2, [sp, #24]
 8004cf4:	1c5a      	adds	r2, r3, #1
 8004cf6:	d13f      	bne.n	8004d78 <_printf_float+0x178>
 8004cf8:	2306      	movs	r3, #6
 8004cfa:	6063      	str	r3, [r4, #4]
 8004cfc:	9b05      	ldr	r3, [sp, #20]
 8004cfe:	6861      	ldr	r1, [r4, #4]
 8004d00:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004d04:	2300      	movs	r3, #0
 8004d06:	9303      	str	r3, [sp, #12]
 8004d08:	ab0a      	add	r3, sp, #40	; 0x28
 8004d0a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004d0e:	ab09      	add	r3, sp, #36	; 0x24
 8004d10:	ec49 8b10 	vmov	d0, r8, r9
 8004d14:	9300      	str	r3, [sp, #0]
 8004d16:	6022      	str	r2, [r4, #0]
 8004d18:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004d1c:	4628      	mov	r0, r5
 8004d1e:	f7ff fece 	bl	8004abe <__cvt>
 8004d22:	9b06      	ldr	r3, [sp, #24]
 8004d24:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004d26:	2b47      	cmp	r3, #71	; 0x47
 8004d28:	4680      	mov	r8, r0
 8004d2a:	d108      	bne.n	8004d3e <_printf_float+0x13e>
 8004d2c:	1cc8      	adds	r0, r1, #3
 8004d2e:	db02      	blt.n	8004d36 <_printf_float+0x136>
 8004d30:	6863      	ldr	r3, [r4, #4]
 8004d32:	4299      	cmp	r1, r3
 8004d34:	dd41      	ble.n	8004dba <_printf_float+0x1ba>
 8004d36:	f1ab 0302 	sub.w	r3, fp, #2
 8004d3a:	fa5f fb83 	uxtb.w	fp, r3
 8004d3e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004d42:	d820      	bhi.n	8004d86 <_printf_float+0x186>
 8004d44:	3901      	subs	r1, #1
 8004d46:	465a      	mov	r2, fp
 8004d48:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004d4c:	9109      	str	r1, [sp, #36]	; 0x24
 8004d4e:	f7ff ff18 	bl	8004b82 <__exponent>
 8004d52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004d54:	1813      	adds	r3, r2, r0
 8004d56:	2a01      	cmp	r2, #1
 8004d58:	4681      	mov	r9, r0
 8004d5a:	6123      	str	r3, [r4, #16]
 8004d5c:	dc02      	bgt.n	8004d64 <_printf_float+0x164>
 8004d5e:	6822      	ldr	r2, [r4, #0]
 8004d60:	07d2      	lsls	r2, r2, #31
 8004d62:	d501      	bpl.n	8004d68 <_printf_float+0x168>
 8004d64:	3301      	adds	r3, #1
 8004d66:	6123      	str	r3, [r4, #16]
 8004d68:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d09c      	beq.n	8004caa <_printf_float+0xaa>
 8004d70:	232d      	movs	r3, #45	; 0x2d
 8004d72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d76:	e798      	b.n	8004caa <_printf_float+0xaa>
 8004d78:	9a06      	ldr	r2, [sp, #24]
 8004d7a:	2a47      	cmp	r2, #71	; 0x47
 8004d7c:	d1be      	bne.n	8004cfc <_printf_float+0xfc>
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d1bc      	bne.n	8004cfc <_printf_float+0xfc>
 8004d82:	2301      	movs	r3, #1
 8004d84:	e7b9      	b.n	8004cfa <_printf_float+0xfa>
 8004d86:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004d8a:	d118      	bne.n	8004dbe <_printf_float+0x1be>
 8004d8c:	2900      	cmp	r1, #0
 8004d8e:	6863      	ldr	r3, [r4, #4]
 8004d90:	dd0b      	ble.n	8004daa <_printf_float+0x1aa>
 8004d92:	6121      	str	r1, [r4, #16]
 8004d94:	b913      	cbnz	r3, 8004d9c <_printf_float+0x19c>
 8004d96:	6822      	ldr	r2, [r4, #0]
 8004d98:	07d0      	lsls	r0, r2, #31
 8004d9a:	d502      	bpl.n	8004da2 <_printf_float+0x1a2>
 8004d9c:	3301      	adds	r3, #1
 8004d9e:	440b      	add	r3, r1
 8004da0:	6123      	str	r3, [r4, #16]
 8004da2:	65a1      	str	r1, [r4, #88]	; 0x58
 8004da4:	f04f 0900 	mov.w	r9, #0
 8004da8:	e7de      	b.n	8004d68 <_printf_float+0x168>
 8004daa:	b913      	cbnz	r3, 8004db2 <_printf_float+0x1b2>
 8004dac:	6822      	ldr	r2, [r4, #0]
 8004dae:	07d2      	lsls	r2, r2, #31
 8004db0:	d501      	bpl.n	8004db6 <_printf_float+0x1b6>
 8004db2:	3302      	adds	r3, #2
 8004db4:	e7f4      	b.n	8004da0 <_printf_float+0x1a0>
 8004db6:	2301      	movs	r3, #1
 8004db8:	e7f2      	b.n	8004da0 <_printf_float+0x1a0>
 8004dba:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004dbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004dc0:	4299      	cmp	r1, r3
 8004dc2:	db05      	blt.n	8004dd0 <_printf_float+0x1d0>
 8004dc4:	6823      	ldr	r3, [r4, #0]
 8004dc6:	6121      	str	r1, [r4, #16]
 8004dc8:	07d8      	lsls	r0, r3, #31
 8004dca:	d5ea      	bpl.n	8004da2 <_printf_float+0x1a2>
 8004dcc:	1c4b      	adds	r3, r1, #1
 8004dce:	e7e7      	b.n	8004da0 <_printf_float+0x1a0>
 8004dd0:	2900      	cmp	r1, #0
 8004dd2:	bfd4      	ite	le
 8004dd4:	f1c1 0202 	rsble	r2, r1, #2
 8004dd8:	2201      	movgt	r2, #1
 8004dda:	4413      	add	r3, r2
 8004ddc:	e7e0      	b.n	8004da0 <_printf_float+0x1a0>
 8004dde:	6823      	ldr	r3, [r4, #0]
 8004de0:	055a      	lsls	r2, r3, #21
 8004de2:	d407      	bmi.n	8004df4 <_printf_float+0x1f4>
 8004de4:	6923      	ldr	r3, [r4, #16]
 8004de6:	4642      	mov	r2, r8
 8004de8:	4631      	mov	r1, r6
 8004dea:	4628      	mov	r0, r5
 8004dec:	47b8      	blx	r7
 8004dee:	3001      	adds	r0, #1
 8004df0:	d12c      	bne.n	8004e4c <_printf_float+0x24c>
 8004df2:	e764      	b.n	8004cbe <_printf_float+0xbe>
 8004df4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004df8:	f240 80e0 	bls.w	8004fbc <_printf_float+0x3bc>
 8004dfc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004e00:	2200      	movs	r2, #0
 8004e02:	2300      	movs	r3, #0
 8004e04:	f7fb fe70 	bl	8000ae8 <__aeabi_dcmpeq>
 8004e08:	2800      	cmp	r0, #0
 8004e0a:	d034      	beq.n	8004e76 <_printf_float+0x276>
 8004e0c:	4a37      	ldr	r2, [pc, #220]	; (8004eec <_printf_float+0x2ec>)
 8004e0e:	2301      	movs	r3, #1
 8004e10:	4631      	mov	r1, r6
 8004e12:	4628      	mov	r0, r5
 8004e14:	47b8      	blx	r7
 8004e16:	3001      	adds	r0, #1
 8004e18:	f43f af51 	beq.w	8004cbe <_printf_float+0xbe>
 8004e1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004e20:	429a      	cmp	r2, r3
 8004e22:	db02      	blt.n	8004e2a <_printf_float+0x22a>
 8004e24:	6823      	ldr	r3, [r4, #0]
 8004e26:	07d8      	lsls	r0, r3, #31
 8004e28:	d510      	bpl.n	8004e4c <_printf_float+0x24c>
 8004e2a:	ee18 3a10 	vmov	r3, s16
 8004e2e:	4652      	mov	r2, sl
 8004e30:	4631      	mov	r1, r6
 8004e32:	4628      	mov	r0, r5
 8004e34:	47b8      	blx	r7
 8004e36:	3001      	adds	r0, #1
 8004e38:	f43f af41 	beq.w	8004cbe <_printf_float+0xbe>
 8004e3c:	f04f 0800 	mov.w	r8, #0
 8004e40:	f104 091a 	add.w	r9, r4, #26
 8004e44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e46:	3b01      	subs	r3, #1
 8004e48:	4543      	cmp	r3, r8
 8004e4a:	dc09      	bgt.n	8004e60 <_printf_float+0x260>
 8004e4c:	6823      	ldr	r3, [r4, #0]
 8004e4e:	079b      	lsls	r3, r3, #30
 8004e50:	f100 8107 	bmi.w	8005062 <_printf_float+0x462>
 8004e54:	68e0      	ldr	r0, [r4, #12]
 8004e56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e58:	4298      	cmp	r0, r3
 8004e5a:	bfb8      	it	lt
 8004e5c:	4618      	movlt	r0, r3
 8004e5e:	e730      	b.n	8004cc2 <_printf_float+0xc2>
 8004e60:	2301      	movs	r3, #1
 8004e62:	464a      	mov	r2, r9
 8004e64:	4631      	mov	r1, r6
 8004e66:	4628      	mov	r0, r5
 8004e68:	47b8      	blx	r7
 8004e6a:	3001      	adds	r0, #1
 8004e6c:	f43f af27 	beq.w	8004cbe <_printf_float+0xbe>
 8004e70:	f108 0801 	add.w	r8, r8, #1
 8004e74:	e7e6      	b.n	8004e44 <_printf_float+0x244>
 8004e76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	dc39      	bgt.n	8004ef0 <_printf_float+0x2f0>
 8004e7c:	4a1b      	ldr	r2, [pc, #108]	; (8004eec <_printf_float+0x2ec>)
 8004e7e:	2301      	movs	r3, #1
 8004e80:	4631      	mov	r1, r6
 8004e82:	4628      	mov	r0, r5
 8004e84:	47b8      	blx	r7
 8004e86:	3001      	adds	r0, #1
 8004e88:	f43f af19 	beq.w	8004cbe <_printf_float+0xbe>
 8004e8c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004e90:	4313      	orrs	r3, r2
 8004e92:	d102      	bne.n	8004e9a <_printf_float+0x29a>
 8004e94:	6823      	ldr	r3, [r4, #0]
 8004e96:	07d9      	lsls	r1, r3, #31
 8004e98:	d5d8      	bpl.n	8004e4c <_printf_float+0x24c>
 8004e9a:	ee18 3a10 	vmov	r3, s16
 8004e9e:	4652      	mov	r2, sl
 8004ea0:	4631      	mov	r1, r6
 8004ea2:	4628      	mov	r0, r5
 8004ea4:	47b8      	blx	r7
 8004ea6:	3001      	adds	r0, #1
 8004ea8:	f43f af09 	beq.w	8004cbe <_printf_float+0xbe>
 8004eac:	f04f 0900 	mov.w	r9, #0
 8004eb0:	f104 0a1a 	add.w	sl, r4, #26
 8004eb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004eb6:	425b      	negs	r3, r3
 8004eb8:	454b      	cmp	r3, r9
 8004eba:	dc01      	bgt.n	8004ec0 <_printf_float+0x2c0>
 8004ebc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ebe:	e792      	b.n	8004de6 <_printf_float+0x1e6>
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	4652      	mov	r2, sl
 8004ec4:	4631      	mov	r1, r6
 8004ec6:	4628      	mov	r0, r5
 8004ec8:	47b8      	blx	r7
 8004eca:	3001      	adds	r0, #1
 8004ecc:	f43f aef7 	beq.w	8004cbe <_printf_float+0xbe>
 8004ed0:	f109 0901 	add.w	r9, r9, #1
 8004ed4:	e7ee      	b.n	8004eb4 <_printf_float+0x2b4>
 8004ed6:	bf00      	nop
 8004ed8:	7fefffff 	.word	0x7fefffff
 8004edc:	08007548 	.word	0x08007548
 8004ee0:	0800754c 	.word	0x0800754c
 8004ee4:	08007550 	.word	0x08007550
 8004ee8:	08007554 	.word	0x08007554
 8004eec:	08007558 	.word	0x08007558
 8004ef0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ef2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	bfa8      	it	ge
 8004ef8:	461a      	movge	r2, r3
 8004efa:	2a00      	cmp	r2, #0
 8004efc:	4691      	mov	r9, r2
 8004efe:	dc37      	bgt.n	8004f70 <_printf_float+0x370>
 8004f00:	f04f 0b00 	mov.w	fp, #0
 8004f04:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f08:	f104 021a 	add.w	r2, r4, #26
 8004f0c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f0e:	9305      	str	r3, [sp, #20]
 8004f10:	eba3 0309 	sub.w	r3, r3, r9
 8004f14:	455b      	cmp	r3, fp
 8004f16:	dc33      	bgt.n	8004f80 <_printf_float+0x380>
 8004f18:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	db3b      	blt.n	8004f98 <_printf_float+0x398>
 8004f20:	6823      	ldr	r3, [r4, #0]
 8004f22:	07da      	lsls	r2, r3, #31
 8004f24:	d438      	bmi.n	8004f98 <_printf_float+0x398>
 8004f26:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004f2a:	eba2 0903 	sub.w	r9, r2, r3
 8004f2e:	9b05      	ldr	r3, [sp, #20]
 8004f30:	1ad2      	subs	r2, r2, r3
 8004f32:	4591      	cmp	r9, r2
 8004f34:	bfa8      	it	ge
 8004f36:	4691      	movge	r9, r2
 8004f38:	f1b9 0f00 	cmp.w	r9, #0
 8004f3c:	dc35      	bgt.n	8004faa <_printf_float+0x3aa>
 8004f3e:	f04f 0800 	mov.w	r8, #0
 8004f42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f46:	f104 0a1a 	add.w	sl, r4, #26
 8004f4a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f4e:	1a9b      	subs	r3, r3, r2
 8004f50:	eba3 0309 	sub.w	r3, r3, r9
 8004f54:	4543      	cmp	r3, r8
 8004f56:	f77f af79 	ble.w	8004e4c <_printf_float+0x24c>
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	4652      	mov	r2, sl
 8004f5e:	4631      	mov	r1, r6
 8004f60:	4628      	mov	r0, r5
 8004f62:	47b8      	blx	r7
 8004f64:	3001      	adds	r0, #1
 8004f66:	f43f aeaa 	beq.w	8004cbe <_printf_float+0xbe>
 8004f6a:	f108 0801 	add.w	r8, r8, #1
 8004f6e:	e7ec      	b.n	8004f4a <_printf_float+0x34a>
 8004f70:	4613      	mov	r3, r2
 8004f72:	4631      	mov	r1, r6
 8004f74:	4642      	mov	r2, r8
 8004f76:	4628      	mov	r0, r5
 8004f78:	47b8      	blx	r7
 8004f7a:	3001      	adds	r0, #1
 8004f7c:	d1c0      	bne.n	8004f00 <_printf_float+0x300>
 8004f7e:	e69e      	b.n	8004cbe <_printf_float+0xbe>
 8004f80:	2301      	movs	r3, #1
 8004f82:	4631      	mov	r1, r6
 8004f84:	4628      	mov	r0, r5
 8004f86:	9205      	str	r2, [sp, #20]
 8004f88:	47b8      	blx	r7
 8004f8a:	3001      	adds	r0, #1
 8004f8c:	f43f ae97 	beq.w	8004cbe <_printf_float+0xbe>
 8004f90:	9a05      	ldr	r2, [sp, #20]
 8004f92:	f10b 0b01 	add.w	fp, fp, #1
 8004f96:	e7b9      	b.n	8004f0c <_printf_float+0x30c>
 8004f98:	ee18 3a10 	vmov	r3, s16
 8004f9c:	4652      	mov	r2, sl
 8004f9e:	4631      	mov	r1, r6
 8004fa0:	4628      	mov	r0, r5
 8004fa2:	47b8      	blx	r7
 8004fa4:	3001      	adds	r0, #1
 8004fa6:	d1be      	bne.n	8004f26 <_printf_float+0x326>
 8004fa8:	e689      	b.n	8004cbe <_printf_float+0xbe>
 8004faa:	9a05      	ldr	r2, [sp, #20]
 8004fac:	464b      	mov	r3, r9
 8004fae:	4442      	add	r2, r8
 8004fb0:	4631      	mov	r1, r6
 8004fb2:	4628      	mov	r0, r5
 8004fb4:	47b8      	blx	r7
 8004fb6:	3001      	adds	r0, #1
 8004fb8:	d1c1      	bne.n	8004f3e <_printf_float+0x33e>
 8004fba:	e680      	b.n	8004cbe <_printf_float+0xbe>
 8004fbc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004fbe:	2a01      	cmp	r2, #1
 8004fc0:	dc01      	bgt.n	8004fc6 <_printf_float+0x3c6>
 8004fc2:	07db      	lsls	r3, r3, #31
 8004fc4:	d53a      	bpl.n	800503c <_printf_float+0x43c>
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	4642      	mov	r2, r8
 8004fca:	4631      	mov	r1, r6
 8004fcc:	4628      	mov	r0, r5
 8004fce:	47b8      	blx	r7
 8004fd0:	3001      	adds	r0, #1
 8004fd2:	f43f ae74 	beq.w	8004cbe <_printf_float+0xbe>
 8004fd6:	ee18 3a10 	vmov	r3, s16
 8004fda:	4652      	mov	r2, sl
 8004fdc:	4631      	mov	r1, r6
 8004fde:	4628      	mov	r0, r5
 8004fe0:	47b8      	blx	r7
 8004fe2:	3001      	adds	r0, #1
 8004fe4:	f43f ae6b 	beq.w	8004cbe <_printf_float+0xbe>
 8004fe8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004fec:	2200      	movs	r2, #0
 8004fee:	2300      	movs	r3, #0
 8004ff0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8004ff4:	f7fb fd78 	bl	8000ae8 <__aeabi_dcmpeq>
 8004ff8:	b9d8      	cbnz	r0, 8005032 <_printf_float+0x432>
 8004ffa:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004ffe:	f108 0201 	add.w	r2, r8, #1
 8005002:	4631      	mov	r1, r6
 8005004:	4628      	mov	r0, r5
 8005006:	47b8      	blx	r7
 8005008:	3001      	adds	r0, #1
 800500a:	d10e      	bne.n	800502a <_printf_float+0x42a>
 800500c:	e657      	b.n	8004cbe <_printf_float+0xbe>
 800500e:	2301      	movs	r3, #1
 8005010:	4652      	mov	r2, sl
 8005012:	4631      	mov	r1, r6
 8005014:	4628      	mov	r0, r5
 8005016:	47b8      	blx	r7
 8005018:	3001      	adds	r0, #1
 800501a:	f43f ae50 	beq.w	8004cbe <_printf_float+0xbe>
 800501e:	f108 0801 	add.w	r8, r8, #1
 8005022:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005024:	3b01      	subs	r3, #1
 8005026:	4543      	cmp	r3, r8
 8005028:	dcf1      	bgt.n	800500e <_printf_float+0x40e>
 800502a:	464b      	mov	r3, r9
 800502c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005030:	e6da      	b.n	8004de8 <_printf_float+0x1e8>
 8005032:	f04f 0800 	mov.w	r8, #0
 8005036:	f104 0a1a 	add.w	sl, r4, #26
 800503a:	e7f2      	b.n	8005022 <_printf_float+0x422>
 800503c:	2301      	movs	r3, #1
 800503e:	4642      	mov	r2, r8
 8005040:	e7df      	b.n	8005002 <_printf_float+0x402>
 8005042:	2301      	movs	r3, #1
 8005044:	464a      	mov	r2, r9
 8005046:	4631      	mov	r1, r6
 8005048:	4628      	mov	r0, r5
 800504a:	47b8      	blx	r7
 800504c:	3001      	adds	r0, #1
 800504e:	f43f ae36 	beq.w	8004cbe <_printf_float+0xbe>
 8005052:	f108 0801 	add.w	r8, r8, #1
 8005056:	68e3      	ldr	r3, [r4, #12]
 8005058:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800505a:	1a5b      	subs	r3, r3, r1
 800505c:	4543      	cmp	r3, r8
 800505e:	dcf0      	bgt.n	8005042 <_printf_float+0x442>
 8005060:	e6f8      	b.n	8004e54 <_printf_float+0x254>
 8005062:	f04f 0800 	mov.w	r8, #0
 8005066:	f104 0919 	add.w	r9, r4, #25
 800506a:	e7f4      	b.n	8005056 <_printf_float+0x456>

0800506c <_printf_common>:
 800506c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005070:	4616      	mov	r6, r2
 8005072:	4699      	mov	r9, r3
 8005074:	688a      	ldr	r2, [r1, #8]
 8005076:	690b      	ldr	r3, [r1, #16]
 8005078:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800507c:	4293      	cmp	r3, r2
 800507e:	bfb8      	it	lt
 8005080:	4613      	movlt	r3, r2
 8005082:	6033      	str	r3, [r6, #0]
 8005084:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005088:	4607      	mov	r7, r0
 800508a:	460c      	mov	r4, r1
 800508c:	b10a      	cbz	r2, 8005092 <_printf_common+0x26>
 800508e:	3301      	adds	r3, #1
 8005090:	6033      	str	r3, [r6, #0]
 8005092:	6823      	ldr	r3, [r4, #0]
 8005094:	0699      	lsls	r1, r3, #26
 8005096:	bf42      	ittt	mi
 8005098:	6833      	ldrmi	r3, [r6, #0]
 800509a:	3302      	addmi	r3, #2
 800509c:	6033      	strmi	r3, [r6, #0]
 800509e:	6825      	ldr	r5, [r4, #0]
 80050a0:	f015 0506 	ands.w	r5, r5, #6
 80050a4:	d106      	bne.n	80050b4 <_printf_common+0x48>
 80050a6:	f104 0a19 	add.w	sl, r4, #25
 80050aa:	68e3      	ldr	r3, [r4, #12]
 80050ac:	6832      	ldr	r2, [r6, #0]
 80050ae:	1a9b      	subs	r3, r3, r2
 80050b0:	42ab      	cmp	r3, r5
 80050b2:	dc26      	bgt.n	8005102 <_printf_common+0x96>
 80050b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80050b8:	1e13      	subs	r3, r2, #0
 80050ba:	6822      	ldr	r2, [r4, #0]
 80050bc:	bf18      	it	ne
 80050be:	2301      	movne	r3, #1
 80050c0:	0692      	lsls	r2, r2, #26
 80050c2:	d42b      	bmi.n	800511c <_printf_common+0xb0>
 80050c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80050c8:	4649      	mov	r1, r9
 80050ca:	4638      	mov	r0, r7
 80050cc:	47c0      	blx	r8
 80050ce:	3001      	adds	r0, #1
 80050d0:	d01e      	beq.n	8005110 <_printf_common+0xa4>
 80050d2:	6823      	ldr	r3, [r4, #0]
 80050d4:	6922      	ldr	r2, [r4, #16]
 80050d6:	f003 0306 	and.w	r3, r3, #6
 80050da:	2b04      	cmp	r3, #4
 80050dc:	bf02      	ittt	eq
 80050de:	68e5      	ldreq	r5, [r4, #12]
 80050e0:	6833      	ldreq	r3, [r6, #0]
 80050e2:	1aed      	subeq	r5, r5, r3
 80050e4:	68a3      	ldr	r3, [r4, #8]
 80050e6:	bf0c      	ite	eq
 80050e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80050ec:	2500      	movne	r5, #0
 80050ee:	4293      	cmp	r3, r2
 80050f0:	bfc4      	itt	gt
 80050f2:	1a9b      	subgt	r3, r3, r2
 80050f4:	18ed      	addgt	r5, r5, r3
 80050f6:	2600      	movs	r6, #0
 80050f8:	341a      	adds	r4, #26
 80050fa:	42b5      	cmp	r5, r6
 80050fc:	d11a      	bne.n	8005134 <_printf_common+0xc8>
 80050fe:	2000      	movs	r0, #0
 8005100:	e008      	b.n	8005114 <_printf_common+0xa8>
 8005102:	2301      	movs	r3, #1
 8005104:	4652      	mov	r2, sl
 8005106:	4649      	mov	r1, r9
 8005108:	4638      	mov	r0, r7
 800510a:	47c0      	blx	r8
 800510c:	3001      	adds	r0, #1
 800510e:	d103      	bne.n	8005118 <_printf_common+0xac>
 8005110:	f04f 30ff 	mov.w	r0, #4294967295
 8005114:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005118:	3501      	adds	r5, #1
 800511a:	e7c6      	b.n	80050aa <_printf_common+0x3e>
 800511c:	18e1      	adds	r1, r4, r3
 800511e:	1c5a      	adds	r2, r3, #1
 8005120:	2030      	movs	r0, #48	; 0x30
 8005122:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005126:	4422      	add	r2, r4
 8005128:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800512c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005130:	3302      	adds	r3, #2
 8005132:	e7c7      	b.n	80050c4 <_printf_common+0x58>
 8005134:	2301      	movs	r3, #1
 8005136:	4622      	mov	r2, r4
 8005138:	4649      	mov	r1, r9
 800513a:	4638      	mov	r0, r7
 800513c:	47c0      	blx	r8
 800513e:	3001      	adds	r0, #1
 8005140:	d0e6      	beq.n	8005110 <_printf_common+0xa4>
 8005142:	3601      	adds	r6, #1
 8005144:	e7d9      	b.n	80050fa <_printf_common+0x8e>
	...

08005148 <_printf_i>:
 8005148:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800514c:	7e0f      	ldrb	r7, [r1, #24]
 800514e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005150:	2f78      	cmp	r7, #120	; 0x78
 8005152:	4691      	mov	r9, r2
 8005154:	4680      	mov	r8, r0
 8005156:	460c      	mov	r4, r1
 8005158:	469a      	mov	sl, r3
 800515a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800515e:	d807      	bhi.n	8005170 <_printf_i+0x28>
 8005160:	2f62      	cmp	r7, #98	; 0x62
 8005162:	d80a      	bhi.n	800517a <_printf_i+0x32>
 8005164:	2f00      	cmp	r7, #0
 8005166:	f000 80d4 	beq.w	8005312 <_printf_i+0x1ca>
 800516a:	2f58      	cmp	r7, #88	; 0x58
 800516c:	f000 80c0 	beq.w	80052f0 <_printf_i+0x1a8>
 8005170:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005174:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005178:	e03a      	b.n	80051f0 <_printf_i+0xa8>
 800517a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800517e:	2b15      	cmp	r3, #21
 8005180:	d8f6      	bhi.n	8005170 <_printf_i+0x28>
 8005182:	a101      	add	r1, pc, #4	; (adr r1, 8005188 <_printf_i+0x40>)
 8005184:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005188:	080051e1 	.word	0x080051e1
 800518c:	080051f5 	.word	0x080051f5
 8005190:	08005171 	.word	0x08005171
 8005194:	08005171 	.word	0x08005171
 8005198:	08005171 	.word	0x08005171
 800519c:	08005171 	.word	0x08005171
 80051a0:	080051f5 	.word	0x080051f5
 80051a4:	08005171 	.word	0x08005171
 80051a8:	08005171 	.word	0x08005171
 80051ac:	08005171 	.word	0x08005171
 80051b0:	08005171 	.word	0x08005171
 80051b4:	080052f9 	.word	0x080052f9
 80051b8:	08005221 	.word	0x08005221
 80051bc:	080052b3 	.word	0x080052b3
 80051c0:	08005171 	.word	0x08005171
 80051c4:	08005171 	.word	0x08005171
 80051c8:	0800531b 	.word	0x0800531b
 80051cc:	08005171 	.word	0x08005171
 80051d0:	08005221 	.word	0x08005221
 80051d4:	08005171 	.word	0x08005171
 80051d8:	08005171 	.word	0x08005171
 80051dc:	080052bb 	.word	0x080052bb
 80051e0:	682b      	ldr	r3, [r5, #0]
 80051e2:	1d1a      	adds	r2, r3, #4
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	602a      	str	r2, [r5, #0]
 80051e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80051ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80051f0:	2301      	movs	r3, #1
 80051f2:	e09f      	b.n	8005334 <_printf_i+0x1ec>
 80051f4:	6820      	ldr	r0, [r4, #0]
 80051f6:	682b      	ldr	r3, [r5, #0]
 80051f8:	0607      	lsls	r7, r0, #24
 80051fa:	f103 0104 	add.w	r1, r3, #4
 80051fe:	6029      	str	r1, [r5, #0]
 8005200:	d501      	bpl.n	8005206 <_printf_i+0xbe>
 8005202:	681e      	ldr	r6, [r3, #0]
 8005204:	e003      	b.n	800520e <_printf_i+0xc6>
 8005206:	0646      	lsls	r6, r0, #25
 8005208:	d5fb      	bpl.n	8005202 <_printf_i+0xba>
 800520a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800520e:	2e00      	cmp	r6, #0
 8005210:	da03      	bge.n	800521a <_printf_i+0xd2>
 8005212:	232d      	movs	r3, #45	; 0x2d
 8005214:	4276      	negs	r6, r6
 8005216:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800521a:	485a      	ldr	r0, [pc, #360]	; (8005384 <_printf_i+0x23c>)
 800521c:	230a      	movs	r3, #10
 800521e:	e012      	b.n	8005246 <_printf_i+0xfe>
 8005220:	682b      	ldr	r3, [r5, #0]
 8005222:	6820      	ldr	r0, [r4, #0]
 8005224:	1d19      	adds	r1, r3, #4
 8005226:	6029      	str	r1, [r5, #0]
 8005228:	0605      	lsls	r5, r0, #24
 800522a:	d501      	bpl.n	8005230 <_printf_i+0xe8>
 800522c:	681e      	ldr	r6, [r3, #0]
 800522e:	e002      	b.n	8005236 <_printf_i+0xee>
 8005230:	0641      	lsls	r1, r0, #25
 8005232:	d5fb      	bpl.n	800522c <_printf_i+0xe4>
 8005234:	881e      	ldrh	r6, [r3, #0]
 8005236:	4853      	ldr	r0, [pc, #332]	; (8005384 <_printf_i+0x23c>)
 8005238:	2f6f      	cmp	r7, #111	; 0x6f
 800523a:	bf0c      	ite	eq
 800523c:	2308      	moveq	r3, #8
 800523e:	230a      	movne	r3, #10
 8005240:	2100      	movs	r1, #0
 8005242:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005246:	6865      	ldr	r5, [r4, #4]
 8005248:	60a5      	str	r5, [r4, #8]
 800524a:	2d00      	cmp	r5, #0
 800524c:	bfa2      	ittt	ge
 800524e:	6821      	ldrge	r1, [r4, #0]
 8005250:	f021 0104 	bicge.w	r1, r1, #4
 8005254:	6021      	strge	r1, [r4, #0]
 8005256:	b90e      	cbnz	r6, 800525c <_printf_i+0x114>
 8005258:	2d00      	cmp	r5, #0
 800525a:	d04b      	beq.n	80052f4 <_printf_i+0x1ac>
 800525c:	4615      	mov	r5, r2
 800525e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005262:	fb03 6711 	mls	r7, r3, r1, r6
 8005266:	5dc7      	ldrb	r7, [r0, r7]
 8005268:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800526c:	4637      	mov	r7, r6
 800526e:	42bb      	cmp	r3, r7
 8005270:	460e      	mov	r6, r1
 8005272:	d9f4      	bls.n	800525e <_printf_i+0x116>
 8005274:	2b08      	cmp	r3, #8
 8005276:	d10b      	bne.n	8005290 <_printf_i+0x148>
 8005278:	6823      	ldr	r3, [r4, #0]
 800527a:	07de      	lsls	r6, r3, #31
 800527c:	d508      	bpl.n	8005290 <_printf_i+0x148>
 800527e:	6923      	ldr	r3, [r4, #16]
 8005280:	6861      	ldr	r1, [r4, #4]
 8005282:	4299      	cmp	r1, r3
 8005284:	bfde      	ittt	le
 8005286:	2330      	movle	r3, #48	; 0x30
 8005288:	f805 3c01 	strble.w	r3, [r5, #-1]
 800528c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005290:	1b52      	subs	r2, r2, r5
 8005292:	6122      	str	r2, [r4, #16]
 8005294:	f8cd a000 	str.w	sl, [sp]
 8005298:	464b      	mov	r3, r9
 800529a:	aa03      	add	r2, sp, #12
 800529c:	4621      	mov	r1, r4
 800529e:	4640      	mov	r0, r8
 80052a0:	f7ff fee4 	bl	800506c <_printf_common>
 80052a4:	3001      	adds	r0, #1
 80052a6:	d14a      	bne.n	800533e <_printf_i+0x1f6>
 80052a8:	f04f 30ff 	mov.w	r0, #4294967295
 80052ac:	b004      	add	sp, #16
 80052ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052b2:	6823      	ldr	r3, [r4, #0]
 80052b4:	f043 0320 	orr.w	r3, r3, #32
 80052b8:	6023      	str	r3, [r4, #0]
 80052ba:	4833      	ldr	r0, [pc, #204]	; (8005388 <_printf_i+0x240>)
 80052bc:	2778      	movs	r7, #120	; 0x78
 80052be:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80052c2:	6823      	ldr	r3, [r4, #0]
 80052c4:	6829      	ldr	r1, [r5, #0]
 80052c6:	061f      	lsls	r7, r3, #24
 80052c8:	f851 6b04 	ldr.w	r6, [r1], #4
 80052cc:	d402      	bmi.n	80052d4 <_printf_i+0x18c>
 80052ce:	065f      	lsls	r7, r3, #25
 80052d0:	bf48      	it	mi
 80052d2:	b2b6      	uxthmi	r6, r6
 80052d4:	07df      	lsls	r7, r3, #31
 80052d6:	bf48      	it	mi
 80052d8:	f043 0320 	orrmi.w	r3, r3, #32
 80052dc:	6029      	str	r1, [r5, #0]
 80052de:	bf48      	it	mi
 80052e0:	6023      	strmi	r3, [r4, #0]
 80052e2:	b91e      	cbnz	r6, 80052ec <_printf_i+0x1a4>
 80052e4:	6823      	ldr	r3, [r4, #0]
 80052e6:	f023 0320 	bic.w	r3, r3, #32
 80052ea:	6023      	str	r3, [r4, #0]
 80052ec:	2310      	movs	r3, #16
 80052ee:	e7a7      	b.n	8005240 <_printf_i+0xf8>
 80052f0:	4824      	ldr	r0, [pc, #144]	; (8005384 <_printf_i+0x23c>)
 80052f2:	e7e4      	b.n	80052be <_printf_i+0x176>
 80052f4:	4615      	mov	r5, r2
 80052f6:	e7bd      	b.n	8005274 <_printf_i+0x12c>
 80052f8:	682b      	ldr	r3, [r5, #0]
 80052fa:	6826      	ldr	r6, [r4, #0]
 80052fc:	6961      	ldr	r1, [r4, #20]
 80052fe:	1d18      	adds	r0, r3, #4
 8005300:	6028      	str	r0, [r5, #0]
 8005302:	0635      	lsls	r5, r6, #24
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	d501      	bpl.n	800530c <_printf_i+0x1c4>
 8005308:	6019      	str	r1, [r3, #0]
 800530a:	e002      	b.n	8005312 <_printf_i+0x1ca>
 800530c:	0670      	lsls	r0, r6, #25
 800530e:	d5fb      	bpl.n	8005308 <_printf_i+0x1c0>
 8005310:	8019      	strh	r1, [r3, #0]
 8005312:	2300      	movs	r3, #0
 8005314:	6123      	str	r3, [r4, #16]
 8005316:	4615      	mov	r5, r2
 8005318:	e7bc      	b.n	8005294 <_printf_i+0x14c>
 800531a:	682b      	ldr	r3, [r5, #0]
 800531c:	1d1a      	adds	r2, r3, #4
 800531e:	602a      	str	r2, [r5, #0]
 8005320:	681d      	ldr	r5, [r3, #0]
 8005322:	6862      	ldr	r2, [r4, #4]
 8005324:	2100      	movs	r1, #0
 8005326:	4628      	mov	r0, r5
 8005328:	f7fa ff62 	bl	80001f0 <memchr>
 800532c:	b108      	cbz	r0, 8005332 <_printf_i+0x1ea>
 800532e:	1b40      	subs	r0, r0, r5
 8005330:	6060      	str	r0, [r4, #4]
 8005332:	6863      	ldr	r3, [r4, #4]
 8005334:	6123      	str	r3, [r4, #16]
 8005336:	2300      	movs	r3, #0
 8005338:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800533c:	e7aa      	b.n	8005294 <_printf_i+0x14c>
 800533e:	6923      	ldr	r3, [r4, #16]
 8005340:	462a      	mov	r2, r5
 8005342:	4649      	mov	r1, r9
 8005344:	4640      	mov	r0, r8
 8005346:	47d0      	blx	sl
 8005348:	3001      	adds	r0, #1
 800534a:	d0ad      	beq.n	80052a8 <_printf_i+0x160>
 800534c:	6823      	ldr	r3, [r4, #0]
 800534e:	079b      	lsls	r3, r3, #30
 8005350:	d413      	bmi.n	800537a <_printf_i+0x232>
 8005352:	68e0      	ldr	r0, [r4, #12]
 8005354:	9b03      	ldr	r3, [sp, #12]
 8005356:	4298      	cmp	r0, r3
 8005358:	bfb8      	it	lt
 800535a:	4618      	movlt	r0, r3
 800535c:	e7a6      	b.n	80052ac <_printf_i+0x164>
 800535e:	2301      	movs	r3, #1
 8005360:	4632      	mov	r2, r6
 8005362:	4649      	mov	r1, r9
 8005364:	4640      	mov	r0, r8
 8005366:	47d0      	blx	sl
 8005368:	3001      	adds	r0, #1
 800536a:	d09d      	beq.n	80052a8 <_printf_i+0x160>
 800536c:	3501      	adds	r5, #1
 800536e:	68e3      	ldr	r3, [r4, #12]
 8005370:	9903      	ldr	r1, [sp, #12]
 8005372:	1a5b      	subs	r3, r3, r1
 8005374:	42ab      	cmp	r3, r5
 8005376:	dcf2      	bgt.n	800535e <_printf_i+0x216>
 8005378:	e7eb      	b.n	8005352 <_printf_i+0x20a>
 800537a:	2500      	movs	r5, #0
 800537c:	f104 0619 	add.w	r6, r4, #25
 8005380:	e7f5      	b.n	800536e <_printf_i+0x226>
 8005382:	bf00      	nop
 8005384:	0800755a 	.word	0x0800755a
 8005388:	0800756b 	.word	0x0800756b

0800538c <std>:
 800538c:	2300      	movs	r3, #0
 800538e:	b510      	push	{r4, lr}
 8005390:	4604      	mov	r4, r0
 8005392:	e9c0 3300 	strd	r3, r3, [r0]
 8005396:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800539a:	6083      	str	r3, [r0, #8]
 800539c:	8181      	strh	r1, [r0, #12]
 800539e:	6643      	str	r3, [r0, #100]	; 0x64
 80053a0:	81c2      	strh	r2, [r0, #14]
 80053a2:	6183      	str	r3, [r0, #24]
 80053a4:	4619      	mov	r1, r3
 80053a6:	2208      	movs	r2, #8
 80053a8:	305c      	adds	r0, #92	; 0x5c
 80053aa:	f000 f9e5 	bl	8005778 <memset>
 80053ae:	4b0d      	ldr	r3, [pc, #52]	; (80053e4 <std+0x58>)
 80053b0:	6263      	str	r3, [r4, #36]	; 0x24
 80053b2:	4b0d      	ldr	r3, [pc, #52]	; (80053e8 <std+0x5c>)
 80053b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80053b6:	4b0d      	ldr	r3, [pc, #52]	; (80053ec <std+0x60>)
 80053b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80053ba:	4b0d      	ldr	r3, [pc, #52]	; (80053f0 <std+0x64>)
 80053bc:	6323      	str	r3, [r4, #48]	; 0x30
 80053be:	4b0d      	ldr	r3, [pc, #52]	; (80053f4 <std+0x68>)
 80053c0:	6224      	str	r4, [r4, #32]
 80053c2:	429c      	cmp	r4, r3
 80053c4:	d006      	beq.n	80053d4 <std+0x48>
 80053c6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80053ca:	4294      	cmp	r4, r2
 80053cc:	d002      	beq.n	80053d4 <std+0x48>
 80053ce:	33d0      	adds	r3, #208	; 0xd0
 80053d0:	429c      	cmp	r4, r3
 80053d2:	d105      	bne.n	80053e0 <std+0x54>
 80053d4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80053d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053dc:	f000 ba48 	b.w	8005870 <__retarget_lock_init_recursive>
 80053e0:	bd10      	pop	{r4, pc}
 80053e2:	bf00      	nop
 80053e4:	080055c9 	.word	0x080055c9
 80053e8:	080055eb 	.word	0x080055eb
 80053ec:	08005623 	.word	0x08005623
 80053f0:	08005647 	.word	0x08005647
 80053f4:	200009a8 	.word	0x200009a8

080053f8 <stdio_exit_handler>:
 80053f8:	4a02      	ldr	r2, [pc, #8]	; (8005404 <stdio_exit_handler+0xc>)
 80053fa:	4903      	ldr	r1, [pc, #12]	; (8005408 <stdio_exit_handler+0x10>)
 80053fc:	4803      	ldr	r0, [pc, #12]	; (800540c <stdio_exit_handler+0x14>)
 80053fe:	f000 b869 	b.w	80054d4 <_fwalk_sglue>
 8005402:	bf00      	nop
 8005404:	2000000c 	.word	0x2000000c
 8005408:	08006f71 	.word	0x08006f71
 800540c:	20000018 	.word	0x20000018

08005410 <cleanup_stdio>:
 8005410:	6841      	ldr	r1, [r0, #4]
 8005412:	4b0c      	ldr	r3, [pc, #48]	; (8005444 <cleanup_stdio+0x34>)
 8005414:	4299      	cmp	r1, r3
 8005416:	b510      	push	{r4, lr}
 8005418:	4604      	mov	r4, r0
 800541a:	d001      	beq.n	8005420 <cleanup_stdio+0x10>
 800541c:	f001 fda8 	bl	8006f70 <_fflush_r>
 8005420:	68a1      	ldr	r1, [r4, #8]
 8005422:	4b09      	ldr	r3, [pc, #36]	; (8005448 <cleanup_stdio+0x38>)
 8005424:	4299      	cmp	r1, r3
 8005426:	d002      	beq.n	800542e <cleanup_stdio+0x1e>
 8005428:	4620      	mov	r0, r4
 800542a:	f001 fda1 	bl	8006f70 <_fflush_r>
 800542e:	68e1      	ldr	r1, [r4, #12]
 8005430:	4b06      	ldr	r3, [pc, #24]	; (800544c <cleanup_stdio+0x3c>)
 8005432:	4299      	cmp	r1, r3
 8005434:	d004      	beq.n	8005440 <cleanup_stdio+0x30>
 8005436:	4620      	mov	r0, r4
 8005438:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800543c:	f001 bd98 	b.w	8006f70 <_fflush_r>
 8005440:	bd10      	pop	{r4, pc}
 8005442:	bf00      	nop
 8005444:	200009a8 	.word	0x200009a8
 8005448:	20000a10 	.word	0x20000a10
 800544c:	20000a78 	.word	0x20000a78

08005450 <global_stdio_init.part.0>:
 8005450:	b510      	push	{r4, lr}
 8005452:	4b0b      	ldr	r3, [pc, #44]	; (8005480 <global_stdio_init.part.0+0x30>)
 8005454:	4c0b      	ldr	r4, [pc, #44]	; (8005484 <global_stdio_init.part.0+0x34>)
 8005456:	4a0c      	ldr	r2, [pc, #48]	; (8005488 <global_stdio_init.part.0+0x38>)
 8005458:	601a      	str	r2, [r3, #0]
 800545a:	4620      	mov	r0, r4
 800545c:	2200      	movs	r2, #0
 800545e:	2104      	movs	r1, #4
 8005460:	f7ff ff94 	bl	800538c <std>
 8005464:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005468:	2201      	movs	r2, #1
 800546a:	2109      	movs	r1, #9
 800546c:	f7ff ff8e 	bl	800538c <std>
 8005470:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005474:	2202      	movs	r2, #2
 8005476:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800547a:	2112      	movs	r1, #18
 800547c:	f7ff bf86 	b.w	800538c <std>
 8005480:	20000ae0 	.word	0x20000ae0
 8005484:	200009a8 	.word	0x200009a8
 8005488:	080053f9 	.word	0x080053f9

0800548c <__sfp_lock_acquire>:
 800548c:	4801      	ldr	r0, [pc, #4]	; (8005494 <__sfp_lock_acquire+0x8>)
 800548e:	f000 b9f0 	b.w	8005872 <__retarget_lock_acquire_recursive>
 8005492:	bf00      	nop
 8005494:	20000ae9 	.word	0x20000ae9

08005498 <__sfp_lock_release>:
 8005498:	4801      	ldr	r0, [pc, #4]	; (80054a0 <__sfp_lock_release+0x8>)
 800549a:	f000 b9eb 	b.w	8005874 <__retarget_lock_release_recursive>
 800549e:	bf00      	nop
 80054a0:	20000ae9 	.word	0x20000ae9

080054a4 <__sinit>:
 80054a4:	b510      	push	{r4, lr}
 80054a6:	4604      	mov	r4, r0
 80054a8:	f7ff fff0 	bl	800548c <__sfp_lock_acquire>
 80054ac:	6a23      	ldr	r3, [r4, #32]
 80054ae:	b11b      	cbz	r3, 80054b8 <__sinit+0x14>
 80054b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054b4:	f7ff bff0 	b.w	8005498 <__sfp_lock_release>
 80054b8:	4b04      	ldr	r3, [pc, #16]	; (80054cc <__sinit+0x28>)
 80054ba:	6223      	str	r3, [r4, #32]
 80054bc:	4b04      	ldr	r3, [pc, #16]	; (80054d0 <__sinit+0x2c>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d1f5      	bne.n	80054b0 <__sinit+0xc>
 80054c4:	f7ff ffc4 	bl	8005450 <global_stdio_init.part.0>
 80054c8:	e7f2      	b.n	80054b0 <__sinit+0xc>
 80054ca:	bf00      	nop
 80054cc:	08005411 	.word	0x08005411
 80054d0:	20000ae0 	.word	0x20000ae0

080054d4 <_fwalk_sglue>:
 80054d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054d8:	4607      	mov	r7, r0
 80054da:	4688      	mov	r8, r1
 80054dc:	4614      	mov	r4, r2
 80054de:	2600      	movs	r6, #0
 80054e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80054e4:	f1b9 0901 	subs.w	r9, r9, #1
 80054e8:	d505      	bpl.n	80054f6 <_fwalk_sglue+0x22>
 80054ea:	6824      	ldr	r4, [r4, #0]
 80054ec:	2c00      	cmp	r4, #0
 80054ee:	d1f7      	bne.n	80054e0 <_fwalk_sglue+0xc>
 80054f0:	4630      	mov	r0, r6
 80054f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054f6:	89ab      	ldrh	r3, [r5, #12]
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d907      	bls.n	800550c <_fwalk_sglue+0x38>
 80054fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005500:	3301      	adds	r3, #1
 8005502:	d003      	beq.n	800550c <_fwalk_sglue+0x38>
 8005504:	4629      	mov	r1, r5
 8005506:	4638      	mov	r0, r7
 8005508:	47c0      	blx	r8
 800550a:	4306      	orrs	r6, r0
 800550c:	3568      	adds	r5, #104	; 0x68
 800550e:	e7e9      	b.n	80054e4 <_fwalk_sglue+0x10>

08005510 <_puts_r>:
 8005510:	6a03      	ldr	r3, [r0, #32]
 8005512:	b570      	push	{r4, r5, r6, lr}
 8005514:	6884      	ldr	r4, [r0, #8]
 8005516:	4605      	mov	r5, r0
 8005518:	460e      	mov	r6, r1
 800551a:	b90b      	cbnz	r3, 8005520 <_puts_r+0x10>
 800551c:	f7ff ffc2 	bl	80054a4 <__sinit>
 8005520:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005522:	07db      	lsls	r3, r3, #31
 8005524:	d405      	bmi.n	8005532 <_puts_r+0x22>
 8005526:	89a3      	ldrh	r3, [r4, #12]
 8005528:	0598      	lsls	r0, r3, #22
 800552a:	d402      	bmi.n	8005532 <_puts_r+0x22>
 800552c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800552e:	f000 f9a0 	bl	8005872 <__retarget_lock_acquire_recursive>
 8005532:	89a3      	ldrh	r3, [r4, #12]
 8005534:	0719      	lsls	r1, r3, #28
 8005536:	d513      	bpl.n	8005560 <_puts_r+0x50>
 8005538:	6923      	ldr	r3, [r4, #16]
 800553a:	b18b      	cbz	r3, 8005560 <_puts_r+0x50>
 800553c:	3e01      	subs	r6, #1
 800553e:	68a3      	ldr	r3, [r4, #8]
 8005540:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005544:	3b01      	subs	r3, #1
 8005546:	60a3      	str	r3, [r4, #8]
 8005548:	b9e9      	cbnz	r1, 8005586 <_puts_r+0x76>
 800554a:	2b00      	cmp	r3, #0
 800554c:	da2e      	bge.n	80055ac <_puts_r+0x9c>
 800554e:	4622      	mov	r2, r4
 8005550:	210a      	movs	r1, #10
 8005552:	4628      	mov	r0, r5
 8005554:	f000 f87b 	bl	800564e <__swbuf_r>
 8005558:	3001      	adds	r0, #1
 800555a:	d007      	beq.n	800556c <_puts_r+0x5c>
 800555c:	250a      	movs	r5, #10
 800555e:	e007      	b.n	8005570 <_puts_r+0x60>
 8005560:	4621      	mov	r1, r4
 8005562:	4628      	mov	r0, r5
 8005564:	f000 f8b0 	bl	80056c8 <__swsetup_r>
 8005568:	2800      	cmp	r0, #0
 800556a:	d0e7      	beq.n	800553c <_puts_r+0x2c>
 800556c:	f04f 35ff 	mov.w	r5, #4294967295
 8005570:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005572:	07da      	lsls	r2, r3, #31
 8005574:	d405      	bmi.n	8005582 <_puts_r+0x72>
 8005576:	89a3      	ldrh	r3, [r4, #12]
 8005578:	059b      	lsls	r3, r3, #22
 800557a:	d402      	bmi.n	8005582 <_puts_r+0x72>
 800557c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800557e:	f000 f979 	bl	8005874 <__retarget_lock_release_recursive>
 8005582:	4628      	mov	r0, r5
 8005584:	bd70      	pop	{r4, r5, r6, pc}
 8005586:	2b00      	cmp	r3, #0
 8005588:	da04      	bge.n	8005594 <_puts_r+0x84>
 800558a:	69a2      	ldr	r2, [r4, #24]
 800558c:	429a      	cmp	r2, r3
 800558e:	dc06      	bgt.n	800559e <_puts_r+0x8e>
 8005590:	290a      	cmp	r1, #10
 8005592:	d004      	beq.n	800559e <_puts_r+0x8e>
 8005594:	6823      	ldr	r3, [r4, #0]
 8005596:	1c5a      	adds	r2, r3, #1
 8005598:	6022      	str	r2, [r4, #0]
 800559a:	7019      	strb	r1, [r3, #0]
 800559c:	e7cf      	b.n	800553e <_puts_r+0x2e>
 800559e:	4622      	mov	r2, r4
 80055a0:	4628      	mov	r0, r5
 80055a2:	f000 f854 	bl	800564e <__swbuf_r>
 80055a6:	3001      	adds	r0, #1
 80055a8:	d1c9      	bne.n	800553e <_puts_r+0x2e>
 80055aa:	e7df      	b.n	800556c <_puts_r+0x5c>
 80055ac:	6823      	ldr	r3, [r4, #0]
 80055ae:	250a      	movs	r5, #10
 80055b0:	1c5a      	adds	r2, r3, #1
 80055b2:	6022      	str	r2, [r4, #0]
 80055b4:	701d      	strb	r5, [r3, #0]
 80055b6:	e7db      	b.n	8005570 <_puts_r+0x60>

080055b8 <puts>:
 80055b8:	4b02      	ldr	r3, [pc, #8]	; (80055c4 <puts+0xc>)
 80055ba:	4601      	mov	r1, r0
 80055bc:	6818      	ldr	r0, [r3, #0]
 80055be:	f7ff bfa7 	b.w	8005510 <_puts_r>
 80055c2:	bf00      	nop
 80055c4:	20000064 	.word	0x20000064

080055c8 <__sread>:
 80055c8:	b510      	push	{r4, lr}
 80055ca:	460c      	mov	r4, r1
 80055cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055d0:	f000 f900 	bl	80057d4 <_read_r>
 80055d4:	2800      	cmp	r0, #0
 80055d6:	bfab      	itete	ge
 80055d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80055da:	89a3      	ldrhlt	r3, [r4, #12]
 80055dc:	181b      	addge	r3, r3, r0
 80055de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80055e2:	bfac      	ite	ge
 80055e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80055e6:	81a3      	strhlt	r3, [r4, #12]
 80055e8:	bd10      	pop	{r4, pc}

080055ea <__swrite>:
 80055ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055ee:	461f      	mov	r7, r3
 80055f0:	898b      	ldrh	r3, [r1, #12]
 80055f2:	05db      	lsls	r3, r3, #23
 80055f4:	4605      	mov	r5, r0
 80055f6:	460c      	mov	r4, r1
 80055f8:	4616      	mov	r6, r2
 80055fa:	d505      	bpl.n	8005608 <__swrite+0x1e>
 80055fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005600:	2302      	movs	r3, #2
 8005602:	2200      	movs	r2, #0
 8005604:	f000 f8d4 	bl	80057b0 <_lseek_r>
 8005608:	89a3      	ldrh	r3, [r4, #12]
 800560a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800560e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005612:	81a3      	strh	r3, [r4, #12]
 8005614:	4632      	mov	r2, r6
 8005616:	463b      	mov	r3, r7
 8005618:	4628      	mov	r0, r5
 800561a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800561e:	f000 b8eb 	b.w	80057f8 <_write_r>

08005622 <__sseek>:
 8005622:	b510      	push	{r4, lr}
 8005624:	460c      	mov	r4, r1
 8005626:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800562a:	f000 f8c1 	bl	80057b0 <_lseek_r>
 800562e:	1c43      	adds	r3, r0, #1
 8005630:	89a3      	ldrh	r3, [r4, #12]
 8005632:	bf15      	itete	ne
 8005634:	6560      	strne	r0, [r4, #84]	; 0x54
 8005636:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800563a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800563e:	81a3      	strheq	r3, [r4, #12]
 8005640:	bf18      	it	ne
 8005642:	81a3      	strhne	r3, [r4, #12]
 8005644:	bd10      	pop	{r4, pc}

08005646 <__sclose>:
 8005646:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800564a:	f000 b8a1 	b.w	8005790 <_close_r>

0800564e <__swbuf_r>:
 800564e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005650:	460e      	mov	r6, r1
 8005652:	4614      	mov	r4, r2
 8005654:	4605      	mov	r5, r0
 8005656:	b118      	cbz	r0, 8005660 <__swbuf_r+0x12>
 8005658:	6a03      	ldr	r3, [r0, #32]
 800565a:	b90b      	cbnz	r3, 8005660 <__swbuf_r+0x12>
 800565c:	f7ff ff22 	bl	80054a4 <__sinit>
 8005660:	69a3      	ldr	r3, [r4, #24]
 8005662:	60a3      	str	r3, [r4, #8]
 8005664:	89a3      	ldrh	r3, [r4, #12]
 8005666:	071a      	lsls	r2, r3, #28
 8005668:	d525      	bpl.n	80056b6 <__swbuf_r+0x68>
 800566a:	6923      	ldr	r3, [r4, #16]
 800566c:	b31b      	cbz	r3, 80056b6 <__swbuf_r+0x68>
 800566e:	6823      	ldr	r3, [r4, #0]
 8005670:	6922      	ldr	r2, [r4, #16]
 8005672:	1a98      	subs	r0, r3, r2
 8005674:	6963      	ldr	r3, [r4, #20]
 8005676:	b2f6      	uxtb	r6, r6
 8005678:	4283      	cmp	r3, r0
 800567a:	4637      	mov	r7, r6
 800567c:	dc04      	bgt.n	8005688 <__swbuf_r+0x3a>
 800567e:	4621      	mov	r1, r4
 8005680:	4628      	mov	r0, r5
 8005682:	f001 fc75 	bl	8006f70 <_fflush_r>
 8005686:	b9e0      	cbnz	r0, 80056c2 <__swbuf_r+0x74>
 8005688:	68a3      	ldr	r3, [r4, #8]
 800568a:	3b01      	subs	r3, #1
 800568c:	60a3      	str	r3, [r4, #8]
 800568e:	6823      	ldr	r3, [r4, #0]
 8005690:	1c5a      	adds	r2, r3, #1
 8005692:	6022      	str	r2, [r4, #0]
 8005694:	701e      	strb	r6, [r3, #0]
 8005696:	6962      	ldr	r2, [r4, #20]
 8005698:	1c43      	adds	r3, r0, #1
 800569a:	429a      	cmp	r2, r3
 800569c:	d004      	beq.n	80056a8 <__swbuf_r+0x5a>
 800569e:	89a3      	ldrh	r3, [r4, #12]
 80056a0:	07db      	lsls	r3, r3, #31
 80056a2:	d506      	bpl.n	80056b2 <__swbuf_r+0x64>
 80056a4:	2e0a      	cmp	r6, #10
 80056a6:	d104      	bne.n	80056b2 <__swbuf_r+0x64>
 80056a8:	4621      	mov	r1, r4
 80056aa:	4628      	mov	r0, r5
 80056ac:	f001 fc60 	bl	8006f70 <_fflush_r>
 80056b0:	b938      	cbnz	r0, 80056c2 <__swbuf_r+0x74>
 80056b2:	4638      	mov	r0, r7
 80056b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056b6:	4621      	mov	r1, r4
 80056b8:	4628      	mov	r0, r5
 80056ba:	f000 f805 	bl	80056c8 <__swsetup_r>
 80056be:	2800      	cmp	r0, #0
 80056c0:	d0d5      	beq.n	800566e <__swbuf_r+0x20>
 80056c2:	f04f 37ff 	mov.w	r7, #4294967295
 80056c6:	e7f4      	b.n	80056b2 <__swbuf_r+0x64>

080056c8 <__swsetup_r>:
 80056c8:	b538      	push	{r3, r4, r5, lr}
 80056ca:	4b2a      	ldr	r3, [pc, #168]	; (8005774 <__swsetup_r+0xac>)
 80056cc:	4605      	mov	r5, r0
 80056ce:	6818      	ldr	r0, [r3, #0]
 80056d0:	460c      	mov	r4, r1
 80056d2:	b118      	cbz	r0, 80056dc <__swsetup_r+0x14>
 80056d4:	6a03      	ldr	r3, [r0, #32]
 80056d6:	b90b      	cbnz	r3, 80056dc <__swsetup_r+0x14>
 80056d8:	f7ff fee4 	bl	80054a4 <__sinit>
 80056dc:	89a3      	ldrh	r3, [r4, #12]
 80056de:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80056e2:	0718      	lsls	r0, r3, #28
 80056e4:	d422      	bmi.n	800572c <__swsetup_r+0x64>
 80056e6:	06d9      	lsls	r1, r3, #27
 80056e8:	d407      	bmi.n	80056fa <__swsetup_r+0x32>
 80056ea:	2309      	movs	r3, #9
 80056ec:	602b      	str	r3, [r5, #0]
 80056ee:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80056f2:	81a3      	strh	r3, [r4, #12]
 80056f4:	f04f 30ff 	mov.w	r0, #4294967295
 80056f8:	e034      	b.n	8005764 <__swsetup_r+0x9c>
 80056fa:	0758      	lsls	r0, r3, #29
 80056fc:	d512      	bpl.n	8005724 <__swsetup_r+0x5c>
 80056fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005700:	b141      	cbz	r1, 8005714 <__swsetup_r+0x4c>
 8005702:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005706:	4299      	cmp	r1, r3
 8005708:	d002      	beq.n	8005710 <__swsetup_r+0x48>
 800570a:	4628      	mov	r0, r5
 800570c:	f000 ff2e 	bl	800656c <_free_r>
 8005710:	2300      	movs	r3, #0
 8005712:	6363      	str	r3, [r4, #52]	; 0x34
 8005714:	89a3      	ldrh	r3, [r4, #12]
 8005716:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800571a:	81a3      	strh	r3, [r4, #12]
 800571c:	2300      	movs	r3, #0
 800571e:	6063      	str	r3, [r4, #4]
 8005720:	6923      	ldr	r3, [r4, #16]
 8005722:	6023      	str	r3, [r4, #0]
 8005724:	89a3      	ldrh	r3, [r4, #12]
 8005726:	f043 0308 	orr.w	r3, r3, #8
 800572a:	81a3      	strh	r3, [r4, #12]
 800572c:	6923      	ldr	r3, [r4, #16]
 800572e:	b94b      	cbnz	r3, 8005744 <__swsetup_r+0x7c>
 8005730:	89a3      	ldrh	r3, [r4, #12]
 8005732:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005736:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800573a:	d003      	beq.n	8005744 <__swsetup_r+0x7c>
 800573c:	4621      	mov	r1, r4
 800573e:	4628      	mov	r0, r5
 8005740:	f001 fc64 	bl	800700c <__smakebuf_r>
 8005744:	89a0      	ldrh	r0, [r4, #12]
 8005746:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800574a:	f010 0301 	ands.w	r3, r0, #1
 800574e:	d00a      	beq.n	8005766 <__swsetup_r+0x9e>
 8005750:	2300      	movs	r3, #0
 8005752:	60a3      	str	r3, [r4, #8]
 8005754:	6963      	ldr	r3, [r4, #20]
 8005756:	425b      	negs	r3, r3
 8005758:	61a3      	str	r3, [r4, #24]
 800575a:	6923      	ldr	r3, [r4, #16]
 800575c:	b943      	cbnz	r3, 8005770 <__swsetup_r+0xa8>
 800575e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005762:	d1c4      	bne.n	80056ee <__swsetup_r+0x26>
 8005764:	bd38      	pop	{r3, r4, r5, pc}
 8005766:	0781      	lsls	r1, r0, #30
 8005768:	bf58      	it	pl
 800576a:	6963      	ldrpl	r3, [r4, #20]
 800576c:	60a3      	str	r3, [r4, #8]
 800576e:	e7f4      	b.n	800575a <__swsetup_r+0x92>
 8005770:	2000      	movs	r0, #0
 8005772:	e7f7      	b.n	8005764 <__swsetup_r+0x9c>
 8005774:	20000064 	.word	0x20000064

08005778 <memset>:
 8005778:	4402      	add	r2, r0
 800577a:	4603      	mov	r3, r0
 800577c:	4293      	cmp	r3, r2
 800577e:	d100      	bne.n	8005782 <memset+0xa>
 8005780:	4770      	bx	lr
 8005782:	f803 1b01 	strb.w	r1, [r3], #1
 8005786:	e7f9      	b.n	800577c <memset+0x4>

08005788 <_localeconv_r>:
 8005788:	4800      	ldr	r0, [pc, #0]	; (800578c <_localeconv_r+0x4>)
 800578a:	4770      	bx	lr
 800578c:	20000158 	.word	0x20000158

08005790 <_close_r>:
 8005790:	b538      	push	{r3, r4, r5, lr}
 8005792:	4d06      	ldr	r5, [pc, #24]	; (80057ac <_close_r+0x1c>)
 8005794:	2300      	movs	r3, #0
 8005796:	4604      	mov	r4, r0
 8005798:	4608      	mov	r0, r1
 800579a:	602b      	str	r3, [r5, #0]
 800579c:	f7fc f8ed 	bl	800197a <_close>
 80057a0:	1c43      	adds	r3, r0, #1
 80057a2:	d102      	bne.n	80057aa <_close_r+0x1a>
 80057a4:	682b      	ldr	r3, [r5, #0]
 80057a6:	b103      	cbz	r3, 80057aa <_close_r+0x1a>
 80057a8:	6023      	str	r3, [r4, #0]
 80057aa:	bd38      	pop	{r3, r4, r5, pc}
 80057ac:	20000ae4 	.word	0x20000ae4

080057b0 <_lseek_r>:
 80057b0:	b538      	push	{r3, r4, r5, lr}
 80057b2:	4d07      	ldr	r5, [pc, #28]	; (80057d0 <_lseek_r+0x20>)
 80057b4:	4604      	mov	r4, r0
 80057b6:	4608      	mov	r0, r1
 80057b8:	4611      	mov	r1, r2
 80057ba:	2200      	movs	r2, #0
 80057bc:	602a      	str	r2, [r5, #0]
 80057be:	461a      	mov	r2, r3
 80057c0:	f7fc f902 	bl	80019c8 <_lseek>
 80057c4:	1c43      	adds	r3, r0, #1
 80057c6:	d102      	bne.n	80057ce <_lseek_r+0x1e>
 80057c8:	682b      	ldr	r3, [r5, #0]
 80057ca:	b103      	cbz	r3, 80057ce <_lseek_r+0x1e>
 80057cc:	6023      	str	r3, [r4, #0]
 80057ce:	bd38      	pop	{r3, r4, r5, pc}
 80057d0:	20000ae4 	.word	0x20000ae4

080057d4 <_read_r>:
 80057d4:	b538      	push	{r3, r4, r5, lr}
 80057d6:	4d07      	ldr	r5, [pc, #28]	; (80057f4 <_read_r+0x20>)
 80057d8:	4604      	mov	r4, r0
 80057da:	4608      	mov	r0, r1
 80057dc:	4611      	mov	r1, r2
 80057de:	2200      	movs	r2, #0
 80057e0:	602a      	str	r2, [r5, #0]
 80057e2:	461a      	mov	r2, r3
 80057e4:	f7fc f890 	bl	8001908 <_read>
 80057e8:	1c43      	adds	r3, r0, #1
 80057ea:	d102      	bne.n	80057f2 <_read_r+0x1e>
 80057ec:	682b      	ldr	r3, [r5, #0]
 80057ee:	b103      	cbz	r3, 80057f2 <_read_r+0x1e>
 80057f0:	6023      	str	r3, [r4, #0]
 80057f2:	bd38      	pop	{r3, r4, r5, pc}
 80057f4:	20000ae4 	.word	0x20000ae4

080057f8 <_write_r>:
 80057f8:	b538      	push	{r3, r4, r5, lr}
 80057fa:	4d07      	ldr	r5, [pc, #28]	; (8005818 <_write_r+0x20>)
 80057fc:	4604      	mov	r4, r0
 80057fe:	4608      	mov	r0, r1
 8005800:	4611      	mov	r1, r2
 8005802:	2200      	movs	r2, #0
 8005804:	602a      	str	r2, [r5, #0]
 8005806:	461a      	mov	r2, r3
 8005808:	f7fc f89b 	bl	8001942 <_write>
 800580c:	1c43      	adds	r3, r0, #1
 800580e:	d102      	bne.n	8005816 <_write_r+0x1e>
 8005810:	682b      	ldr	r3, [r5, #0]
 8005812:	b103      	cbz	r3, 8005816 <_write_r+0x1e>
 8005814:	6023      	str	r3, [r4, #0]
 8005816:	bd38      	pop	{r3, r4, r5, pc}
 8005818:	20000ae4 	.word	0x20000ae4

0800581c <__errno>:
 800581c:	4b01      	ldr	r3, [pc, #4]	; (8005824 <__errno+0x8>)
 800581e:	6818      	ldr	r0, [r3, #0]
 8005820:	4770      	bx	lr
 8005822:	bf00      	nop
 8005824:	20000064 	.word	0x20000064

08005828 <__libc_init_array>:
 8005828:	b570      	push	{r4, r5, r6, lr}
 800582a:	4d0d      	ldr	r5, [pc, #52]	; (8005860 <__libc_init_array+0x38>)
 800582c:	4c0d      	ldr	r4, [pc, #52]	; (8005864 <__libc_init_array+0x3c>)
 800582e:	1b64      	subs	r4, r4, r5
 8005830:	10a4      	asrs	r4, r4, #2
 8005832:	2600      	movs	r6, #0
 8005834:	42a6      	cmp	r6, r4
 8005836:	d109      	bne.n	800584c <__libc_init_array+0x24>
 8005838:	4d0b      	ldr	r5, [pc, #44]	; (8005868 <__libc_init_array+0x40>)
 800583a:	4c0c      	ldr	r4, [pc, #48]	; (800586c <__libc_init_array+0x44>)
 800583c:	f001 fe56 	bl	80074ec <_init>
 8005840:	1b64      	subs	r4, r4, r5
 8005842:	10a4      	asrs	r4, r4, #2
 8005844:	2600      	movs	r6, #0
 8005846:	42a6      	cmp	r6, r4
 8005848:	d105      	bne.n	8005856 <__libc_init_array+0x2e>
 800584a:	bd70      	pop	{r4, r5, r6, pc}
 800584c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005850:	4798      	blx	r3
 8005852:	3601      	adds	r6, #1
 8005854:	e7ee      	b.n	8005834 <__libc_init_array+0xc>
 8005856:	f855 3b04 	ldr.w	r3, [r5], #4
 800585a:	4798      	blx	r3
 800585c:	3601      	adds	r6, #1
 800585e:	e7f2      	b.n	8005846 <__libc_init_array+0x1e>
 8005860:	080078c4 	.word	0x080078c4
 8005864:	080078c4 	.word	0x080078c4
 8005868:	080078c4 	.word	0x080078c4
 800586c:	080078c8 	.word	0x080078c8

08005870 <__retarget_lock_init_recursive>:
 8005870:	4770      	bx	lr

08005872 <__retarget_lock_acquire_recursive>:
 8005872:	4770      	bx	lr

08005874 <__retarget_lock_release_recursive>:
 8005874:	4770      	bx	lr

08005876 <quorem>:
 8005876:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800587a:	6903      	ldr	r3, [r0, #16]
 800587c:	690c      	ldr	r4, [r1, #16]
 800587e:	42a3      	cmp	r3, r4
 8005880:	4607      	mov	r7, r0
 8005882:	db7e      	blt.n	8005982 <quorem+0x10c>
 8005884:	3c01      	subs	r4, #1
 8005886:	f101 0814 	add.w	r8, r1, #20
 800588a:	f100 0514 	add.w	r5, r0, #20
 800588e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005892:	9301      	str	r3, [sp, #4]
 8005894:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005898:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800589c:	3301      	adds	r3, #1
 800589e:	429a      	cmp	r2, r3
 80058a0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80058a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80058a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80058ac:	d331      	bcc.n	8005912 <quorem+0x9c>
 80058ae:	f04f 0e00 	mov.w	lr, #0
 80058b2:	4640      	mov	r0, r8
 80058b4:	46ac      	mov	ip, r5
 80058b6:	46f2      	mov	sl, lr
 80058b8:	f850 2b04 	ldr.w	r2, [r0], #4
 80058bc:	b293      	uxth	r3, r2
 80058be:	fb06 e303 	mla	r3, r6, r3, lr
 80058c2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80058c6:	0c1a      	lsrs	r2, r3, #16
 80058c8:	b29b      	uxth	r3, r3
 80058ca:	ebaa 0303 	sub.w	r3, sl, r3
 80058ce:	f8dc a000 	ldr.w	sl, [ip]
 80058d2:	fa13 f38a 	uxtah	r3, r3, sl
 80058d6:	fb06 220e 	mla	r2, r6, lr, r2
 80058da:	9300      	str	r3, [sp, #0]
 80058dc:	9b00      	ldr	r3, [sp, #0]
 80058de:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80058e2:	b292      	uxth	r2, r2
 80058e4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80058e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80058ec:	f8bd 3000 	ldrh.w	r3, [sp]
 80058f0:	4581      	cmp	r9, r0
 80058f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80058f6:	f84c 3b04 	str.w	r3, [ip], #4
 80058fa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80058fe:	d2db      	bcs.n	80058b8 <quorem+0x42>
 8005900:	f855 300b 	ldr.w	r3, [r5, fp]
 8005904:	b92b      	cbnz	r3, 8005912 <quorem+0x9c>
 8005906:	9b01      	ldr	r3, [sp, #4]
 8005908:	3b04      	subs	r3, #4
 800590a:	429d      	cmp	r5, r3
 800590c:	461a      	mov	r2, r3
 800590e:	d32c      	bcc.n	800596a <quorem+0xf4>
 8005910:	613c      	str	r4, [r7, #16]
 8005912:	4638      	mov	r0, r7
 8005914:	f001 f9a6 	bl	8006c64 <__mcmp>
 8005918:	2800      	cmp	r0, #0
 800591a:	db22      	blt.n	8005962 <quorem+0xec>
 800591c:	3601      	adds	r6, #1
 800591e:	4629      	mov	r1, r5
 8005920:	2000      	movs	r0, #0
 8005922:	f858 2b04 	ldr.w	r2, [r8], #4
 8005926:	f8d1 c000 	ldr.w	ip, [r1]
 800592a:	b293      	uxth	r3, r2
 800592c:	1ac3      	subs	r3, r0, r3
 800592e:	0c12      	lsrs	r2, r2, #16
 8005930:	fa13 f38c 	uxtah	r3, r3, ip
 8005934:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005938:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800593c:	b29b      	uxth	r3, r3
 800593e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005942:	45c1      	cmp	r9, r8
 8005944:	f841 3b04 	str.w	r3, [r1], #4
 8005948:	ea4f 4022 	mov.w	r0, r2, asr #16
 800594c:	d2e9      	bcs.n	8005922 <quorem+0xac>
 800594e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005952:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005956:	b922      	cbnz	r2, 8005962 <quorem+0xec>
 8005958:	3b04      	subs	r3, #4
 800595a:	429d      	cmp	r5, r3
 800595c:	461a      	mov	r2, r3
 800595e:	d30a      	bcc.n	8005976 <quorem+0x100>
 8005960:	613c      	str	r4, [r7, #16]
 8005962:	4630      	mov	r0, r6
 8005964:	b003      	add	sp, #12
 8005966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800596a:	6812      	ldr	r2, [r2, #0]
 800596c:	3b04      	subs	r3, #4
 800596e:	2a00      	cmp	r2, #0
 8005970:	d1ce      	bne.n	8005910 <quorem+0x9a>
 8005972:	3c01      	subs	r4, #1
 8005974:	e7c9      	b.n	800590a <quorem+0x94>
 8005976:	6812      	ldr	r2, [r2, #0]
 8005978:	3b04      	subs	r3, #4
 800597a:	2a00      	cmp	r2, #0
 800597c:	d1f0      	bne.n	8005960 <quorem+0xea>
 800597e:	3c01      	subs	r4, #1
 8005980:	e7eb      	b.n	800595a <quorem+0xe4>
 8005982:	2000      	movs	r0, #0
 8005984:	e7ee      	b.n	8005964 <quorem+0xee>
	...

08005988 <_dtoa_r>:
 8005988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800598c:	ed2d 8b04 	vpush	{d8-d9}
 8005990:	69c5      	ldr	r5, [r0, #28]
 8005992:	b093      	sub	sp, #76	; 0x4c
 8005994:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005998:	ec57 6b10 	vmov	r6, r7, d0
 800599c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80059a0:	9107      	str	r1, [sp, #28]
 80059a2:	4604      	mov	r4, r0
 80059a4:	920a      	str	r2, [sp, #40]	; 0x28
 80059a6:	930d      	str	r3, [sp, #52]	; 0x34
 80059a8:	b975      	cbnz	r5, 80059c8 <_dtoa_r+0x40>
 80059aa:	2010      	movs	r0, #16
 80059ac:	f000 fe2a 	bl	8006604 <malloc>
 80059b0:	4602      	mov	r2, r0
 80059b2:	61e0      	str	r0, [r4, #28]
 80059b4:	b920      	cbnz	r0, 80059c0 <_dtoa_r+0x38>
 80059b6:	4bae      	ldr	r3, [pc, #696]	; (8005c70 <_dtoa_r+0x2e8>)
 80059b8:	21ef      	movs	r1, #239	; 0xef
 80059ba:	48ae      	ldr	r0, [pc, #696]	; (8005c74 <_dtoa_r+0x2ec>)
 80059bc:	f001 fba2 	bl	8007104 <__assert_func>
 80059c0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80059c4:	6005      	str	r5, [r0, #0]
 80059c6:	60c5      	str	r5, [r0, #12]
 80059c8:	69e3      	ldr	r3, [r4, #28]
 80059ca:	6819      	ldr	r1, [r3, #0]
 80059cc:	b151      	cbz	r1, 80059e4 <_dtoa_r+0x5c>
 80059ce:	685a      	ldr	r2, [r3, #4]
 80059d0:	604a      	str	r2, [r1, #4]
 80059d2:	2301      	movs	r3, #1
 80059d4:	4093      	lsls	r3, r2
 80059d6:	608b      	str	r3, [r1, #8]
 80059d8:	4620      	mov	r0, r4
 80059da:	f000 ff07 	bl	80067ec <_Bfree>
 80059de:	69e3      	ldr	r3, [r4, #28]
 80059e0:	2200      	movs	r2, #0
 80059e2:	601a      	str	r2, [r3, #0]
 80059e4:	1e3b      	subs	r3, r7, #0
 80059e6:	bfbb      	ittet	lt
 80059e8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80059ec:	9303      	strlt	r3, [sp, #12]
 80059ee:	2300      	movge	r3, #0
 80059f0:	2201      	movlt	r2, #1
 80059f2:	bfac      	ite	ge
 80059f4:	f8c8 3000 	strge.w	r3, [r8]
 80059f8:	f8c8 2000 	strlt.w	r2, [r8]
 80059fc:	4b9e      	ldr	r3, [pc, #632]	; (8005c78 <_dtoa_r+0x2f0>)
 80059fe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005a02:	ea33 0308 	bics.w	r3, r3, r8
 8005a06:	d11b      	bne.n	8005a40 <_dtoa_r+0xb8>
 8005a08:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005a0a:	f242 730f 	movw	r3, #9999	; 0x270f
 8005a0e:	6013      	str	r3, [r2, #0]
 8005a10:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005a14:	4333      	orrs	r3, r6
 8005a16:	f000 8593 	beq.w	8006540 <_dtoa_r+0xbb8>
 8005a1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a1c:	b963      	cbnz	r3, 8005a38 <_dtoa_r+0xb0>
 8005a1e:	4b97      	ldr	r3, [pc, #604]	; (8005c7c <_dtoa_r+0x2f4>)
 8005a20:	e027      	b.n	8005a72 <_dtoa_r+0xea>
 8005a22:	4b97      	ldr	r3, [pc, #604]	; (8005c80 <_dtoa_r+0x2f8>)
 8005a24:	9300      	str	r3, [sp, #0]
 8005a26:	3308      	adds	r3, #8
 8005a28:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005a2a:	6013      	str	r3, [r2, #0]
 8005a2c:	9800      	ldr	r0, [sp, #0]
 8005a2e:	b013      	add	sp, #76	; 0x4c
 8005a30:	ecbd 8b04 	vpop	{d8-d9}
 8005a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a38:	4b90      	ldr	r3, [pc, #576]	; (8005c7c <_dtoa_r+0x2f4>)
 8005a3a:	9300      	str	r3, [sp, #0]
 8005a3c:	3303      	adds	r3, #3
 8005a3e:	e7f3      	b.n	8005a28 <_dtoa_r+0xa0>
 8005a40:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005a44:	2200      	movs	r2, #0
 8005a46:	ec51 0b17 	vmov	r0, r1, d7
 8005a4a:	eeb0 8a47 	vmov.f32	s16, s14
 8005a4e:	eef0 8a67 	vmov.f32	s17, s15
 8005a52:	2300      	movs	r3, #0
 8005a54:	f7fb f848 	bl	8000ae8 <__aeabi_dcmpeq>
 8005a58:	4681      	mov	r9, r0
 8005a5a:	b160      	cbz	r0, 8005a76 <_dtoa_r+0xee>
 8005a5c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005a5e:	2301      	movs	r3, #1
 8005a60:	6013      	str	r3, [r2, #0]
 8005a62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	f000 8568 	beq.w	800653a <_dtoa_r+0xbb2>
 8005a6a:	4b86      	ldr	r3, [pc, #536]	; (8005c84 <_dtoa_r+0x2fc>)
 8005a6c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005a6e:	6013      	str	r3, [r2, #0]
 8005a70:	3b01      	subs	r3, #1
 8005a72:	9300      	str	r3, [sp, #0]
 8005a74:	e7da      	b.n	8005a2c <_dtoa_r+0xa4>
 8005a76:	aa10      	add	r2, sp, #64	; 0x40
 8005a78:	a911      	add	r1, sp, #68	; 0x44
 8005a7a:	4620      	mov	r0, r4
 8005a7c:	eeb0 0a48 	vmov.f32	s0, s16
 8005a80:	eef0 0a68 	vmov.f32	s1, s17
 8005a84:	f001 f994 	bl	8006db0 <__d2b>
 8005a88:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005a8c:	4682      	mov	sl, r0
 8005a8e:	2d00      	cmp	r5, #0
 8005a90:	d07f      	beq.n	8005b92 <_dtoa_r+0x20a>
 8005a92:	ee18 3a90 	vmov	r3, s17
 8005a96:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a9a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005a9e:	ec51 0b18 	vmov	r0, r1, d8
 8005aa2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005aa6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005aaa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005aae:	4619      	mov	r1, r3
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	4b75      	ldr	r3, [pc, #468]	; (8005c88 <_dtoa_r+0x300>)
 8005ab4:	f7fa fbf8 	bl	80002a8 <__aeabi_dsub>
 8005ab8:	a367      	add	r3, pc, #412	; (adr r3, 8005c58 <_dtoa_r+0x2d0>)
 8005aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005abe:	f7fa fdab 	bl	8000618 <__aeabi_dmul>
 8005ac2:	a367      	add	r3, pc, #412	; (adr r3, 8005c60 <_dtoa_r+0x2d8>)
 8005ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac8:	f7fa fbf0 	bl	80002ac <__adddf3>
 8005acc:	4606      	mov	r6, r0
 8005ace:	4628      	mov	r0, r5
 8005ad0:	460f      	mov	r7, r1
 8005ad2:	f7fa fd37 	bl	8000544 <__aeabi_i2d>
 8005ad6:	a364      	add	r3, pc, #400	; (adr r3, 8005c68 <_dtoa_r+0x2e0>)
 8005ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005adc:	f7fa fd9c 	bl	8000618 <__aeabi_dmul>
 8005ae0:	4602      	mov	r2, r0
 8005ae2:	460b      	mov	r3, r1
 8005ae4:	4630      	mov	r0, r6
 8005ae6:	4639      	mov	r1, r7
 8005ae8:	f7fa fbe0 	bl	80002ac <__adddf3>
 8005aec:	4606      	mov	r6, r0
 8005aee:	460f      	mov	r7, r1
 8005af0:	f7fb f842 	bl	8000b78 <__aeabi_d2iz>
 8005af4:	2200      	movs	r2, #0
 8005af6:	4683      	mov	fp, r0
 8005af8:	2300      	movs	r3, #0
 8005afa:	4630      	mov	r0, r6
 8005afc:	4639      	mov	r1, r7
 8005afe:	f7fa fffd 	bl	8000afc <__aeabi_dcmplt>
 8005b02:	b148      	cbz	r0, 8005b18 <_dtoa_r+0x190>
 8005b04:	4658      	mov	r0, fp
 8005b06:	f7fa fd1d 	bl	8000544 <__aeabi_i2d>
 8005b0a:	4632      	mov	r2, r6
 8005b0c:	463b      	mov	r3, r7
 8005b0e:	f7fa ffeb 	bl	8000ae8 <__aeabi_dcmpeq>
 8005b12:	b908      	cbnz	r0, 8005b18 <_dtoa_r+0x190>
 8005b14:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005b18:	f1bb 0f16 	cmp.w	fp, #22
 8005b1c:	d857      	bhi.n	8005bce <_dtoa_r+0x246>
 8005b1e:	4b5b      	ldr	r3, [pc, #364]	; (8005c8c <_dtoa_r+0x304>)
 8005b20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b28:	ec51 0b18 	vmov	r0, r1, d8
 8005b2c:	f7fa ffe6 	bl	8000afc <__aeabi_dcmplt>
 8005b30:	2800      	cmp	r0, #0
 8005b32:	d04e      	beq.n	8005bd2 <_dtoa_r+0x24a>
 8005b34:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005b38:	2300      	movs	r3, #0
 8005b3a:	930c      	str	r3, [sp, #48]	; 0x30
 8005b3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005b3e:	1b5b      	subs	r3, r3, r5
 8005b40:	1e5a      	subs	r2, r3, #1
 8005b42:	bf45      	ittet	mi
 8005b44:	f1c3 0301 	rsbmi	r3, r3, #1
 8005b48:	9305      	strmi	r3, [sp, #20]
 8005b4a:	2300      	movpl	r3, #0
 8005b4c:	2300      	movmi	r3, #0
 8005b4e:	9206      	str	r2, [sp, #24]
 8005b50:	bf54      	ite	pl
 8005b52:	9305      	strpl	r3, [sp, #20]
 8005b54:	9306      	strmi	r3, [sp, #24]
 8005b56:	f1bb 0f00 	cmp.w	fp, #0
 8005b5a:	db3c      	blt.n	8005bd6 <_dtoa_r+0x24e>
 8005b5c:	9b06      	ldr	r3, [sp, #24]
 8005b5e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005b62:	445b      	add	r3, fp
 8005b64:	9306      	str	r3, [sp, #24]
 8005b66:	2300      	movs	r3, #0
 8005b68:	9308      	str	r3, [sp, #32]
 8005b6a:	9b07      	ldr	r3, [sp, #28]
 8005b6c:	2b09      	cmp	r3, #9
 8005b6e:	d868      	bhi.n	8005c42 <_dtoa_r+0x2ba>
 8005b70:	2b05      	cmp	r3, #5
 8005b72:	bfc4      	itt	gt
 8005b74:	3b04      	subgt	r3, #4
 8005b76:	9307      	strgt	r3, [sp, #28]
 8005b78:	9b07      	ldr	r3, [sp, #28]
 8005b7a:	f1a3 0302 	sub.w	r3, r3, #2
 8005b7e:	bfcc      	ite	gt
 8005b80:	2500      	movgt	r5, #0
 8005b82:	2501      	movle	r5, #1
 8005b84:	2b03      	cmp	r3, #3
 8005b86:	f200 8085 	bhi.w	8005c94 <_dtoa_r+0x30c>
 8005b8a:	e8df f003 	tbb	[pc, r3]
 8005b8e:	3b2e      	.short	0x3b2e
 8005b90:	5839      	.short	0x5839
 8005b92:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005b96:	441d      	add	r5, r3
 8005b98:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005b9c:	2b20      	cmp	r3, #32
 8005b9e:	bfc1      	itttt	gt
 8005ba0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005ba4:	fa08 f803 	lslgt.w	r8, r8, r3
 8005ba8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8005bac:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005bb0:	bfd6      	itet	le
 8005bb2:	f1c3 0320 	rsble	r3, r3, #32
 8005bb6:	ea48 0003 	orrgt.w	r0, r8, r3
 8005bba:	fa06 f003 	lslle.w	r0, r6, r3
 8005bbe:	f7fa fcb1 	bl	8000524 <__aeabi_ui2d>
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005bc8:	3d01      	subs	r5, #1
 8005bca:	920e      	str	r2, [sp, #56]	; 0x38
 8005bcc:	e76f      	b.n	8005aae <_dtoa_r+0x126>
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e7b3      	b.n	8005b3a <_dtoa_r+0x1b2>
 8005bd2:	900c      	str	r0, [sp, #48]	; 0x30
 8005bd4:	e7b2      	b.n	8005b3c <_dtoa_r+0x1b4>
 8005bd6:	9b05      	ldr	r3, [sp, #20]
 8005bd8:	eba3 030b 	sub.w	r3, r3, fp
 8005bdc:	9305      	str	r3, [sp, #20]
 8005bde:	f1cb 0300 	rsb	r3, fp, #0
 8005be2:	9308      	str	r3, [sp, #32]
 8005be4:	2300      	movs	r3, #0
 8005be6:	930b      	str	r3, [sp, #44]	; 0x2c
 8005be8:	e7bf      	b.n	8005b6a <_dtoa_r+0x1e2>
 8005bea:	2300      	movs	r3, #0
 8005bec:	9309      	str	r3, [sp, #36]	; 0x24
 8005bee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	dc52      	bgt.n	8005c9a <_dtoa_r+0x312>
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	9301      	str	r3, [sp, #4]
 8005bf8:	9304      	str	r3, [sp, #16]
 8005bfa:	461a      	mov	r2, r3
 8005bfc:	920a      	str	r2, [sp, #40]	; 0x28
 8005bfe:	e00b      	b.n	8005c18 <_dtoa_r+0x290>
 8005c00:	2301      	movs	r3, #1
 8005c02:	e7f3      	b.n	8005bec <_dtoa_r+0x264>
 8005c04:	2300      	movs	r3, #0
 8005c06:	9309      	str	r3, [sp, #36]	; 0x24
 8005c08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c0a:	445b      	add	r3, fp
 8005c0c:	9301      	str	r3, [sp, #4]
 8005c0e:	3301      	adds	r3, #1
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	9304      	str	r3, [sp, #16]
 8005c14:	bfb8      	it	lt
 8005c16:	2301      	movlt	r3, #1
 8005c18:	69e0      	ldr	r0, [r4, #28]
 8005c1a:	2100      	movs	r1, #0
 8005c1c:	2204      	movs	r2, #4
 8005c1e:	f102 0614 	add.w	r6, r2, #20
 8005c22:	429e      	cmp	r6, r3
 8005c24:	d93d      	bls.n	8005ca2 <_dtoa_r+0x31a>
 8005c26:	6041      	str	r1, [r0, #4]
 8005c28:	4620      	mov	r0, r4
 8005c2a:	f000 fd9f 	bl	800676c <_Balloc>
 8005c2e:	9000      	str	r0, [sp, #0]
 8005c30:	2800      	cmp	r0, #0
 8005c32:	d139      	bne.n	8005ca8 <_dtoa_r+0x320>
 8005c34:	4b16      	ldr	r3, [pc, #88]	; (8005c90 <_dtoa_r+0x308>)
 8005c36:	4602      	mov	r2, r0
 8005c38:	f240 11af 	movw	r1, #431	; 0x1af
 8005c3c:	e6bd      	b.n	80059ba <_dtoa_r+0x32>
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e7e1      	b.n	8005c06 <_dtoa_r+0x27e>
 8005c42:	2501      	movs	r5, #1
 8005c44:	2300      	movs	r3, #0
 8005c46:	9307      	str	r3, [sp, #28]
 8005c48:	9509      	str	r5, [sp, #36]	; 0x24
 8005c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8005c4e:	9301      	str	r3, [sp, #4]
 8005c50:	9304      	str	r3, [sp, #16]
 8005c52:	2200      	movs	r2, #0
 8005c54:	2312      	movs	r3, #18
 8005c56:	e7d1      	b.n	8005bfc <_dtoa_r+0x274>
 8005c58:	636f4361 	.word	0x636f4361
 8005c5c:	3fd287a7 	.word	0x3fd287a7
 8005c60:	8b60c8b3 	.word	0x8b60c8b3
 8005c64:	3fc68a28 	.word	0x3fc68a28
 8005c68:	509f79fb 	.word	0x509f79fb
 8005c6c:	3fd34413 	.word	0x3fd34413
 8005c70:	08007589 	.word	0x08007589
 8005c74:	080075a0 	.word	0x080075a0
 8005c78:	7ff00000 	.word	0x7ff00000
 8005c7c:	08007585 	.word	0x08007585
 8005c80:	0800757c 	.word	0x0800757c
 8005c84:	08007559 	.word	0x08007559
 8005c88:	3ff80000 	.word	0x3ff80000
 8005c8c:	08007690 	.word	0x08007690
 8005c90:	080075f8 	.word	0x080075f8
 8005c94:	2301      	movs	r3, #1
 8005c96:	9309      	str	r3, [sp, #36]	; 0x24
 8005c98:	e7d7      	b.n	8005c4a <_dtoa_r+0x2c2>
 8005c9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c9c:	9301      	str	r3, [sp, #4]
 8005c9e:	9304      	str	r3, [sp, #16]
 8005ca0:	e7ba      	b.n	8005c18 <_dtoa_r+0x290>
 8005ca2:	3101      	adds	r1, #1
 8005ca4:	0052      	lsls	r2, r2, #1
 8005ca6:	e7ba      	b.n	8005c1e <_dtoa_r+0x296>
 8005ca8:	69e3      	ldr	r3, [r4, #28]
 8005caa:	9a00      	ldr	r2, [sp, #0]
 8005cac:	601a      	str	r2, [r3, #0]
 8005cae:	9b04      	ldr	r3, [sp, #16]
 8005cb0:	2b0e      	cmp	r3, #14
 8005cb2:	f200 80a8 	bhi.w	8005e06 <_dtoa_r+0x47e>
 8005cb6:	2d00      	cmp	r5, #0
 8005cb8:	f000 80a5 	beq.w	8005e06 <_dtoa_r+0x47e>
 8005cbc:	f1bb 0f00 	cmp.w	fp, #0
 8005cc0:	dd38      	ble.n	8005d34 <_dtoa_r+0x3ac>
 8005cc2:	4bc0      	ldr	r3, [pc, #768]	; (8005fc4 <_dtoa_r+0x63c>)
 8005cc4:	f00b 020f 	and.w	r2, fp, #15
 8005cc8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ccc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005cd0:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005cd4:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005cd8:	d019      	beq.n	8005d0e <_dtoa_r+0x386>
 8005cda:	4bbb      	ldr	r3, [pc, #748]	; (8005fc8 <_dtoa_r+0x640>)
 8005cdc:	ec51 0b18 	vmov	r0, r1, d8
 8005ce0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005ce4:	f7fa fdc2 	bl	800086c <__aeabi_ddiv>
 8005ce8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005cec:	f008 080f 	and.w	r8, r8, #15
 8005cf0:	2503      	movs	r5, #3
 8005cf2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005fc8 <_dtoa_r+0x640>
 8005cf6:	f1b8 0f00 	cmp.w	r8, #0
 8005cfa:	d10a      	bne.n	8005d12 <_dtoa_r+0x38a>
 8005cfc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d00:	4632      	mov	r2, r6
 8005d02:	463b      	mov	r3, r7
 8005d04:	f7fa fdb2 	bl	800086c <__aeabi_ddiv>
 8005d08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d0c:	e02b      	b.n	8005d66 <_dtoa_r+0x3de>
 8005d0e:	2502      	movs	r5, #2
 8005d10:	e7ef      	b.n	8005cf2 <_dtoa_r+0x36a>
 8005d12:	f018 0f01 	tst.w	r8, #1
 8005d16:	d008      	beq.n	8005d2a <_dtoa_r+0x3a2>
 8005d18:	4630      	mov	r0, r6
 8005d1a:	4639      	mov	r1, r7
 8005d1c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005d20:	f7fa fc7a 	bl	8000618 <__aeabi_dmul>
 8005d24:	3501      	adds	r5, #1
 8005d26:	4606      	mov	r6, r0
 8005d28:	460f      	mov	r7, r1
 8005d2a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005d2e:	f109 0908 	add.w	r9, r9, #8
 8005d32:	e7e0      	b.n	8005cf6 <_dtoa_r+0x36e>
 8005d34:	f000 809f 	beq.w	8005e76 <_dtoa_r+0x4ee>
 8005d38:	f1cb 0600 	rsb	r6, fp, #0
 8005d3c:	4ba1      	ldr	r3, [pc, #644]	; (8005fc4 <_dtoa_r+0x63c>)
 8005d3e:	4fa2      	ldr	r7, [pc, #648]	; (8005fc8 <_dtoa_r+0x640>)
 8005d40:	f006 020f 	and.w	r2, r6, #15
 8005d44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d4c:	ec51 0b18 	vmov	r0, r1, d8
 8005d50:	f7fa fc62 	bl	8000618 <__aeabi_dmul>
 8005d54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d58:	1136      	asrs	r6, r6, #4
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	2502      	movs	r5, #2
 8005d5e:	2e00      	cmp	r6, #0
 8005d60:	d17e      	bne.n	8005e60 <_dtoa_r+0x4d8>
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d1d0      	bne.n	8005d08 <_dtoa_r+0x380>
 8005d66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d68:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	f000 8084 	beq.w	8005e7a <_dtoa_r+0x4f2>
 8005d72:	4b96      	ldr	r3, [pc, #600]	; (8005fcc <_dtoa_r+0x644>)
 8005d74:	2200      	movs	r2, #0
 8005d76:	4640      	mov	r0, r8
 8005d78:	4649      	mov	r1, r9
 8005d7a:	f7fa febf 	bl	8000afc <__aeabi_dcmplt>
 8005d7e:	2800      	cmp	r0, #0
 8005d80:	d07b      	beq.n	8005e7a <_dtoa_r+0x4f2>
 8005d82:	9b04      	ldr	r3, [sp, #16]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d078      	beq.n	8005e7a <_dtoa_r+0x4f2>
 8005d88:	9b01      	ldr	r3, [sp, #4]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	dd39      	ble.n	8005e02 <_dtoa_r+0x47a>
 8005d8e:	4b90      	ldr	r3, [pc, #576]	; (8005fd0 <_dtoa_r+0x648>)
 8005d90:	2200      	movs	r2, #0
 8005d92:	4640      	mov	r0, r8
 8005d94:	4649      	mov	r1, r9
 8005d96:	f7fa fc3f 	bl	8000618 <__aeabi_dmul>
 8005d9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d9e:	9e01      	ldr	r6, [sp, #4]
 8005da0:	f10b 37ff 	add.w	r7, fp, #4294967295
 8005da4:	3501      	adds	r5, #1
 8005da6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005daa:	4628      	mov	r0, r5
 8005dac:	f7fa fbca 	bl	8000544 <__aeabi_i2d>
 8005db0:	4642      	mov	r2, r8
 8005db2:	464b      	mov	r3, r9
 8005db4:	f7fa fc30 	bl	8000618 <__aeabi_dmul>
 8005db8:	4b86      	ldr	r3, [pc, #536]	; (8005fd4 <_dtoa_r+0x64c>)
 8005dba:	2200      	movs	r2, #0
 8005dbc:	f7fa fa76 	bl	80002ac <__adddf3>
 8005dc0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005dc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005dc8:	9303      	str	r3, [sp, #12]
 8005dca:	2e00      	cmp	r6, #0
 8005dcc:	d158      	bne.n	8005e80 <_dtoa_r+0x4f8>
 8005dce:	4b82      	ldr	r3, [pc, #520]	; (8005fd8 <_dtoa_r+0x650>)
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	4640      	mov	r0, r8
 8005dd4:	4649      	mov	r1, r9
 8005dd6:	f7fa fa67 	bl	80002a8 <__aeabi_dsub>
 8005dda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005dde:	4680      	mov	r8, r0
 8005de0:	4689      	mov	r9, r1
 8005de2:	f7fa fea9 	bl	8000b38 <__aeabi_dcmpgt>
 8005de6:	2800      	cmp	r0, #0
 8005de8:	f040 8296 	bne.w	8006318 <_dtoa_r+0x990>
 8005dec:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005df0:	4640      	mov	r0, r8
 8005df2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005df6:	4649      	mov	r1, r9
 8005df8:	f7fa fe80 	bl	8000afc <__aeabi_dcmplt>
 8005dfc:	2800      	cmp	r0, #0
 8005dfe:	f040 8289 	bne.w	8006314 <_dtoa_r+0x98c>
 8005e02:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005e06:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	f2c0 814e 	blt.w	80060aa <_dtoa_r+0x722>
 8005e0e:	f1bb 0f0e 	cmp.w	fp, #14
 8005e12:	f300 814a 	bgt.w	80060aa <_dtoa_r+0x722>
 8005e16:	4b6b      	ldr	r3, [pc, #428]	; (8005fc4 <_dtoa_r+0x63c>)
 8005e18:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005e1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005e20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	f280 80dc 	bge.w	8005fe0 <_dtoa_r+0x658>
 8005e28:	9b04      	ldr	r3, [sp, #16]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	f300 80d8 	bgt.w	8005fe0 <_dtoa_r+0x658>
 8005e30:	f040 826f 	bne.w	8006312 <_dtoa_r+0x98a>
 8005e34:	4b68      	ldr	r3, [pc, #416]	; (8005fd8 <_dtoa_r+0x650>)
 8005e36:	2200      	movs	r2, #0
 8005e38:	4640      	mov	r0, r8
 8005e3a:	4649      	mov	r1, r9
 8005e3c:	f7fa fbec 	bl	8000618 <__aeabi_dmul>
 8005e40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e44:	f7fa fe6e 	bl	8000b24 <__aeabi_dcmpge>
 8005e48:	9e04      	ldr	r6, [sp, #16]
 8005e4a:	4637      	mov	r7, r6
 8005e4c:	2800      	cmp	r0, #0
 8005e4e:	f040 8245 	bne.w	80062dc <_dtoa_r+0x954>
 8005e52:	9d00      	ldr	r5, [sp, #0]
 8005e54:	2331      	movs	r3, #49	; 0x31
 8005e56:	f805 3b01 	strb.w	r3, [r5], #1
 8005e5a:	f10b 0b01 	add.w	fp, fp, #1
 8005e5e:	e241      	b.n	80062e4 <_dtoa_r+0x95c>
 8005e60:	07f2      	lsls	r2, r6, #31
 8005e62:	d505      	bpl.n	8005e70 <_dtoa_r+0x4e8>
 8005e64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e68:	f7fa fbd6 	bl	8000618 <__aeabi_dmul>
 8005e6c:	3501      	adds	r5, #1
 8005e6e:	2301      	movs	r3, #1
 8005e70:	1076      	asrs	r6, r6, #1
 8005e72:	3708      	adds	r7, #8
 8005e74:	e773      	b.n	8005d5e <_dtoa_r+0x3d6>
 8005e76:	2502      	movs	r5, #2
 8005e78:	e775      	b.n	8005d66 <_dtoa_r+0x3de>
 8005e7a:	9e04      	ldr	r6, [sp, #16]
 8005e7c:	465f      	mov	r7, fp
 8005e7e:	e792      	b.n	8005da6 <_dtoa_r+0x41e>
 8005e80:	9900      	ldr	r1, [sp, #0]
 8005e82:	4b50      	ldr	r3, [pc, #320]	; (8005fc4 <_dtoa_r+0x63c>)
 8005e84:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005e88:	4431      	add	r1, r6
 8005e8a:	9102      	str	r1, [sp, #8]
 8005e8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e8e:	eeb0 9a47 	vmov.f32	s18, s14
 8005e92:	eef0 9a67 	vmov.f32	s19, s15
 8005e96:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005e9a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005e9e:	2900      	cmp	r1, #0
 8005ea0:	d044      	beq.n	8005f2c <_dtoa_r+0x5a4>
 8005ea2:	494e      	ldr	r1, [pc, #312]	; (8005fdc <_dtoa_r+0x654>)
 8005ea4:	2000      	movs	r0, #0
 8005ea6:	f7fa fce1 	bl	800086c <__aeabi_ddiv>
 8005eaa:	ec53 2b19 	vmov	r2, r3, d9
 8005eae:	f7fa f9fb 	bl	80002a8 <__aeabi_dsub>
 8005eb2:	9d00      	ldr	r5, [sp, #0]
 8005eb4:	ec41 0b19 	vmov	d9, r0, r1
 8005eb8:	4649      	mov	r1, r9
 8005eba:	4640      	mov	r0, r8
 8005ebc:	f7fa fe5c 	bl	8000b78 <__aeabi_d2iz>
 8005ec0:	4606      	mov	r6, r0
 8005ec2:	f7fa fb3f 	bl	8000544 <__aeabi_i2d>
 8005ec6:	4602      	mov	r2, r0
 8005ec8:	460b      	mov	r3, r1
 8005eca:	4640      	mov	r0, r8
 8005ecc:	4649      	mov	r1, r9
 8005ece:	f7fa f9eb 	bl	80002a8 <__aeabi_dsub>
 8005ed2:	3630      	adds	r6, #48	; 0x30
 8005ed4:	f805 6b01 	strb.w	r6, [r5], #1
 8005ed8:	ec53 2b19 	vmov	r2, r3, d9
 8005edc:	4680      	mov	r8, r0
 8005ede:	4689      	mov	r9, r1
 8005ee0:	f7fa fe0c 	bl	8000afc <__aeabi_dcmplt>
 8005ee4:	2800      	cmp	r0, #0
 8005ee6:	d164      	bne.n	8005fb2 <_dtoa_r+0x62a>
 8005ee8:	4642      	mov	r2, r8
 8005eea:	464b      	mov	r3, r9
 8005eec:	4937      	ldr	r1, [pc, #220]	; (8005fcc <_dtoa_r+0x644>)
 8005eee:	2000      	movs	r0, #0
 8005ef0:	f7fa f9da 	bl	80002a8 <__aeabi_dsub>
 8005ef4:	ec53 2b19 	vmov	r2, r3, d9
 8005ef8:	f7fa fe00 	bl	8000afc <__aeabi_dcmplt>
 8005efc:	2800      	cmp	r0, #0
 8005efe:	f040 80b6 	bne.w	800606e <_dtoa_r+0x6e6>
 8005f02:	9b02      	ldr	r3, [sp, #8]
 8005f04:	429d      	cmp	r5, r3
 8005f06:	f43f af7c 	beq.w	8005e02 <_dtoa_r+0x47a>
 8005f0a:	4b31      	ldr	r3, [pc, #196]	; (8005fd0 <_dtoa_r+0x648>)
 8005f0c:	ec51 0b19 	vmov	r0, r1, d9
 8005f10:	2200      	movs	r2, #0
 8005f12:	f7fa fb81 	bl	8000618 <__aeabi_dmul>
 8005f16:	4b2e      	ldr	r3, [pc, #184]	; (8005fd0 <_dtoa_r+0x648>)
 8005f18:	ec41 0b19 	vmov	d9, r0, r1
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	4640      	mov	r0, r8
 8005f20:	4649      	mov	r1, r9
 8005f22:	f7fa fb79 	bl	8000618 <__aeabi_dmul>
 8005f26:	4680      	mov	r8, r0
 8005f28:	4689      	mov	r9, r1
 8005f2a:	e7c5      	b.n	8005eb8 <_dtoa_r+0x530>
 8005f2c:	ec51 0b17 	vmov	r0, r1, d7
 8005f30:	f7fa fb72 	bl	8000618 <__aeabi_dmul>
 8005f34:	9b02      	ldr	r3, [sp, #8]
 8005f36:	9d00      	ldr	r5, [sp, #0]
 8005f38:	930f      	str	r3, [sp, #60]	; 0x3c
 8005f3a:	ec41 0b19 	vmov	d9, r0, r1
 8005f3e:	4649      	mov	r1, r9
 8005f40:	4640      	mov	r0, r8
 8005f42:	f7fa fe19 	bl	8000b78 <__aeabi_d2iz>
 8005f46:	4606      	mov	r6, r0
 8005f48:	f7fa fafc 	bl	8000544 <__aeabi_i2d>
 8005f4c:	3630      	adds	r6, #48	; 0x30
 8005f4e:	4602      	mov	r2, r0
 8005f50:	460b      	mov	r3, r1
 8005f52:	4640      	mov	r0, r8
 8005f54:	4649      	mov	r1, r9
 8005f56:	f7fa f9a7 	bl	80002a8 <__aeabi_dsub>
 8005f5a:	f805 6b01 	strb.w	r6, [r5], #1
 8005f5e:	9b02      	ldr	r3, [sp, #8]
 8005f60:	429d      	cmp	r5, r3
 8005f62:	4680      	mov	r8, r0
 8005f64:	4689      	mov	r9, r1
 8005f66:	f04f 0200 	mov.w	r2, #0
 8005f6a:	d124      	bne.n	8005fb6 <_dtoa_r+0x62e>
 8005f6c:	4b1b      	ldr	r3, [pc, #108]	; (8005fdc <_dtoa_r+0x654>)
 8005f6e:	ec51 0b19 	vmov	r0, r1, d9
 8005f72:	f7fa f99b 	bl	80002ac <__adddf3>
 8005f76:	4602      	mov	r2, r0
 8005f78:	460b      	mov	r3, r1
 8005f7a:	4640      	mov	r0, r8
 8005f7c:	4649      	mov	r1, r9
 8005f7e:	f7fa fddb 	bl	8000b38 <__aeabi_dcmpgt>
 8005f82:	2800      	cmp	r0, #0
 8005f84:	d173      	bne.n	800606e <_dtoa_r+0x6e6>
 8005f86:	ec53 2b19 	vmov	r2, r3, d9
 8005f8a:	4914      	ldr	r1, [pc, #80]	; (8005fdc <_dtoa_r+0x654>)
 8005f8c:	2000      	movs	r0, #0
 8005f8e:	f7fa f98b 	bl	80002a8 <__aeabi_dsub>
 8005f92:	4602      	mov	r2, r0
 8005f94:	460b      	mov	r3, r1
 8005f96:	4640      	mov	r0, r8
 8005f98:	4649      	mov	r1, r9
 8005f9a:	f7fa fdaf 	bl	8000afc <__aeabi_dcmplt>
 8005f9e:	2800      	cmp	r0, #0
 8005fa0:	f43f af2f 	beq.w	8005e02 <_dtoa_r+0x47a>
 8005fa4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005fa6:	1e6b      	subs	r3, r5, #1
 8005fa8:	930f      	str	r3, [sp, #60]	; 0x3c
 8005faa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005fae:	2b30      	cmp	r3, #48	; 0x30
 8005fb0:	d0f8      	beq.n	8005fa4 <_dtoa_r+0x61c>
 8005fb2:	46bb      	mov	fp, r7
 8005fb4:	e04a      	b.n	800604c <_dtoa_r+0x6c4>
 8005fb6:	4b06      	ldr	r3, [pc, #24]	; (8005fd0 <_dtoa_r+0x648>)
 8005fb8:	f7fa fb2e 	bl	8000618 <__aeabi_dmul>
 8005fbc:	4680      	mov	r8, r0
 8005fbe:	4689      	mov	r9, r1
 8005fc0:	e7bd      	b.n	8005f3e <_dtoa_r+0x5b6>
 8005fc2:	bf00      	nop
 8005fc4:	08007690 	.word	0x08007690
 8005fc8:	08007668 	.word	0x08007668
 8005fcc:	3ff00000 	.word	0x3ff00000
 8005fd0:	40240000 	.word	0x40240000
 8005fd4:	401c0000 	.word	0x401c0000
 8005fd8:	40140000 	.word	0x40140000
 8005fdc:	3fe00000 	.word	0x3fe00000
 8005fe0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005fe4:	9d00      	ldr	r5, [sp, #0]
 8005fe6:	4642      	mov	r2, r8
 8005fe8:	464b      	mov	r3, r9
 8005fea:	4630      	mov	r0, r6
 8005fec:	4639      	mov	r1, r7
 8005fee:	f7fa fc3d 	bl	800086c <__aeabi_ddiv>
 8005ff2:	f7fa fdc1 	bl	8000b78 <__aeabi_d2iz>
 8005ff6:	9001      	str	r0, [sp, #4]
 8005ff8:	f7fa faa4 	bl	8000544 <__aeabi_i2d>
 8005ffc:	4642      	mov	r2, r8
 8005ffe:	464b      	mov	r3, r9
 8006000:	f7fa fb0a 	bl	8000618 <__aeabi_dmul>
 8006004:	4602      	mov	r2, r0
 8006006:	460b      	mov	r3, r1
 8006008:	4630      	mov	r0, r6
 800600a:	4639      	mov	r1, r7
 800600c:	f7fa f94c 	bl	80002a8 <__aeabi_dsub>
 8006010:	9e01      	ldr	r6, [sp, #4]
 8006012:	9f04      	ldr	r7, [sp, #16]
 8006014:	3630      	adds	r6, #48	; 0x30
 8006016:	f805 6b01 	strb.w	r6, [r5], #1
 800601a:	9e00      	ldr	r6, [sp, #0]
 800601c:	1bae      	subs	r6, r5, r6
 800601e:	42b7      	cmp	r7, r6
 8006020:	4602      	mov	r2, r0
 8006022:	460b      	mov	r3, r1
 8006024:	d134      	bne.n	8006090 <_dtoa_r+0x708>
 8006026:	f7fa f941 	bl	80002ac <__adddf3>
 800602a:	4642      	mov	r2, r8
 800602c:	464b      	mov	r3, r9
 800602e:	4606      	mov	r6, r0
 8006030:	460f      	mov	r7, r1
 8006032:	f7fa fd81 	bl	8000b38 <__aeabi_dcmpgt>
 8006036:	b9c8      	cbnz	r0, 800606c <_dtoa_r+0x6e4>
 8006038:	4642      	mov	r2, r8
 800603a:	464b      	mov	r3, r9
 800603c:	4630      	mov	r0, r6
 800603e:	4639      	mov	r1, r7
 8006040:	f7fa fd52 	bl	8000ae8 <__aeabi_dcmpeq>
 8006044:	b110      	cbz	r0, 800604c <_dtoa_r+0x6c4>
 8006046:	9b01      	ldr	r3, [sp, #4]
 8006048:	07db      	lsls	r3, r3, #31
 800604a:	d40f      	bmi.n	800606c <_dtoa_r+0x6e4>
 800604c:	4651      	mov	r1, sl
 800604e:	4620      	mov	r0, r4
 8006050:	f000 fbcc 	bl	80067ec <_Bfree>
 8006054:	2300      	movs	r3, #0
 8006056:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006058:	702b      	strb	r3, [r5, #0]
 800605a:	f10b 0301 	add.w	r3, fp, #1
 800605e:	6013      	str	r3, [r2, #0]
 8006060:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006062:	2b00      	cmp	r3, #0
 8006064:	f43f ace2 	beq.w	8005a2c <_dtoa_r+0xa4>
 8006068:	601d      	str	r5, [r3, #0]
 800606a:	e4df      	b.n	8005a2c <_dtoa_r+0xa4>
 800606c:	465f      	mov	r7, fp
 800606e:	462b      	mov	r3, r5
 8006070:	461d      	mov	r5, r3
 8006072:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006076:	2a39      	cmp	r2, #57	; 0x39
 8006078:	d106      	bne.n	8006088 <_dtoa_r+0x700>
 800607a:	9a00      	ldr	r2, [sp, #0]
 800607c:	429a      	cmp	r2, r3
 800607e:	d1f7      	bne.n	8006070 <_dtoa_r+0x6e8>
 8006080:	9900      	ldr	r1, [sp, #0]
 8006082:	2230      	movs	r2, #48	; 0x30
 8006084:	3701      	adds	r7, #1
 8006086:	700a      	strb	r2, [r1, #0]
 8006088:	781a      	ldrb	r2, [r3, #0]
 800608a:	3201      	adds	r2, #1
 800608c:	701a      	strb	r2, [r3, #0]
 800608e:	e790      	b.n	8005fb2 <_dtoa_r+0x62a>
 8006090:	4ba3      	ldr	r3, [pc, #652]	; (8006320 <_dtoa_r+0x998>)
 8006092:	2200      	movs	r2, #0
 8006094:	f7fa fac0 	bl	8000618 <__aeabi_dmul>
 8006098:	2200      	movs	r2, #0
 800609a:	2300      	movs	r3, #0
 800609c:	4606      	mov	r6, r0
 800609e:	460f      	mov	r7, r1
 80060a0:	f7fa fd22 	bl	8000ae8 <__aeabi_dcmpeq>
 80060a4:	2800      	cmp	r0, #0
 80060a6:	d09e      	beq.n	8005fe6 <_dtoa_r+0x65e>
 80060a8:	e7d0      	b.n	800604c <_dtoa_r+0x6c4>
 80060aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80060ac:	2a00      	cmp	r2, #0
 80060ae:	f000 80ca 	beq.w	8006246 <_dtoa_r+0x8be>
 80060b2:	9a07      	ldr	r2, [sp, #28]
 80060b4:	2a01      	cmp	r2, #1
 80060b6:	f300 80ad 	bgt.w	8006214 <_dtoa_r+0x88c>
 80060ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80060bc:	2a00      	cmp	r2, #0
 80060be:	f000 80a5 	beq.w	800620c <_dtoa_r+0x884>
 80060c2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80060c6:	9e08      	ldr	r6, [sp, #32]
 80060c8:	9d05      	ldr	r5, [sp, #20]
 80060ca:	9a05      	ldr	r2, [sp, #20]
 80060cc:	441a      	add	r2, r3
 80060ce:	9205      	str	r2, [sp, #20]
 80060d0:	9a06      	ldr	r2, [sp, #24]
 80060d2:	2101      	movs	r1, #1
 80060d4:	441a      	add	r2, r3
 80060d6:	4620      	mov	r0, r4
 80060d8:	9206      	str	r2, [sp, #24]
 80060da:	f000 fc3d 	bl	8006958 <__i2b>
 80060de:	4607      	mov	r7, r0
 80060e0:	b165      	cbz	r5, 80060fc <_dtoa_r+0x774>
 80060e2:	9b06      	ldr	r3, [sp, #24]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	dd09      	ble.n	80060fc <_dtoa_r+0x774>
 80060e8:	42ab      	cmp	r3, r5
 80060ea:	9a05      	ldr	r2, [sp, #20]
 80060ec:	bfa8      	it	ge
 80060ee:	462b      	movge	r3, r5
 80060f0:	1ad2      	subs	r2, r2, r3
 80060f2:	9205      	str	r2, [sp, #20]
 80060f4:	9a06      	ldr	r2, [sp, #24]
 80060f6:	1aed      	subs	r5, r5, r3
 80060f8:	1ad3      	subs	r3, r2, r3
 80060fa:	9306      	str	r3, [sp, #24]
 80060fc:	9b08      	ldr	r3, [sp, #32]
 80060fe:	b1f3      	cbz	r3, 800613e <_dtoa_r+0x7b6>
 8006100:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006102:	2b00      	cmp	r3, #0
 8006104:	f000 80a3 	beq.w	800624e <_dtoa_r+0x8c6>
 8006108:	2e00      	cmp	r6, #0
 800610a:	dd10      	ble.n	800612e <_dtoa_r+0x7a6>
 800610c:	4639      	mov	r1, r7
 800610e:	4632      	mov	r2, r6
 8006110:	4620      	mov	r0, r4
 8006112:	f000 fce1 	bl	8006ad8 <__pow5mult>
 8006116:	4652      	mov	r2, sl
 8006118:	4601      	mov	r1, r0
 800611a:	4607      	mov	r7, r0
 800611c:	4620      	mov	r0, r4
 800611e:	f000 fc31 	bl	8006984 <__multiply>
 8006122:	4651      	mov	r1, sl
 8006124:	4680      	mov	r8, r0
 8006126:	4620      	mov	r0, r4
 8006128:	f000 fb60 	bl	80067ec <_Bfree>
 800612c:	46c2      	mov	sl, r8
 800612e:	9b08      	ldr	r3, [sp, #32]
 8006130:	1b9a      	subs	r2, r3, r6
 8006132:	d004      	beq.n	800613e <_dtoa_r+0x7b6>
 8006134:	4651      	mov	r1, sl
 8006136:	4620      	mov	r0, r4
 8006138:	f000 fcce 	bl	8006ad8 <__pow5mult>
 800613c:	4682      	mov	sl, r0
 800613e:	2101      	movs	r1, #1
 8006140:	4620      	mov	r0, r4
 8006142:	f000 fc09 	bl	8006958 <__i2b>
 8006146:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006148:	2b00      	cmp	r3, #0
 800614a:	4606      	mov	r6, r0
 800614c:	f340 8081 	ble.w	8006252 <_dtoa_r+0x8ca>
 8006150:	461a      	mov	r2, r3
 8006152:	4601      	mov	r1, r0
 8006154:	4620      	mov	r0, r4
 8006156:	f000 fcbf 	bl	8006ad8 <__pow5mult>
 800615a:	9b07      	ldr	r3, [sp, #28]
 800615c:	2b01      	cmp	r3, #1
 800615e:	4606      	mov	r6, r0
 8006160:	dd7a      	ble.n	8006258 <_dtoa_r+0x8d0>
 8006162:	f04f 0800 	mov.w	r8, #0
 8006166:	6933      	ldr	r3, [r6, #16]
 8006168:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800616c:	6918      	ldr	r0, [r3, #16]
 800616e:	f000 fba5 	bl	80068bc <__hi0bits>
 8006172:	f1c0 0020 	rsb	r0, r0, #32
 8006176:	9b06      	ldr	r3, [sp, #24]
 8006178:	4418      	add	r0, r3
 800617a:	f010 001f 	ands.w	r0, r0, #31
 800617e:	f000 8094 	beq.w	80062aa <_dtoa_r+0x922>
 8006182:	f1c0 0320 	rsb	r3, r0, #32
 8006186:	2b04      	cmp	r3, #4
 8006188:	f340 8085 	ble.w	8006296 <_dtoa_r+0x90e>
 800618c:	9b05      	ldr	r3, [sp, #20]
 800618e:	f1c0 001c 	rsb	r0, r0, #28
 8006192:	4403      	add	r3, r0
 8006194:	9305      	str	r3, [sp, #20]
 8006196:	9b06      	ldr	r3, [sp, #24]
 8006198:	4403      	add	r3, r0
 800619a:	4405      	add	r5, r0
 800619c:	9306      	str	r3, [sp, #24]
 800619e:	9b05      	ldr	r3, [sp, #20]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	dd05      	ble.n	80061b0 <_dtoa_r+0x828>
 80061a4:	4651      	mov	r1, sl
 80061a6:	461a      	mov	r2, r3
 80061a8:	4620      	mov	r0, r4
 80061aa:	f000 fcef 	bl	8006b8c <__lshift>
 80061ae:	4682      	mov	sl, r0
 80061b0:	9b06      	ldr	r3, [sp, #24]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	dd05      	ble.n	80061c2 <_dtoa_r+0x83a>
 80061b6:	4631      	mov	r1, r6
 80061b8:	461a      	mov	r2, r3
 80061ba:	4620      	mov	r0, r4
 80061bc:	f000 fce6 	bl	8006b8c <__lshift>
 80061c0:	4606      	mov	r6, r0
 80061c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d072      	beq.n	80062ae <_dtoa_r+0x926>
 80061c8:	4631      	mov	r1, r6
 80061ca:	4650      	mov	r0, sl
 80061cc:	f000 fd4a 	bl	8006c64 <__mcmp>
 80061d0:	2800      	cmp	r0, #0
 80061d2:	da6c      	bge.n	80062ae <_dtoa_r+0x926>
 80061d4:	2300      	movs	r3, #0
 80061d6:	4651      	mov	r1, sl
 80061d8:	220a      	movs	r2, #10
 80061da:	4620      	mov	r0, r4
 80061dc:	f000 fb28 	bl	8006830 <__multadd>
 80061e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061e2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80061e6:	4682      	mov	sl, r0
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	f000 81b0 	beq.w	800654e <_dtoa_r+0xbc6>
 80061ee:	2300      	movs	r3, #0
 80061f0:	4639      	mov	r1, r7
 80061f2:	220a      	movs	r2, #10
 80061f4:	4620      	mov	r0, r4
 80061f6:	f000 fb1b 	bl	8006830 <__multadd>
 80061fa:	9b01      	ldr	r3, [sp, #4]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	4607      	mov	r7, r0
 8006200:	f300 8096 	bgt.w	8006330 <_dtoa_r+0x9a8>
 8006204:	9b07      	ldr	r3, [sp, #28]
 8006206:	2b02      	cmp	r3, #2
 8006208:	dc59      	bgt.n	80062be <_dtoa_r+0x936>
 800620a:	e091      	b.n	8006330 <_dtoa_r+0x9a8>
 800620c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800620e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006212:	e758      	b.n	80060c6 <_dtoa_r+0x73e>
 8006214:	9b04      	ldr	r3, [sp, #16]
 8006216:	1e5e      	subs	r6, r3, #1
 8006218:	9b08      	ldr	r3, [sp, #32]
 800621a:	42b3      	cmp	r3, r6
 800621c:	bfbf      	itttt	lt
 800621e:	9b08      	ldrlt	r3, [sp, #32]
 8006220:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8006222:	9608      	strlt	r6, [sp, #32]
 8006224:	1af3      	sublt	r3, r6, r3
 8006226:	bfb4      	ite	lt
 8006228:	18d2      	addlt	r2, r2, r3
 800622a:	1b9e      	subge	r6, r3, r6
 800622c:	9b04      	ldr	r3, [sp, #16]
 800622e:	bfbc      	itt	lt
 8006230:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8006232:	2600      	movlt	r6, #0
 8006234:	2b00      	cmp	r3, #0
 8006236:	bfb7      	itett	lt
 8006238:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800623c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006240:	1a9d      	sublt	r5, r3, r2
 8006242:	2300      	movlt	r3, #0
 8006244:	e741      	b.n	80060ca <_dtoa_r+0x742>
 8006246:	9e08      	ldr	r6, [sp, #32]
 8006248:	9d05      	ldr	r5, [sp, #20]
 800624a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800624c:	e748      	b.n	80060e0 <_dtoa_r+0x758>
 800624e:	9a08      	ldr	r2, [sp, #32]
 8006250:	e770      	b.n	8006134 <_dtoa_r+0x7ac>
 8006252:	9b07      	ldr	r3, [sp, #28]
 8006254:	2b01      	cmp	r3, #1
 8006256:	dc19      	bgt.n	800628c <_dtoa_r+0x904>
 8006258:	9b02      	ldr	r3, [sp, #8]
 800625a:	b9bb      	cbnz	r3, 800628c <_dtoa_r+0x904>
 800625c:	9b03      	ldr	r3, [sp, #12]
 800625e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006262:	b99b      	cbnz	r3, 800628c <_dtoa_r+0x904>
 8006264:	9b03      	ldr	r3, [sp, #12]
 8006266:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800626a:	0d1b      	lsrs	r3, r3, #20
 800626c:	051b      	lsls	r3, r3, #20
 800626e:	b183      	cbz	r3, 8006292 <_dtoa_r+0x90a>
 8006270:	9b05      	ldr	r3, [sp, #20]
 8006272:	3301      	adds	r3, #1
 8006274:	9305      	str	r3, [sp, #20]
 8006276:	9b06      	ldr	r3, [sp, #24]
 8006278:	3301      	adds	r3, #1
 800627a:	9306      	str	r3, [sp, #24]
 800627c:	f04f 0801 	mov.w	r8, #1
 8006280:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006282:	2b00      	cmp	r3, #0
 8006284:	f47f af6f 	bne.w	8006166 <_dtoa_r+0x7de>
 8006288:	2001      	movs	r0, #1
 800628a:	e774      	b.n	8006176 <_dtoa_r+0x7ee>
 800628c:	f04f 0800 	mov.w	r8, #0
 8006290:	e7f6      	b.n	8006280 <_dtoa_r+0x8f8>
 8006292:	4698      	mov	r8, r3
 8006294:	e7f4      	b.n	8006280 <_dtoa_r+0x8f8>
 8006296:	d082      	beq.n	800619e <_dtoa_r+0x816>
 8006298:	9a05      	ldr	r2, [sp, #20]
 800629a:	331c      	adds	r3, #28
 800629c:	441a      	add	r2, r3
 800629e:	9205      	str	r2, [sp, #20]
 80062a0:	9a06      	ldr	r2, [sp, #24]
 80062a2:	441a      	add	r2, r3
 80062a4:	441d      	add	r5, r3
 80062a6:	9206      	str	r2, [sp, #24]
 80062a8:	e779      	b.n	800619e <_dtoa_r+0x816>
 80062aa:	4603      	mov	r3, r0
 80062ac:	e7f4      	b.n	8006298 <_dtoa_r+0x910>
 80062ae:	9b04      	ldr	r3, [sp, #16]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	dc37      	bgt.n	8006324 <_dtoa_r+0x99c>
 80062b4:	9b07      	ldr	r3, [sp, #28]
 80062b6:	2b02      	cmp	r3, #2
 80062b8:	dd34      	ble.n	8006324 <_dtoa_r+0x99c>
 80062ba:	9b04      	ldr	r3, [sp, #16]
 80062bc:	9301      	str	r3, [sp, #4]
 80062be:	9b01      	ldr	r3, [sp, #4]
 80062c0:	b963      	cbnz	r3, 80062dc <_dtoa_r+0x954>
 80062c2:	4631      	mov	r1, r6
 80062c4:	2205      	movs	r2, #5
 80062c6:	4620      	mov	r0, r4
 80062c8:	f000 fab2 	bl	8006830 <__multadd>
 80062cc:	4601      	mov	r1, r0
 80062ce:	4606      	mov	r6, r0
 80062d0:	4650      	mov	r0, sl
 80062d2:	f000 fcc7 	bl	8006c64 <__mcmp>
 80062d6:	2800      	cmp	r0, #0
 80062d8:	f73f adbb 	bgt.w	8005e52 <_dtoa_r+0x4ca>
 80062dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062de:	9d00      	ldr	r5, [sp, #0]
 80062e0:	ea6f 0b03 	mvn.w	fp, r3
 80062e4:	f04f 0800 	mov.w	r8, #0
 80062e8:	4631      	mov	r1, r6
 80062ea:	4620      	mov	r0, r4
 80062ec:	f000 fa7e 	bl	80067ec <_Bfree>
 80062f0:	2f00      	cmp	r7, #0
 80062f2:	f43f aeab 	beq.w	800604c <_dtoa_r+0x6c4>
 80062f6:	f1b8 0f00 	cmp.w	r8, #0
 80062fa:	d005      	beq.n	8006308 <_dtoa_r+0x980>
 80062fc:	45b8      	cmp	r8, r7
 80062fe:	d003      	beq.n	8006308 <_dtoa_r+0x980>
 8006300:	4641      	mov	r1, r8
 8006302:	4620      	mov	r0, r4
 8006304:	f000 fa72 	bl	80067ec <_Bfree>
 8006308:	4639      	mov	r1, r7
 800630a:	4620      	mov	r0, r4
 800630c:	f000 fa6e 	bl	80067ec <_Bfree>
 8006310:	e69c      	b.n	800604c <_dtoa_r+0x6c4>
 8006312:	2600      	movs	r6, #0
 8006314:	4637      	mov	r7, r6
 8006316:	e7e1      	b.n	80062dc <_dtoa_r+0x954>
 8006318:	46bb      	mov	fp, r7
 800631a:	4637      	mov	r7, r6
 800631c:	e599      	b.n	8005e52 <_dtoa_r+0x4ca>
 800631e:	bf00      	nop
 8006320:	40240000 	.word	0x40240000
 8006324:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006326:	2b00      	cmp	r3, #0
 8006328:	f000 80c8 	beq.w	80064bc <_dtoa_r+0xb34>
 800632c:	9b04      	ldr	r3, [sp, #16]
 800632e:	9301      	str	r3, [sp, #4]
 8006330:	2d00      	cmp	r5, #0
 8006332:	dd05      	ble.n	8006340 <_dtoa_r+0x9b8>
 8006334:	4639      	mov	r1, r7
 8006336:	462a      	mov	r2, r5
 8006338:	4620      	mov	r0, r4
 800633a:	f000 fc27 	bl	8006b8c <__lshift>
 800633e:	4607      	mov	r7, r0
 8006340:	f1b8 0f00 	cmp.w	r8, #0
 8006344:	d05b      	beq.n	80063fe <_dtoa_r+0xa76>
 8006346:	6879      	ldr	r1, [r7, #4]
 8006348:	4620      	mov	r0, r4
 800634a:	f000 fa0f 	bl	800676c <_Balloc>
 800634e:	4605      	mov	r5, r0
 8006350:	b928      	cbnz	r0, 800635e <_dtoa_r+0x9d6>
 8006352:	4b83      	ldr	r3, [pc, #524]	; (8006560 <_dtoa_r+0xbd8>)
 8006354:	4602      	mov	r2, r0
 8006356:	f240 21ef 	movw	r1, #751	; 0x2ef
 800635a:	f7ff bb2e 	b.w	80059ba <_dtoa_r+0x32>
 800635e:	693a      	ldr	r2, [r7, #16]
 8006360:	3202      	adds	r2, #2
 8006362:	0092      	lsls	r2, r2, #2
 8006364:	f107 010c 	add.w	r1, r7, #12
 8006368:	300c      	adds	r0, #12
 800636a:	f000 febd 	bl	80070e8 <memcpy>
 800636e:	2201      	movs	r2, #1
 8006370:	4629      	mov	r1, r5
 8006372:	4620      	mov	r0, r4
 8006374:	f000 fc0a 	bl	8006b8c <__lshift>
 8006378:	9b00      	ldr	r3, [sp, #0]
 800637a:	3301      	adds	r3, #1
 800637c:	9304      	str	r3, [sp, #16]
 800637e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006382:	4413      	add	r3, r2
 8006384:	9308      	str	r3, [sp, #32]
 8006386:	9b02      	ldr	r3, [sp, #8]
 8006388:	f003 0301 	and.w	r3, r3, #1
 800638c:	46b8      	mov	r8, r7
 800638e:	9306      	str	r3, [sp, #24]
 8006390:	4607      	mov	r7, r0
 8006392:	9b04      	ldr	r3, [sp, #16]
 8006394:	4631      	mov	r1, r6
 8006396:	3b01      	subs	r3, #1
 8006398:	4650      	mov	r0, sl
 800639a:	9301      	str	r3, [sp, #4]
 800639c:	f7ff fa6b 	bl	8005876 <quorem>
 80063a0:	4641      	mov	r1, r8
 80063a2:	9002      	str	r0, [sp, #8]
 80063a4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80063a8:	4650      	mov	r0, sl
 80063aa:	f000 fc5b 	bl	8006c64 <__mcmp>
 80063ae:	463a      	mov	r2, r7
 80063b0:	9005      	str	r0, [sp, #20]
 80063b2:	4631      	mov	r1, r6
 80063b4:	4620      	mov	r0, r4
 80063b6:	f000 fc71 	bl	8006c9c <__mdiff>
 80063ba:	68c2      	ldr	r2, [r0, #12]
 80063bc:	4605      	mov	r5, r0
 80063be:	bb02      	cbnz	r2, 8006402 <_dtoa_r+0xa7a>
 80063c0:	4601      	mov	r1, r0
 80063c2:	4650      	mov	r0, sl
 80063c4:	f000 fc4e 	bl	8006c64 <__mcmp>
 80063c8:	4602      	mov	r2, r0
 80063ca:	4629      	mov	r1, r5
 80063cc:	4620      	mov	r0, r4
 80063ce:	9209      	str	r2, [sp, #36]	; 0x24
 80063d0:	f000 fa0c 	bl	80067ec <_Bfree>
 80063d4:	9b07      	ldr	r3, [sp, #28]
 80063d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80063d8:	9d04      	ldr	r5, [sp, #16]
 80063da:	ea43 0102 	orr.w	r1, r3, r2
 80063de:	9b06      	ldr	r3, [sp, #24]
 80063e0:	4319      	orrs	r1, r3
 80063e2:	d110      	bne.n	8006406 <_dtoa_r+0xa7e>
 80063e4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80063e8:	d029      	beq.n	800643e <_dtoa_r+0xab6>
 80063ea:	9b05      	ldr	r3, [sp, #20]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	dd02      	ble.n	80063f6 <_dtoa_r+0xa6e>
 80063f0:	9b02      	ldr	r3, [sp, #8]
 80063f2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80063f6:	9b01      	ldr	r3, [sp, #4]
 80063f8:	f883 9000 	strb.w	r9, [r3]
 80063fc:	e774      	b.n	80062e8 <_dtoa_r+0x960>
 80063fe:	4638      	mov	r0, r7
 8006400:	e7ba      	b.n	8006378 <_dtoa_r+0x9f0>
 8006402:	2201      	movs	r2, #1
 8006404:	e7e1      	b.n	80063ca <_dtoa_r+0xa42>
 8006406:	9b05      	ldr	r3, [sp, #20]
 8006408:	2b00      	cmp	r3, #0
 800640a:	db04      	blt.n	8006416 <_dtoa_r+0xa8e>
 800640c:	9907      	ldr	r1, [sp, #28]
 800640e:	430b      	orrs	r3, r1
 8006410:	9906      	ldr	r1, [sp, #24]
 8006412:	430b      	orrs	r3, r1
 8006414:	d120      	bne.n	8006458 <_dtoa_r+0xad0>
 8006416:	2a00      	cmp	r2, #0
 8006418:	dded      	ble.n	80063f6 <_dtoa_r+0xa6e>
 800641a:	4651      	mov	r1, sl
 800641c:	2201      	movs	r2, #1
 800641e:	4620      	mov	r0, r4
 8006420:	f000 fbb4 	bl	8006b8c <__lshift>
 8006424:	4631      	mov	r1, r6
 8006426:	4682      	mov	sl, r0
 8006428:	f000 fc1c 	bl	8006c64 <__mcmp>
 800642c:	2800      	cmp	r0, #0
 800642e:	dc03      	bgt.n	8006438 <_dtoa_r+0xab0>
 8006430:	d1e1      	bne.n	80063f6 <_dtoa_r+0xa6e>
 8006432:	f019 0f01 	tst.w	r9, #1
 8006436:	d0de      	beq.n	80063f6 <_dtoa_r+0xa6e>
 8006438:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800643c:	d1d8      	bne.n	80063f0 <_dtoa_r+0xa68>
 800643e:	9a01      	ldr	r2, [sp, #4]
 8006440:	2339      	movs	r3, #57	; 0x39
 8006442:	7013      	strb	r3, [r2, #0]
 8006444:	462b      	mov	r3, r5
 8006446:	461d      	mov	r5, r3
 8006448:	3b01      	subs	r3, #1
 800644a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800644e:	2a39      	cmp	r2, #57	; 0x39
 8006450:	d06c      	beq.n	800652c <_dtoa_r+0xba4>
 8006452:	3201      	adds	r2, #1
 8006454:	701a      	strb	r2, [r3, #0]
 8006456:	e747      	b.n	80062e8 <_dtoa_r+0x960>
 8006458:	2a00      	cmp	r2, #0
 800645a:	dd07      	ble.n	800646c <_dtoa_r+0xae4>
 800645c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006460:	d0ed      	beq.n	800643e <_dtoa_r+0xab6>
 8006462:	9a01      	ldr	r2, [sp, #4]
 8006464:	f109 0301 	add.w	r3, r9, #1
 8006468:	7013      	strb	r3, [r2, #0]
 800646a:	e73d      	b.n	80062e8 <_dtoa_r+0x960>
 800646c:	9b04      	ldr	r3, [sp, #16]
 800646e:	9a08      	ldr	r2, [sp, #32]
 8006470:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006474:	4293      	cmp	r3, r2
 8006476:	d043      	beq.n	8006500 <_dtoa_r+0xb78>
 8006478:	4651      	mov	r1, sl
 800647a:	2300      	movs	r3, #0
 800647c:	220a      	movs	r2, #10
 800647e:	4620      	mov	r0, r4
 8006480:	f000 f9d6 	bl	8006830 <__multadd>
 8006484:	45b8      	cmp	r8, r7
 8006486:	4682      	mov	sl, r0
 8006488:	f04f 0300 	mov.w	r3, #0
 800648c:	f04f 020a 	mov.w	r2, #10
 8006490:	4641      	mov	r1, r8
 8006492:	4620      	mov	r0, r4
 8006494:	d107      	bne.n	80064a6 <_dtoa_r+0xb1e>
 8006496:	f000 f9cb 	bl	8006830 <__multadd>
 800649a:	4680      	mov	r8, r0
 800649c:	4607      	mov	r7, r0
 800649e:	9b04      	ldr	r3, [sp, #16]
 80064a0:	3301      	adds	r3, #1
 80064a2:	9304      	str	r3, [sp, #16]
 80064a4:	e775      	b.n	8006392 <_dtoa_r+0xa0a>
 80064a6:	f000 f9c3 	bl	8006830 <__multadd>
 80064aa:	4639      	mov	r1, r7
 80064ac:	4680      	mov	r8, r0
 80064ae:	2300      	movs	r3, #0
 80064b0:	220a      	movs	r2, #10
 80064b2:	4620      	mov	r0, r4
 80064b4:	f000 f9bc 	bl	8006830 <__multadd>
 80064b8:	4607      	mov	r7, r0
 80064ba:	e7f0      	b.n	800649e <_dtoa_r+0xb16>
 80064bc:	9b04      	ldr	r3, [sp, #16]
 80064be:	9301      	str	r3, [sp, #4]
 80064c0:	9d00      	ldr	r5, [sp, #0]
 80064c2:	4631      	mov	r1, r6
 80064c4:	4650      	mov	r0, sl
 80064c6:	f7ff f9d6 	bl	8005876 <quorem>
 80064ca:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80064ce:	9b00      	ldr	r3, [sp, #0]
 80064d0:	f805 9b01 	strb.w	r9, [r5], #1
 80064d4:	1aea      	subs	r2, r5, r3
 80064d6:	9b01      	ldr	r3, [sp, #4]
 80064d8:	4293      	cmp	r3, r2
 80064da:	dd07      	ble.n	80064ec <_dtoa_r+0xb64>
 80064dc:	4651      	mov	r1, sl
 80064de:	2300      	movs	r3, #0
 80064e0:	220a      	movs	r2, #10
 80064e2:	4620      	mov	r0, r4
 80064e4:	f000 f9a4 	bl	8006830 <__multadd>
 80064e8:	4682      	mov	sl, r0
 80064ea:	e7ea      	b.n	80064c2 <_dtoa_r+0xb3a>
 80064ec:	9b01      	ldr	r3, [sp, #4]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	bfc8      	it	gt
 80064f2:	461d      	movgt	r5, r3
 80064f4:	9b00      	ldr	r3, [sp, #0]
 80064f6:	bfd8      	it	le
 80064f8:	2501      	movle	r5, #1
 80064fa:	441d      	add	r5, r3
 80064fc:	f04f 0800 	mov.w	r8, #0
 8006500:	4651      	mov	r1, sl
 8006502:	2201      	movs	r2, #1
 8006504:	4620      	mov	r0, r4
 8006506:	f000 fb41 	bl	8006b8c <__lshift>
 800650a:	4631      	mov	r1, r6
 800650c:	4682      	mov	sl, r0
 800650e:	f000 fba9 	bl	8006c64 <__mcmp>
 8006512:	2800      	cmp	r0, #0
 8006514:	dc96      	bgt.n	8006444 <_dtoa_r+0xabc>
 8006516:	d102      	bne.n	800651e <_dtoa_r+0xb96>
 8006518:	f019 0f01 	tst.w	r9, #1
 800651c:	d192      	bne.n	8006444 <_dtoa_r+0xabc>
 800651e:	462b      	mov	r3, r5
 8006520:	461d      	mov	r5, r3
 8006522:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006526:	2a30      	cmp	r2, #48	; 0x30
 8006528:	d0fa      	beq.n	8006520 <_dtoa_r+0xb98>
 800652a:	e6dd      	b.n	80062e8 <_dtoa_r+0x960>
 800652c:	9a00      	ldr	r2, [sp, #0]
 800652e:	429a      	cmp	r2, r3
 8006530:	d189      	bne.n	8006446 <_dtoa_r+0xabe>
 8006532:	f10b 0b01 	add.w	fp, fp, #1
 8006536:	2331      	movs	r3, #49	; 0x31
 8006538:	e796      	b.n	8006468 <_dtoa_r+0xae0>
 800653a:	4b0a      	ldr	r3, [pc, #40]	; (8006564 <_dtoa_r+0xbdc>)
 800653c:	f7ff ba99 	b.w	8005a72 <_dtoa_r+0xea>
 8006540:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006542:	2b00      	cmp	r3, #0
 8006544:	f47f aa6d 	bne.w	8005a22 <_dtoa_r+0x9a>
 8006548:	4b07      	ldr	r3, [pc, #28]	; (8006568 <_dtoa_r+0xbe0>)
 800654a:	f7ff ba92 	b.w	8005a72 <_dtoa_r+0xea>
 800654e:	9b01      	ldr	r3, [sp, #4]
 8006550:	2b00      	cmp	r3, #0
 8006552:	dcb5      	bgt.n	80064c0 <_dtoa_r+0xb38>
 8006554:	9b07      	ldr	r3, [sp, #28]
 8006556:	2b02      	cmp	r3, #2
 8006558:	f73f aeb1 	bgt.w	80062be <_dtoa_r+0x936>
 800655c:	e7b0      	b.n	80064c0 <_dtoa_r+0xb38>
 800655e:	bf00      	nop
 8006560:	080075f8 	.word	0x080075f8
 8006564:	08007558 	.word	0x08007558
 8006568:	0800757c 	.word	0x0800757c

0800656c <_free_r>:
 800656c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800656e:	2900      	cmp	r1, #0
 8006570:	d044      	beq.n	80065fc <_free_r+0x90>
 8006572:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006576:	9001      	str	r0, [sp, #4]
 8006578:	2b00      	cmp	r3, #0
 800657a:	f1a1 0404 	sub.w	r4, r1, #4
 800657e:	bfb8      	it	lt
 8006580:	18e4      	addlt	r4, r4, r3
 8006582:	f000 f8e7 	bl	8006754 <__malloc_lock>
 8006586:	4a1e      	ldr	r2, [pc, #120]	; (8006600 <_free_r+0x94>)
 8006588:	9801      	ldr	r0, [sp, #4]
 800658a:	6813      	ldr	r3, [r2, #0]
 800658c:	b933      	cbnz	r3, 800659c <_free_r+0x30>
 800658e:	6063      	str	r3, [r4, #4]
 8006590:	6014      	str	r4, [r2, #0]
 8006592:	b003      	add	sp, #12
 8006594:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006598:	f000 b8e2 	b.w	8006760 <__malloc_unlock>
 800659c:	42a3      	cmp	r3, r4
 800659e:	d908      	bls.n	80065b2 <_free_r+0x46>
 80065a0:	6825      	ldr	r5, [r4, #0]
 80065a2:	1961      	adds	r1, r4, r5
 80065a4:	428b      	cmp	r3, r1
 80065a6:	bf01      	itttt	eq
 80065a8:	6819      	ldreq	r1, [r3, #0]
 80065aa:	685b      	ldreq	r3, [r3, #4]
 80065ac:	1949      	addeq	r1, r1, r5
 80065ae:	6021      	streq	r1, [r4, #0]
 80065b0:	e7ed      	b.n	800658e <_free_r+0x22>
 80065b2:	461a      	mov	r2, r3
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	b10b      	cbz	r3, 80065bc <_free_r+0x50>
 80065b8:	42a3      	cmp	r3, r4
 80065ba:	d9fa      	bls.n	80065b2 <_free_r+0x46>
 80065bc:	6811      	ldr	r1, [r2, #0]
 80065be:	1855      	adds	r5, r2, r1
 80065c0:	42a5      	cmp	r5, r4
 80065c2:	d10b      	bne.n	80065dc <_free_r+0x70>
 80065c4:	6824      	ldr	r4, [r4, #0]
 80065c6:	4421      	add	r1, r4
 80065c8:	1854      	adds	r4, r2, r1
 80065ca:	42a3      	cmp	r3, r4
 80065cc:	6011      	str	r1, [r2, #0]
 80065ce:	d1e0      	bne.n	8006592 <_free_r+0x26>
 80065d0:	681c      	ldr	r4, [r3, #0]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	6053      	str	r3, [r2, #4]
 80065d6:	440c      	add	r4, r1
 80065d8:	6014      	str	r4, [r2, #0]
 80065da:	e7da      	b.n	8006592 <_free_r+0x26>
 80065dc:	d902      	bls.n	80065e4 <_free_r+0x78>
 80065de:	230c      	movs	r3, #12
 80065e0:	6003      	str	r3, [r0, #0]
 80065e2:	e7d6      	b.n	8006592 <_free_r+0x26>
 80065e4:	6825      	ldr	r5, [r4, #0]
 80065e6:	1961      	adds	r1, r4, r5
 80065e8:	428b      	cmp	r3, r1
 80065ea:	bf04      	itt	eq
 80065ec:	6819      	ldreq	r1, [r3, #0]
 80065ee:	685b      	ldreq	r3, [r3, #4]
 80065f0:	6063      	str	r3, [r4, #4]
 80065f2:	bf04      	itt	eq
 80065f4:	1949      	addeq	r1, r1, r5
 80065f6:	6021      	streq	r1, [r4, #0]
 80065f8:	6054      	str	r4, [r2, #4]
 80065fa:	e7ca      	b.n	8006592 <_free_r+0x26>
 80065fc:	b003      	add	sp, #12
 80065fe:	bd30      	pop	{r4, r5, pc}
 8006600:	20000aec 	.word	0x20000aec

08006604 <malloc>:
 8006604:	4b02      	ldr	r3, [pc, #8]	; (8006610 <malloc+0xc>)
 8006606:	4601      	mov	r1, r0
 8006608:	6818      	ldr	r0, [r3, #0]
 800660a:	f000 b823 	b.w	8006654 <_malloc_r>
 800660e:	bf00      	nop
 8006610:	20000064 	.word	0x20000064

08006614 <sbrk_aligned>:
 8006614:	b570      	push	{r4, r5, r6, lr}
 8006616:	4e0e      	ldr	r6, [pc, #56]	; (8006650 <sbrk_aligned+0x3c>)
 8006618:	460c      	mov	r4, r1
 800661a:	6831      	ldr	r1, [r6, #0]
 800661c:	4605      	mov	r5, r0
 800661e:	b911      	cbnz	r1, 8006626 <sbrk_aligned+0x12>
 8006620:	f000 fd52 	bl	80070c8 <_sbrk_r>
 8006624:	6030      	str	r0, [r6, #0]
 8006626:	4621      	mov	r1, r4
 8006628:	4628      	mov	r0, r5
 800662a:	f000 fd4d 	bl	80070c8 <_sbrk_r>
 800662e:	1c43      	adds	r3, r0, #1
 8006630:	d00a      	beq.n	8006648 <sbrk_aligned+0x34>
 8006632:	1cc4      	adds	r4, r0, #3
 8006634:	f024 0403 	bic.w	r4, r4, #3
 8006638:	42a0      	cmp	r0, r4
 800663a:	d007      	beq.n	800664c <sbrk_aligned+0x38>
 800663c:	1a21      	subs	r1, r4, r0
 800663e:	4628      	mov	r0, r5
 8006640:	f000 fd42 	bl	80070c8 <_sbrk_r>
 8006644:	3001      	adds	r0, #1
 8006646:	d101      	bne.n	800664c <sbrk_aligned+0x38>
 8006648:	f04f 34ff 	mov.w	r4, #4294967295
 800664c:	4620      	mov	r0, r4
 800664e:	bd70      	pop	{r4, r5, r6, pc}
 8006650:	20000af0 	.word	0x20000af0

08006654 <_malloc_r>:
 8006654:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006658:	1ccd      	adds	r5, r1, #3
 800665a:	f025 0503 	bic.w	r5, r5, #3
 800665e:	3508      	adds	r5, #8
 8006660:	2d0c      	cmp	r5, #12
 8006662:	bf38      	it	cc
 8006664:	250c      	movcc	r5, #12
 8006666:	2d00      	cmp	r5, #0
 8006668:	4607      	mov	r7, r0
 800666a:	db01      	blt.n	8006670 <_malloc_r+0x1c>
 800666c:	42a9      	cmp	r1, r5
 800666e:	d905      	bls.n	800667c <_malloc_r+0x28>
 8006670:	230c      	movs	r3, #12
 8006672:	603b      	str	r3, [r7, #0]
 8006674:	2600      	movs	r6, #0
 8006676:	4630      	mov	r0, r6
 8006678:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800667c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006750 <_malloc_r+0xfc>
 8006680:	f000 f868 	bl	8006754 <__malloc_lock>
 8006684:	f8d8 3000 	ldr.w	r3, [r8]
 8006688:	461c      	mov	r4, r3
 800668a:	bb5c      	cbnz	r4, 80066e4 <_malloc_r+0x90>
 800668c:	4629      	mov	r1, r5
 800668e:	4638      	mov	r0, r7
 8006690:	f7ff ffc0 	bl	8006614 <sbrk_aligned>
 8006694:	1c43      	adds	r3, r0, #1
 8006696:	4604      	mov	r4, r0
 8006698:	d155      	bne.n	8006746 <_malloc_r+0xf2>
 800669a:	f8d8 4000 	ldr.w	r4, [r8]
 800669e:	4626      	mov	r6, r4
 80066a0:	2e00      	cmp	r6, #0
 80066a2:	d145      	bne.n	8006730 <_malloc_r+0xdc>
 80066a4:	2c00      	cmp	r4, #0
 80066a6:	d048      	beq.n	800673a <_malloc_r+0xe6>
 80066a8:	6823      	ldr	r3, [r4, #0]
 80066aa:	4631      	mov	r1, r6
 80066ac:	4638      	mov	r0, r7
 80066ae:	eb04 0903 	add.w	r9, r4, r3
 80066b2:	f000 fd09 	bl	80070c8 <_sbrk_r>
 80066b6:	4581      	cmp	r9, r0
 80066b8:	d13f      	bne.n	800673a <_malloc_r+0xe6>
 80066ba:	6821      	ldr	r1, [r4, #0]
 80066bc:	1a6d      	subs	r5, r5, r1
 80066be:	4629      	mov	r1, r5
 80066c0:	4638      	mov	r0, r7
 80066c2:	f7ff ffa7 	bl	8006614 <sbrk_aligned>
 80066c6:	3001      	adds	r0, #1
 80066c8:	d037      	beq.n	800673a <_malloc_r+0xe6>
 80066ca:	6823      	ldr	r3, [r4, #0]
 80066cc:	442b      	add	r3, r5
 80066ce:	6023      	str	r3, [r4, #0]
 80066d0:	f8d8 3000 	ldr.w	r3, [r8]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d038      	beq.n	800674a <_malloc_r+0xf6>
 80066d8:	685a      	ldr	r2, [r3, #4]
 80066da:	42a2      	cmp	r2, r4
 80066dc:	d12b      	bne.n	8006736 <_malloc_r+0xe2>
 80066de:	2200      	movs	r2, #0
 80066e0:	605a      	str	r2, [r3, #4]
 80066e2:	e00f      	b.n	8006704 <_malloc_r+0xb0>
 80066e4:	6822      	ldr	r2, [r4, #0]
 80066e6:	1b52      	subs	r2, r2, r5
 80066e8:	d41f      	bmi.n	800672a <_malloc_r+0xd6>
 80066ea:	2a0b      	cmp	r2, #11
 80066ec:	d917      	bls.n	800671e <_malloc_r+0xca>
 80066ee:	1961      	adds	r1, r4, r5
 80066f0:	42a3      	cmp	r3, r4
 80066f2:	6025      	str	r5, [r4, #0]
 80066f4:	bf18      	it	ne
 80066f6:	6059      	strne	r1, [r3, #4]
 80066f8:	6863      	ldr	r3, [r4, #4]
 80066fa:	bf08      	it	eq
 80066fc:	f8c8 1000 	streq.w	r1, [r8]
 8006700:	5162      	str	r2, [r4, r5]
 8006702:	604b      	str	r3, [r1, #4]
 8006704:	4638      	mov	r0, r7
 8006706:	f104 060b 	add.w	r6, r4, #11
 800670a:	f000 f829 	bl	8006760 <__malloc_unlock>
 800670e:	f026 0607 	bic.w	r6, r6, #7
 8006712:	1d23      	adds	r3, r4, #4
 8006714:	1af2      	subs	r2, r6, r3
 8006716:	d0ae      	beq.n	8006676 <_malloc_r+0x22>
 8006718:	1b9b      	subs	r3, r3, r6
 800671a:	50a3      	str	r3, [r4, r2]
 800671c:	e7ab      	b.n	8006676 <_malloc_r+0x22>
 800671e:	42a3      	cmp	r3, r4
 8006720:	6862      	ldr	r2, [r4, #4]
 8006722:	d1dd      	bne.n	80066e0 <_malloc_r+0x8c>
 8006724:	f8c8 2000 	str.w	r2, [r8]
 8006728:	e7ec      	b.n	8006704 <_malloc_r+0xb0>
 800672a:	4623      	mov	r3, r4
 800672c:	6864      	ldr	r4, [r4, #4]
 800672e:	e7ac      	b.n	800668a <_malloc_r+0x36>
 8006730:	4634      	mov	r4, r6
 8006732:	6876      	ldr	r6, [r6, #4]
 8006734:	e7b4      	b.n	80066a0 <_malloc_r+0x4c>
 8006736:	4613      	mov	r3, r2
 8006738:	e7cc      	b.n	80066d4 <_malloc_r+0x80>
 800673a:	230c      	movs	r3, #12
 800673c:	603b      	str	r3, [r7, #0]
 800673e:	4638      	mov	r0, r7
 8006740:	f000 f80e 	bl	8006760 <__malloc_unlock>
 8006744:	e797      	b.n	8006676 <_malloc_r+0x22>
 8006746:	6025      	str	r5, [r4, #0]
 8006748:	e7dc      	b.n	8006704 <_malloc_r+0xb0>
 800674a:	605b      	str	r3, [r3, #4]
 800674c:	deff      	udf	#255	; 0xff
 800674e:	bf00      	nop
 8006750:	20000aec 	.word	0x20000aec

08006754 <__malloc_lock>:
 8006754:	4801      	ldr	r0, [pc, #4]	; (800675c <__malloc_lock+0x8>)
 8006756:	f7ff b88c 	b.w	8005872 <__retarget_lock_acquire_recursive>
 800675a:	bf00      	nop
 800675c:	20000ae8 	.word	0x20000ae8

08006760 <__malloc_unlock>:
 8006760:	4801      	ldr	r0, [pc, #4]	; (8006768 <__malloc_unlock+0x8>)
 8006762:	f7ff b887 	b.w	8005874 <__retarget_lock_release_recursive>
 8006766:	bf00      	nop
 8006768:	20000ae8 	.word	0x20000ae8

0800676c <_Balloc>:
 800676c:	b570      	push	{r4, r5, r6, lr}
 800676e:	69c6      	ldr	r6, [r0, #28]
 8006770:	4604      	mov	r4, r0
 8006772:	460d      	mov	r5, r1
 8006774:	b976      	cbnz	r6, 8006794 <_Balloc+0x28>
 8006776:	2010      	movs	r0, #16
 8006778:	f7ff ff44 	bl	8006604 <malloc>
 800677c:	4602      	mov	r2, r0
 800677e:	61e0      	str	r0, [r4, #28]
 8006780:	b920      	cbnz	r0, 800678c <_Balloc+0x20>
 8006782:	4b18      	ldr	r3, [pc, #96]	; (80067e4 <_Balloc+0x78>)
 8006784:	4818      	ldr	r0, [pc, #96]	; (80067e8 <_Balloc+0x7c>)
 8006786:	216b      	movs	r1, #107	; 0x6b
 8006788:	f000 fcbc 	bl	8007104 <__assert_func>
 800678c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006790:	6006      	str	r6, [r0, #0]
 8006792:	60c6      	str	r6, [r0, #12]
 8006794:	69e6      	ldr	r6, [r4, #28]
 8006796:	68f3      	ldr	r3, [r6, #12]
 8006798:	b183      	cbz	r3, 80067bc <_Balloc+0x50>
 800679a:	69e3      	ldr	r3, [r4, #28]
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80067a2:	b9b8      	cbnz	r0, 80067d4 <_Balloc+0x68>
 80067a4:	2101      	movs	r1, #1
 80067a6:	fa01 f605 	lsl.w	r6, r1, r5
 80067aa:	1d72      	adds	r2, r6, #5
 80067ac:	0092      	lsls	r2, r2, #2
 80067ae:	4620      	mov	r0, r4
 80067b0:	f000 fcc6 	bl	8007140 <_calloc_r>
 80067b4:	b160      	cbz	r0, 80067d0 <_Balloc+0x64>
 80067b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80067ba:	e00e      	b.n	80067da <_Balloc+0x6e>
 80067bc:	2221      	movs	r2, #33	; 0x21
 80067be:	2104      	movs	r1, #4
 80067c0:	4620      	mov	r0, r4
 80067c2:	f000 fcbd 	bl	8007140 <_calloc_r>
 80067c6:	69e3      	ldr	r3, [r4, #28]
 80067c8:	60f0      	str	r0, [r6, #12]
 80067ca:	68db      	ldr	r3, [r3, #12]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d1e4      	bne.n	800679a <_Balloc+0x2e>
 80067d0:	2000      	movs	r0, #0
 80067d2:	bd70      	pop	{r4, r5, r6, pc}
 80067d4:	6802      	ldr	r2, [r0, #0]
 80067d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80067da:	2300      	movs	r3, #0
 80067dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80067e0:	e7f7      	b.n	80067d2 <_Balloc+0x66>
 80067e2:	bf00      	nop
 80067e4:	08007589 	.word	0x08007589
 80067e8:	08007609 	.word	0x08007609

080067ec <_Bfree>:
 80067ec:	b570      	push	{r4, r5, r6, lr}
 80067ee:	69c6      	ldr	r6, [r0, #28]
 80067f0:	4605      	mov	r5, r0
 80067f2:	460c      	mov	r4, r1
 80067f4:	b976      	cbnz	r6, 8006814 <_Bfree+0x28>
 80067f6:	2010      	movs	r0, #16
 80067f8:	f7ff ff04 	bl	8006604 <malloc>
 80067fc:	4602      	mov	r2, r0
 80067fe:	61e8      	str	r0, [r5, #28]
 8006800:	b920      	cbnz	r0, 800680c <_Bfree+0x20>
 8006802:	4b09      	ldr	r3, [pc, #36]	; (8006828 <_Bfree+0x3c>)
 8006804:	4809      	ldr	r0, [pc, #36]	; (800682c <_Bfree+0x40>)
 8006806:	218f      	movs	r1, #143	; 0x8f
 8006808:	f000 fc7c 	bl	8007104 <__assert_func>
 800680c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006810:	6006      	str	r6, [r0, #0]
 8006812:	60c6      	str	r6, [r0, #12]
 8006814:	b13c      	cbz	r4, 8006826 <_Bfree+0x3a>
 8006816:	69eb      	ldr	r3, [r5, #28]
 8006818:	6862      	ldr	r2, [r4, #4]
 800681a:	68db      	ldr	r3, [r3, #12]
 800681c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006820:	6021      	str	r1, [r4, #0]
 8006822:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006826:	bd70      	pop	{r4, r5, r6, pc}
 8006828:	08007589 	.word	0x08007589
 800682c:	08007609 	.word	0x08007609

08006830 <__multadd>:
 8006830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006834:	690d      	ldr	r5, [r1, #16]
 8006836:	4607      	mov	r7, r0
 8006838:	460c      	mov	r4, r1
 800683a:	461e      	mov	r6, r3
 800683c:	f101 0c14 	add.w	ip, r1, #20
 8006840:	2000      	movs	r0, #0
 8006842:	f8dc 3000 	ldr.w	r3, [ip]
 8006846:	b299      	uxth	r1, r3
 8006848:	fb02 6101 	mla	r1, r2, r1, r6
 800684c:	0c1e      	lsrs	r6, r3, #16
 800684e:	0c0b      	lsrs	r3, r1, #16
 8006850:	fb02 3306 	mla	r3, r2, r6, r3
 8006854:	b289      	uxth	r1, r1
 8006856:	3001      	adds	r0, #1
 8006858:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800685c:	4285      	cmp	r5, r0
 800685e:	f84c 1b04 	str.w	r1, [ip], #4
 8006862:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006866:	dcec      	bgt.n	8006842 <__multadd+0x12>
 8006868:	b30e      	cbz	r6, 80068ae <__multadd+0x7e>
 800686a:	68a3      	ldr	r3, [r4, #8]
 800686c:	42ab      	cmp	r3, r5
 800686e:	dc19      	bgt.n	80068a4 <__multadd+0x74>
 8006870:	6861      	ldr	r1, [r4, #4]
 8006872:	4638      	mov	r0, r7
 8006874:	3101      	adds	r1, #1
 8006876:	f7ff ff79 	bl	800676c <_Balloc>
 800687a:	4680      	mov	r8, r0
 800687c:	b928      	cbnz	r0, 800688a <__multadd+0x5a>
 800687e:	4602      	mov	r2, r0
 8006880:	4b0c      	ldr	r3, [pc, #48]	; (80068b4 <__multadd+0x84>)
 8006882:	480d      	ldr	r0, [pc, #52]	; (80068b8 <__multadd+0x88>)
 8006884:	21ba      	movs	r1, #186	; 0xba
 8006886:	f000 fc3d 	bl	8007104 <__assert_func>
 800688a:	6922      	ldr	r2, [r4, #16]
 800688c:	3202      	adds	r2, #2
 800688e:	f104 010c 	add.w	r1, r4, #12
 8006892:	0092      	lsls	r2, r2, #2
 8006894:	300c      	adds	r0, #12
 8006896:	f000 fc27 	bl	80070e8 <memcpy>
 800689a:	4621      	mov	r1, r4
 800689c:	4638      	mov	r0, r7
 800689e:	f7ff ffa5 	bl	80067ec <_Bfree>
 80068a2:	4644      	mov	r4, r8
 80068a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80068a8:	3501      	adds	r5, #1
 80068aa:	615e      	str	r6, [r3, #20]
 80068ac:	6125      	str	r5, [r4, #16]
 80068ae:	4620      	mov	r0, r4
 80068b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068b4:	080075f8 	.word	0x080075f8
 80068b8:	08007609 	.word	0x08007609

080068bc <__hi0bits>:
 80068bc:	0c03      	lsrs	r3, r0, #16
 80068be:	041b      	lsls	r3, r3, #16
 80068c0:	b9d3      	cbnz	r3, 80068f8 <__hi0bits+0x3c>
 80068c2:	0400      	lsls	r0, r0, #16
 80068c4:	2310      	movs	r3, #16
 80068c6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80068ca:	bf04      	itt	eq
 80068cc:	0200      	lsleq	r0, r0, #8
 80068ce:	3308      	addeq	r3, #8
 80068d0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80068d4:	bf04      	itt	eq
 80068d6:	0100      	lsleq	r0, r0, #4
 80068d8:	3304      	addeq	r3, #4
 80068da:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80068de:	bf04      	itt	eq
 80068e0:	0080      	lsleq	r0, r0, #2
 80068e2:	3302      	addeq	r3, #2
 80068e4:	2800      	cmp	r0, #0
 80068e6:	db05      	blt.n	80068f4 <__hi0bits+0x38>
 80068e8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80068ec:	f103 0301 	add.w	r3, r3, #1
 80068f0:	bf08      	it	eq
 80068f2:	2320      	moveq	r3, #32
 80068f4:	4618      	mov	r0, r3
 80068f6:	4770      	bx	lr
 80068f8:	2300      	movs	r3, #0
 80068fa:	e7e4      	b.n	80068c6 <__hi0bits+0xa>

080068fc <__lo0bits>:
 80068fc:	6803      	ldr	r3, [r0, #0]
 80068fe:	f013 0207 	ands.w	r2, r3, #7
 8006902:	d00c      	beq.n	800691e <__lo0bits+0x22>
 8006904:	07d9      	lsls	r1, r3, #31
 8006906:	d422      	bmi.n	800694e <__lo0bits+0x52>
 8006908:	079a      	lsls	r2, r3, #30
 800690a:	bf49      	itett	mi
 800690c:	085b      	lsrmi	r3, r3, #1
 800690e:	089b      	lsrpl	r3, r3, #2
 8006910:	6003      	strmi	r3, [r0, #0]
 8006912:	2201      	movmi	r2, #1
 8006914:	bf5c      	itt	pl
 8006916:	6003      	strpl	r3, [r0, #0]
 8006918:	2202      	movpl	r2, #2
 800691a:	4610      	mov	r0, r2
 800691c:	4770      	bx	lr
 800691e:	b299      	uxth	r1, r3
 8006920:	b909      	cbnz	r1, 8006926 <__lo0bits+0x2a>
 8006922:	0c1b      	lsrs	r3, r3, #16
 8006924:	2210      	movs	r2, #16
 8006926:	b2d9      	uxtb	r1, r3
 8006928:	b909      	cbnz	r1, 800692e <__lo0bits+0x32>
 800692a:	3208      	adds	r2, #8
 800692c:	0a1b      	lsrs	r3, r3, #8
 800692e:	0719      	lsls	r1, r3, #28
 8006930:	bf04      	itt	eq
 8006932:	091b      	lsreq	r3, r3, #4
 8006934:	3204      	addeq	r2, #4
 8006936:	0799      	lsls	r1, r3, #30
 8006938:	bf04      	itt	eq
 800693a:	089b      	lsreq	r3, r3, #2
 800693c:	3202      	addeq	r2, #2
 800693e:	07d9      	lsls	r1, r3, #31
 8006940:	d403      	bmi.n	800694a <__lo0bits+0x4e>
 8006942:	085b      	lsrs	r3, r3, #1
 8006944:	f102 0201 	add.w	r2, r2, #1
 8006948:	d003      	beq.n	8006952 <__lo0bits+0x56>
 800694a:	6003      	str	r3, [r0, #0]
 800694c:	e7e5      	b.n	800691a <__lo0bits+0x1e>
 800694e:	2200      	movs	r2, #0
 8006950:	e7e3      	b.n	800691a <__lo0bits+0x1e>
 8006952:	2220      	movs	r2, #32
 8006954:	e7e1      	b.n	800691a <__lo0bits+0x1e>
	...

08006958 <__i2b>:
 8006958:	b510      	push	{r4, lr}
 800695a:	460c      	mov	r4, r1
 800695c:	2101      	movs	r1, #1
 800695e:	f7ff ff05 	bl	800676c <_Balloc>
 8006962:	4602      	mov	r2, r0
 8006964:	b928      	cbnz	r0, 8006972 <__i2b+0x1a>
 8006966:	4b05      	ldr	r3, [pc, #20]	; (800697c <__i2b+0x24>)
 8006968:	4805      	ldr	r0, [pc, #20]	; (8006980 <__i2b+0x28>)
 800696a:	f240 1145 	movw	r1, #325	; 0x145
 800696e:	f000 fbc9 	bl	8007104 <__assert_func>
 8006972:	2301      	movs	r3, #1
 8006974:	6144      	str	r4, [r0, #20]
 8006976:	6103      	str	r3, [r0, #16]
 8006978:	bd10      	pop	{r4, pc}
 800697a:	bf00      	nop
 800697c:	080075f8 	.word	0x080075f8
 8006980:	08007609 	.word	0x08007609

08006984 <__multiply>:
 8006984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006988:	4691      	mov	r9, r2
 800698a:	690a      	ldr	r2, [r1, #16]
 800698c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006990:	429a      	cmp	r2, r3
 8006992:	bfb8      	it	lt
 8006994:	460b      	movlt	r3, r1
 8006996:	460c      	mov	r4, r1
 8006998:	bfbc      	itt	lt
 800699a:	464c      	movlt	r4, r9
 800699c:	4699      	movlt	r9, r3
 800699e:	6927      	ldr	r7, [r4, #16]
 80069a0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80069a4:	68a3      	ldr	r3, [r4, #8]
 80069a6:	6861      	ldr	r1, [r4, #4]
 80069a8:	eb07 060a 	add.w	r6, r7, sl
 80069ac:	42b3      	cmp	r3, r6
 80069ae:	b085      	sub	sp, #20
 80069b0:	bfb8      	it	lt
 80069b2:	3101      	addlt	r1, #1
 80069b4:	f7ff feda 	bl	800676c <_Balloc>
 80069b8:	b930      	cbnz	r0, 80069c8 <__multiply+0x44>
 80069ba:	4602      	mov	r2, r0
 80069bc:	4b44      	ldr	r3, [pc, #272]	; (8006ad0 <__multiply+0x14c>)
 80069be:	4845      	ldr	r0, [pc, #276]	; (8006ad4 <__multiply+0x150>)
 80069c0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80069c4:	f000 fb9e 	bl	8007104 <__assert_func>
 80069c8:	f100 0514 	add.w	r5, r0, #20
 80069cc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80069d0:	462b      	mov	r3, r5
 80069d2:	2200      	movs	r2, #0
 80069d4:	4543      	cmp	r3, r8
 80069d6:	d321      	bcc.n	8006a1c <__multiply+0x98>
 80069d8:	f104 0314 	add.w	r3, r4, #20
 80069dc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80069e0:	f109 0314 	add.w	r3, r9, #20
 80069e4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80069e8:	9202      	str	r2, [sp, #8]
 80069ea:	1b3a      	subs	r2, r7, r4
 80069ec:	3a15      	subs	r2, #21
 80069ee:	f022 0203 	bic.w	r2, r2, #3
 80069f2:	3204      	adds	r2, #4
 80069f4:	f104 0115 	add.w	r1, r4, #21
 80069f8:	428f      	cmp	r7, r1
 80069fa:	bf38      	it	cc
 80069fc:	2204      	movcc	r2, #4
 80069fe:	9201      	str	r2, [sp, #4]
 8006a00:	9a02      	ldr	r2, [sp, #8]
 8006a02:	9303      	str	r3, [sp, #12]
 8006a04:	429a      	cmp	r2, r3
 8006a06:	d80c      	bhi.n	8006a22 <__multiply+0x9e>
 8006a08:	2e00      	cmp	r6, #0
 8006a0a:	dd03      	ble.n	8006a14 <__multiply+0x90>
 8006a0c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d05b      	beq.n	8006acc <__multiply+0x148>
 8006a14:	6106      	str	r6, [r0, #16]
 8006a16:	b005      	add	sp, #20
 8006a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a1c:	f843 2b04 	str.w	r2, [r3], #4
 8006a20:	e7d8      	b.n	80069d4 <__multiply+0x50>
 8006a22:	f8b3 a000 	ldrh.w	sl, [r3]
 8006a26:	f1ba 0f00 	cmp.w	sl, #0
 8006a2a:	d024      	beq.n	8006a76 <__multiply+0xf2>
 8006a2c:	f104 0e14 	add.w	lr, r4, #20
 8006a30:	46a9      	mov	r9, r5
 8006a32:	f04f 0c00 	mov.w	ip, #0
 8006a36:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006a3a:	f8d9 1000 	ldr.w	r1, [r9]
 8006a3e:	fa1f fb82 	uxth.w	fp, r2
 8006a42:	b289      	uxth	r1, r1
 8006a44:	fb0a 110b 	mla	r1, sl, fp, r1
 8006a48:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006a4c:	f8d9 2000 	ldr.w	r2, [r9]
 8006a50:	4461      	add	r1, ip
 8006a52:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006a56:	fb0a c20b 	mla	r2, sl, fp, ip
 8006a5a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006a5e:	b289      	uxth	r1, r1
 8006a60:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006a64:	4577      	cmp	r7, lr
 8006a66:	f849 1b04 	str.w	r1, [r9], #4
 8006a6a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006a6e:	d8e2      	bhi.n	8006a36 <__multiply+0xb2>
 8006a70:	9a01      	ldr	r2, [sp, #4]
 8006a72:	f845 c002 	str.w	ip, [r5, r2]
 8006a76:	9a03      	ldr	r2, [sp, #12]
 8006a78:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006a7c:	3304      	adds	r3, #4
 8006a7e:	f1b9 0f00 	cmp.w	r9, #0
 8006a82:	d021      	beq.n	8006ac8 <__multiply+0x144>
 8006a84:	6829      	ldr	r1, [r5, #0]
 8006a86:	f104 0c14 	add.w	ip, r4, #20
 8006a8a:	46ae      	mov	lr, r5
 8006a8c:	f04f 0a00 	mov.w	sl, #0
 8006a90:	f8bc b000 	ldrh.w	fp, [ip]
 8006a94:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006a98:	fb09 220b 	mla	r2, r9, fp, r2
 8006a9c:	4452      	add	r2, sl
 8006a9e:	b289      	uxth	r1, r1
 8006aa0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006aa4:	f84e 1b04 	str.w	r1, [lr], #4
 8006aa8:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006aac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006ab0:	f8be 1000 	ldrh.w	r1, [lr]
 8006ab4:	fb09 110a 	mla	r1, r9, sl, r1
 8006ab8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006abc:	4567      	cmp	r7, ip
 8006abe:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006ac2:	d8e5      	bhi.n	8006a90 <__multiply+0x10c>
 8006ac4:	9a01      	ldr	r2, [sp, #4]
 8006ac6:	50a9      	str	r1, [r5, r2]
 8006ac8:	3504      	adds	r5, #4
 8006aca:	e799      	b.n	8006a00 <__multiply+0x7c>
 8006acc:	3e01      	subs	r6, #1
 8006ace:	e79b      	b.n	8006a08 <__multiply+0x84>
 8006ad0:	080075f8 	.word	0x080075f8
 8006ad4:	08007609 	.word	0x08007609

08006ad8 <__pow5mult>:
 8006ad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006adc:	4615      	mov	r5, r2
 8006ade:	f012 0203 	ands.w	r2, r2, #3
 8006ae2:	4606      	mov	r6, r0
 8006ae4:	460f      	mov	r7, r1
 8006ae6:	d007      	beq.n	8006af8 <__pow5mult+0x20>
 8006ae8:	4c25      	ldr	r4, [pc, #148]	; (8006b80 <__pow5mult+0xa8>)
 8006aea:	3a01      	subs	r2, #1
 8006aec:	2300      	movs	r3, #0
 8006aee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006af2:	f7ff fe9d 	bl	8006830 <__multadd>
 8006af6:	4607      	mov	r7, r0
 8006af8:	10ad      	asrs	r5, r5, #2
 8006afa:	d03d      	beq.n	8006b78 <__pow5mult+0xa0>
 8006afc:	69f4      	ldr	r4, [r6, #28]
 8006afe:	b97c      	cbnz	r4, 8006b20 <__pow5mult+0x48>
 8006b00:	2010      	movs	r0, #16
 8006b02:	f7ff fd7f 	bl	8006604 <malloc>
 8006b06:	4602      	mov	r2, r0
 8006b08:	61f0      	str	r0, [r6, #28]
 8006b0a:	b928      	cbnz	r0, 8006b18 <__pow5mult+0x40>
 8006b0c:	4b1d      	ldr	r3, [pc, #116]	; (8006b84 <__pow5mult+0xac>)
 8006b0e:	481e      	ldr	r0, [pc, #120]	; (8006b88 <__pow5mult+0xb0>)
 8006b10:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006b14:	f000 faf6 	bl	8007104 <__assert_func>
 8006b18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006b1c:	6004      	str	r4, [r0, #0]
 8006b1e:	60c4      	str	r4, [r0, #12]
 8006b20:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006b24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006b28:	b94c      	cbnz	r4, 8006b3e <__pow5mult+0x66>
 8006b2a:	f240 2171 	movw	r1, #625	; 0x271
 8006b2e:	4630      	mov	r0, r6
 8006b30:	f7ff ff12 	bl	8006958 <__i2b>
 8006b34:	2300      	movs	r3, #0
 8006b36:	f8c8 0008 	str.w	r0, [r8, #8]
 8006b3a:	4604      	mov	r4, r0
 8006b3c:	6003      	str	r3, [r0, #0]
 8006b3e:	f04f 0900 	mov.w	r9, #0
 8006b42:	07eb      	lsls	r3, r5, #31
 8006b44:	d50a      	bpl.n	8006b5c <__pow5mult+0x84>
 8006b46:	4639      	mov	r1, r7
 8006b48:	4622      	mov	r2, r4
 8006b4a:	4630      	mov	r0, r6
 8006b4c:	f7ff ff1a 	bl	8006984 <__multiply>
 8006b50:	4639      	mov	r1, r7
 8006b52:	4680      	mov	r8, r0
 8006b54:	4630      	mov	r0, r6
 8006b56:	f7ff fe49 	bl	80067ec <_Bfree>
 8006b5a:	4647      	mov	r7, r8
 8006b5c:	106d      	asrs	r5, r5, #1
 8006b5e:	d00b      	beq.n	8006b78 <__pow5mult+0xa0>
 8006b60:	6820      	ldr	r0, [r4, #0]
 8006b62:	b938      	cbnz	r0, 8006b74 <__pow5mult+0x9c>
 8006b64:	4622      	mov	r2, r4
 8006b66:	4621      	mov	r1, r4
 8006b68:	4630      	mov	r0, r6
 8006b6a:	f7ff ff0b 	bl	8006984 <__multiply>
 8006b6e:	6020      	str	r0, [r4, #0]
 8006b70:	f8c0 9000 	str.w	r9, [r0]
 8006b74:	4604      	mov	r4, r0
 8006b76:	e7e4      	b.n	8006b42 <__pow5mult+0x6a>
 8006b78:	4638      	mov	r0, r7
 8006b7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b7e:	bf00      	nop
 8006b80:	08007758 	.word	0x08007758
 8006b84:	08007589 	.word	0x08007589
 8006b88:	08007609 	.word	0x08007609

08006b8c <__lshift>:
 8006b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b90:	460c      	mov	r4, r1
 8006b92:	6849      	ldr	r1, [r1, #4]
 8006b94:	6923      	ldr	r3, [r4, #16]
 8006b96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006b9a:	68a3      	ldr	r3, [r4, #8]
 8006b9c:	4607      	mov	r7, r0
 8006b9e:	4691      	mov	r9, r2
 8006ba0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006ba4:	f108 0601 	add.w	r6, r8, #1
 8006ba8:	42b3      	cmp	r3, r6
 8006baa:	db0b      	blt.n	8006bc4 <__lshift+0x38>
 8006bac:	4638      	mov	r0, r7
 8006bae:	f7ff fddd 	bl	800676c <_Balloc>
 8006bb2:	4605      	mov	r5, r0
 8006bb4:	b948      	cbnz	r0, 8006bca <__lshift+0x3e>
 8006bb6:	4602      	mov	r2, r0
 8006bb8:	4b28      	ldr	r3, [pc, #160]	; (8006c5c <__lshift+0xd0>)
 8006bba:	4829      	ldr	r0, [pc, #164]	; (8006c60 <__lshift+0xd4>)
 8006bbc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006bc0:	f000 faa0 	bl	8007104 <__assert_func>
 8006bc4:	3101      	adds	r1, #1
 8006bc6:	005b      	lsls	r3, r3, #1
 8006bc8:	e7ee      	b.n	8006ba8 <__lshift+0x1c>
 8006bca:	2300      	movs	r3, #0
 8006bcc:	f100 0114 	add.w	r1, r0, #20
 8006bd0:	f100 0210 	add.w	r2, r0, #16
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	4553      	cmp	r3, sl
 8006bd8:	db33      	blt.n	8006c42 <__lshift+0xb6>
 8006bda:	6920      	ldr	r0, [r4, #16]
 8006bdc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006be0:	f104 0314 	add.w	r3, r4, #20
 8006be4:	f019 091f 	ands.w	r9, r9, #31
 8006be8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006bec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006bf0:	d02b      	beq.n	8006c4a <__lshift+0xbe>
 8006bf2:	f1c9 0e20 	rsb	lr, r9, #32
 8006bf6:	468a      	mov	sl, r1
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	6818      	ldr	r0, [r3, #0]
 8006bfc:	fa00 f009 	lsl.w	r0, r0, r9
 8006c00:	4310      	orrs	r0, r2
 8006c02:	f84a 0b04 	str.w	r0, [sl], #4
 8006c06:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c0a:	459c      	cmp	ip, r3
 8006c0c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006c10:	d8f3      	bhi.n	8006bfa <__lshift+0x6e>
 8006c12:	ebac 0304 	sub.w	r3, ip, r4
 8006c16:	3b15      	subs	r3, #21
 8006c18:	f023 0303 	bic.w	r3, r3, #3
 8006c1c:	3304      	adds	r3, #4
 8006c1e:	f104 0015 	add.w	r0, r4, #21
 8006c22:	4584      	cmp	ip, r0
 8006c24:	bf38      	it	cc
 8006c26:	2304      	movcc	r3, #4
 8006c28:	50ca      	str	r2, [r1, r3]
 8006c2a:	b10a      	cbz	r2, 8006c30 <__lshift+0xa4>
 8006c2c:	f108 0602 	add.w	r6, r8, #2
 8006c30:	3e01      	subs	r6, #1
 8006c32:	4638      	mov	r0, r7
 8006c34:	612e      	str	r6, [r5, #16]
 8006c36:	4621      	mov	r1, r4
 8006c38:	f7ff fdd8 	bl	80067ec <_Bfree>
 8006c3c:	4628      	mov	r0, r5
 8006c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c42:	f842 0f04 	str.w	r0, [r2, #4]!
 8006c46:	3301      	adds	r3, #1
 8006c48:	e7c5      	b.n	8006bd6 <__lshift+0x4a>
 8006c4a:	3904      	subs	r1, #4
 8006c4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c50:	f841 2f04 	str.w	r2, [r1, #4]!
 8006c54:	459c      	cmp	ip, r3
 8006c56:	d8f9      	bhi.n	8006c4c <__lshift+0xc0>
 8006c58:	e7ea      	b.n	8006c30 <__lshift+0xa4>
 8006c5a:	bf00      	nop
 8006c5c:	080075f8 	.word	0x080075f8
 8006c60:	08007609 	.word	0x08007609

08006c64 <__mcmp>:
 8006c64:	b530      	push	{r4, r5, lr}
 8006c66:	6902      	ldr	r2, [r0, #16]
 8006c68:	690c      	ldr	r4, [r1, #16]
 8006c6a:	1b12      	subs	r2, r2, r4
 8006c6c:	d10e      	bne.n	8006c8c <__mcmp+0x28>
 8006c6e:	f100 0314 	add.w	r3, r0, #20
 8006c72:	3114      	adds	r1, #20
 8006c74:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006c78:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006c7c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006c80:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006c84:	42a5      	cmp	r5, r4
 8006c86:	d003      	beq.n	8006c90 <__mcmp+0x2c>
 8006c88:	d305      	bcc.n	8006c96 <__mcmp+0x32>
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	4610      	mov	r0, r2
 8006c8e:	bd30      	pop	{r4, r5, pc}
 8006c90:	4283      	cmp	r3, r0
 8006c92:	d3f3      	bcc.n	8006c7c <__mcmp+0x18>
 8006c94:	e7fa      	b.n	8006c8c <__mcmp+0x28>
 8006c96:	f04f 32ff 	mov.w	r2, #4294967295
 8006c9a:	e7f7      	b.n	8006c8c <__mcmp+0x28>

08006c9c <__mdiff>:
 8006c9c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ca0:	460c      	mov	r4, r1
 8006ca2:	4606      	mov	r6, r0
 8006ca4:	4611      	mov	r1, r2
 8006ca6:	4620      	mov	r0, r4
 8006ca8:	4690      	mov	r8, r2
 8006caa:	f7ff ffdb 	bl	8006c64 <__mcmp>
 8006cae:	1e05      	subs	r5, r0, #0
 8006cb0:	d110      	bne.n	8006cd4 <__mdiff+0x38>
 8006cb2:	4629      	mov	r1, r5
 8006cb4:	4630      	mov	r0, r6
 8006cb6:	f7ff fd59 	bl	800676c <_Balloc>
 8006cba:	b930      	cbnz	r0, 8006cca <__mdiff+0x2e>
 8006cbc:	4b3a      	ldr	r3, [pc, #232]	; (8006da8 <__mdiff+0x10c>)
 8006cbe:	4602      	mov	r2, r0
 8006cc0:	f240 2137 	movw	r1, #567	; 0x237
 8006cc4:	4839      	ldr	r0, [pc, #228]	; (8006dac <__mdiff+0x110>)
 8006cc6:	f000 fa1d 	bl	8007104 <__assert_func>
 8006cca:	2301      	movs	r3, #1
 8006ccc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006cd0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cd4:	bfa4      	itt	ge
 8006cd6:	4643      	movge	r3, r8
 8006cd8:	46a0      	movge	r8, r4
 8006cda:	4630      	mov	r0, r6
 8006cdc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006ce0:	bfa6      	itte	ge
 8006ce2:	461c      	movge	r4, r3
 8006ce4:	2500      	movge	r5, #0
 8006ce6:	2501      	movlt	r5, #1
 8006ce8:	f7ff fd40 	bl	800676c <_Balloc>
 8006cec:	b920      	cbnz	r0, 8006cf8 <__mdiff+0x5c>
 8006cee:	4b2e      	ldr	r3, [pc, #184]	; (8006da8 <__mdiff+0x10c>)
 8006cf0:	4602      	mov	r2, r0
 8006cf2:	f240 2145 	movw	r1, #581	; 0x245
 8006cf6:	e7e5      	b.n	8006cc4 <__mdiff+0x28>
 8006cf8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006cfc:	6926      	ldr	r6, [r4, #16]
 8006cfe:	60c5      	str	r5, [r0, #12]
 8006d00:	f104 0914 	add.w	r9, r4, #20
 8006d04:	f108 0514 	add.w	r5, r8, #20
 8006d08:	f100 0e14 	add.w	lr, r0, #20
 8006d0c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006d10:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006d14:	f108 0210 	add.w	r2, r8, #16
 8006d18:	46f2      	mov	sl, lr
 8006d1a:	2100      	movs	r1, #0
 8006d1c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006d20:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006d24:	fa11 f88b 	uxtah	r8, r1, fp
 8006d28:	b299      	uxth	r1, r3
 8006d2a:	0c1b      	lsrs	r3, r3, #16
 8006d2c:	eba8 0801 	sub.w	r8, r8, r1
 8006d30:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006d34:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006d38:	fa1f f888 	uxth.w	r8, r8
 8006d3c:	1419      	asrs	r1, r3, #16
 8006d3e:	454e      	cmp	r6, r9
 8006d40:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006d44:	f84a 3b04 	str.w	r3, [sl], #4
 8006d48:	d8e8      	bhi.n	8006d1c <__mdiff+0x80>
 8006d4a:	1b33      	subs	r3, r6, r4
 8006d4c:	3b15      	subs	r3, #21
 8006d4e:	f023 0303 	bic.w	r3, r3, #3
 8006d52:	3304      	adds	r3, #4
 8006d54:	3415      	adds	r4, #21
 8006d56:	42a6      	cmp	r6, r4
 8006d58:	bf38      	it	cc
 8006d5a:	2304      	movcc	r3, #4
 8006d5c:	441d      	add	r5, r3
 8006d5e:	4473      	add	r3, lr
 8006d60:	469e      	mov	lr, r3
 8006d62:	462e      	mov	r6, r5
 8006d64:	4566      	cmp	r6, ip
 8006d66:	d30e      	bcc.n	8006d86 <__mdiff+0xea>
 8006d68:	f10c 0203 	add.w	r2, ip, #3
 8006d6c:	1b52      	subs	r2, r2, r5
 8006d6e:	f022 0203 	bic.w	r2, r2, #3
 8006d72:	3d03      	subs	r5, #3
 8006d74:	45ac      	cmp	ip, r5
 8006d76:	bf38      	it	cc
 8006d78:	2200      	movcc	r2, #0
 8006d7a:	4413      	add	r3, r2
 8006d7c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006d80:	b17a      	cbz	r2, 8006da2 <__mdiff+0x106>
 8006d82:	6107      	str	r7, [r0, #16]
 8006d84:	e7a4      	b.n	8006cd0 <__mdiff+0x34>
 8006d86:	f856 8b04 	ldr.w	r8, [r6], #4
 8006d8a:	fa11 f288 	uxtah	r2, r1, r8
 8006d8e:	1414      	asrs	r4, r2, #16
 8006d90:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006d94:	b292      	uxth	r2, r2
 8006d96:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006d9a:	f84e 2b04 	str.w	r2, [lr], #4
 8006d9e:	1421      	asrs	r1, r4, #16
 8006da0:	e7e0      	b.n	8006d64 <__mdiff+0xc8>
 8006da2:	3f01      	subs	r7, #1
 8006da4:	e7ea      	b.n	8006d7c <__mdiff+0xe0>
 8006da6:	bf00      	nop
 8006da8:	080075f8 	.word	0x080075f8
 8006dac:	08007609 	.word	0x08007609

08006db0 <__d2b>:
 8006db0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006db4:	460f      	mov	r7, r1
 8006db6:	2101      	movs	r1, #1
 8006db8:	ec59 8b10 	vmov	r8, r9, d0
 8006dbc:	4616      	mov	r6, r2
 8006dbe:	f7ff fcd5 	bl	800676c <_Balloc>
 8006dc2:	4604      	mov	r4, r0
 8006dc4:	b930      	cbnz	r0, 8006dd4 <__d2b+0x24>
 8006dc6:	4602      	mov	r2, r0
 8006dc8:	4b24      	ldr	r3, [pc, #144]	; (8006e5c <__d2b+0xac>)
 8006dca:	4825      	ldr	r0, [pc, #148]	; (8006e60 <__d2b+0xb0>)
 8006dcc:	f240 310f 	movw	r1, #783	; 0x30f
 8006dd0:	f000 f998 	bl	8007104 <__assert_func>
 8006dd4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006dd8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006ddc:	bb2d      	cbnz	r5, 8006e2a <__d2b+0x7a>
 8006dde:	9301      	str	r3, [sp, #4]
 8006de0:	f1b8 0300 	subs.w	r3, r8, #0
 8006de4:	d026      	beq.n	8006e34 <__d2b+0x84>
 8006de6:	4668      	mov	r0, sp
 8006de8:	9300      	str	r3, [sp, #0]
 8006dea:	f7ff fd87 	bl	80068fc <__lo0bits>
 8006dee:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006df2:	b1e8      	cbz	r0, 8006e30 <__d2b+0x80>
 8006df4:	f1c0 0320 	rsb	r3, r0, #32
 8006df8:	fa02 f303 	lsl.w	r3, r2, r3
 8006dfc:	430b      	orrs	r3, r1
 8006dfe:	40c2      	lsrs	r2, r0
 8006e00:	6163      	str	r3, [r4, #20]
 8006e02:	9201      	str	r2, [sp, #4]
 8006e04:	9b01      	ldr	r3, [sp, #4]
 8006e06:	61a3      	str	r3, [r4, #24]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	bf14      	ite	ne
 8006e0c:	2202      	movne	r2, #2
 8006e0e:	2201      	moveq	r2, #1
 8006e10:	6122      	str	r2, [r4, #16]
 8006e12:	b1bd      	cbz	r5, 8006e44 <__d2b+0x94>
 8006e14:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006e18:	4405      	add	r5, r0
 8006e1a:	603d      	str	r5, [r7, #0]
 8006e1c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006e20:	6030      	str	r0, [r6, #0]
 8006e22:	4620      	mov	r0, r4
 8006e24:	b003      	add	sp, #12
 8006e26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006e2e:	e7d6      	b.n	8006dde <__d2b+0x2e>
 8006e30:	6161      	str	r1, [r4, #20]
 8006e32:	e7e7      	b.n	8006e04 <__d2b+0x54>
 8006e34:	a801      	add	r0, sp, #4
 8006e36:	f7ff fd61 	bl	80068fc <__lo0bits>
 8006e3a:	9b01      	ldr	r3, [sp, #4]
 8006e3c:	6163      	str	r3, [r4, #20]
 8006e3e:	3020      	adds	r0, #32
 8006e40:	2201      	movs	r2, #1
 8006e42:	e7e5      	b.n	8006e10 <__d2b+0x60>
 8006e44:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006e48:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006e4c:	6038      	str	r0, [r7, #0]
 8006e4e:	6918      	ldr	r0, [r3, #16]
 8006e50:	f7ff fd34 	bl	80068bc <__hi0bits>
 8006e54:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006e58:	e7e2      	b.n	8006e20 <__d2b+0x70>
 8006e5a:	bf00      	nop
 8006e5c:	080075f8 	.word	0x080075f8
 8006e60:	08007609 	.word	0x08007609

08006e64 <__sflush_r>:
 8006e64:	898a      	ldrh	r2, [r1, #12]
 8006e66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e6a:	4605      	mov	r5, r0
 8006e6c:	0710      	lsls	r0, r2, #28
 8006e6e:	460c      	mov	r4, r1
 8006e70:	d458      	bmi.n	8006f24 <__sflush_r+0xc0>
 8006e72:	684b      	ldr	r3, [r1, #4]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	dc05      	bgt.n	8006e84 <__sflush_r+0x20>
 8006e78:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	dc02      	bgt.n	8006e84 <__sflush_r+0x20>
 8006e7e:	2000      	movs	r0, #0
 8006e80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006e86:	2e00      	cmp	r6, #0
 8006e88:	d0f9      	beq.n	8006e7e <__sflush_r+0x1a>
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006e90:	682f      	ldr	r7, [r5, #0]
 8006e92:	6a21      	ldr	r1, [r4, #32]
 8006e94:	602b      	str	r3, [r5, #0]
 8006e96:	d032      	beq.n	8006efe <__sflush_r+0x9a>
 8006e98:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006e9a:	89a3      	ldrh	r3, [r4, #12]
 8006e9c:	075a      	lsls	r2, r3, #29
 8006e9e:	d505      	bpl.n	8006eac <__sflush_r+0x48>
 8006ea0:	6863      	ldr	r3, [r4, #4]
 8006ea2:	1ac0      	subs	r0, r0, r3
 8006ea4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006ea6:	b10b      	cbz	r3, 8006eac <__sflush_r+0x48>
 8006ea8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006eaa:	1ac0      	subs	r0, r0, r3
 8006eac:	2300      	movs	r3, #0
 8006eae:	4602      	mov	r2, r0
 8006eb0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006eb2:	6a21      	ldr	r1, [r4, #32]
 8006eb4:	4628      	mov	r0, r5
 8006eb6:	47b0      	blx	r6
 8006eb8:	1c43      	adds	r3, r0, #1
 8006eba:	89a3      	ldrh	r3, [r4, #12]
 8006ebc:	d106      	bne.n	8006ecc <__sflush_r+0x68>
 8006ebe:	6829      	ldr	r1, [r5, #0]
 8006ec0:	291d      	cmp	r1, #29
 8006ec2:	d82b      	bhi.n	8006f1c <__sflush_r+0xb8>
 8006ec4:	4a29      	ldr	r2, [pc, #164]	; (8006f6c <__sflush_r+0x108>)
 8006ec6:	410a      	asrs	r2, r1
 8006ec8:	07d6      	lsls	r6, r2, #31
 8006eca:	d427      	bmi.n	8006f1c <__sflush_r+0xb8>
 8006ecc:	2200      	movs	r2, #0
 8006ece:	6062      	str	r2, [r4, #4]
 8006ed0:	04d9      	lsls	r1, r3, #19
 8006ed2:	6922      	ldr	r2, [r4, #16]
 8006ed4:	6022      	str	r2, [r4, #0]
 8006ed6:	d504      	bpl.n	8006ee2 <__sflush_r+0x7e>
 8006ed8:	1c42      	adds	r2, r0, #1
 8006eda:	d101      	bne.n	8006ee0 <__sflush_r+0x7c>
 8006edc:	682b      	ldr	r3, [r5, #0]
 8006ede:	b903      	cbnz	r3, 8006ee2 <__sflush_r+0x7e>
 8006ee0:	6560      	str	r0, [r4, #84]	; 0x54
 8006ee2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ee4:	602f      	str	r7, [r5, #0]
 8006ee6:	2900      	cmp	r1, #0
 8006ee8:	d0c9      	beq.n	8006e7e <__sflush_r+0x1a>
 8006eea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006eee:	4299      	cmp	r1, r3
 8006ef0:	d002      	beq.n	8006ef8 <__sflush_r+0x94>
 8006ef2:	4628      	mov	r0, r5
 8006ef4:	f7ff fb3a 	bl	800656c <_free_r>
 8006ef8:	2000      	movs	r0, #0
 8006efa:	6360      	str	r0, [r4, #52]	; 0x34
 8006efc:	e7c0      	b.n	8006e80 <__sflush_r+0x1c>
 8006efe:	2301      	movs	r3, #1
 8006f00:	4628      	mov	r0, r5
 8006f02:	47b0      	blx	r6
 8006f04:	1c41      	adds	r1, r0, #1
 8006f06:	d1c8      	bne.n	8006e9a <__sflush_r+0x36>
 8006f08:	682b      	ldr	r3, [r5, #0]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d0c5      	beq.n	8006e9a <__sflush_r+0x36>
 8006f0e:	2b1d      	cmp	r3, #29
 8006f10:	d001      	beq.n	8006f16 <__sflush_r+0xb2>
 8006f12:	2b16      	cmp	r3, #22
 8006f14:	d101      	bne.n	8006f1a <__sflush_r+0xb6>
 8006f16:	602f      	str	r7, [r5, #0]
 8006f18:	e7b1      	b.n	8006e7e <__sflush_r+0x1a>
 8006f1a:	89a3      	ldrh	r3, [r4, #12]
 8006f1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f20:	81a3      	strh	r3, [r4, #12]
 8006f22:	e7ad      	b.n	8006e80 <__sflush_r+0x1c>
 8006f24:	690f      	ldr	r7, [r1, #16]
 8006f26:	2f00      	cmp	r7, #0
 8006f28:	d0a9      	beq.n	8006e7e <__sflush_r+0x1a>
 8006f2a:	0793      	lsls	r3, r2, #30
 8006f2c:	680e      	ldr	r6, [r1, #0]
 8006f2e:	bf08      	it	eq
 8006f30:	694b      	ldreq	r3, [r1, #20]
 8006f32:	600f      	str	r7, [r1, #0]
 8006f34:	bf18      	it	ne
 8006f36:	2300      	movne	r3, #0
 8006f38:	eba6 0807 	sub.w	r8, r6, r7
 8006f3c:	608b      	str	r3, [r1, #8]
 8006f3e:	f1b8 0f00 	cmp.w	r8, #0
 8006f42:	dd9c      	ble.n	8006e7e <__sflush_r+0x1a>
 8006f44:	6a21      	ldr	r1, [r4, #32]
 8006f46:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006f48:	4643      	mov	r3, r8
 8006f4a:	463a      	mov	r2, r7
 8006f4c:	4628      	mov	r0, r5
 8006f4e:	47b0      	blx	r6
 8006f50:	2800      	cmp	r0, #0
 8006f52:	dc06      	bgt.n	8006f62 <__sflush_r+0xfe>
 8006f54:	89a3      	ldrh	r3, [r4, #12]
 8006f56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f5a:	81a3      	strh	r3, [r4, #12]
 8006f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f60:	e78e      	b.n	8006e80 <__sflush_r+0x1c>
 8006f62:	4407      	add	r7, r0
 8006f64:	eba8 0800 	sub.w	r8, r8, r0
 8006f68:	e7e9      	b.n	8006f3e <__sflush_r+0xda>
 8006f6a:	bf00      	nop
 8006f6c:	dfbffffe 	.word	0xdfbffffe

08006f70 <_fflush_r>:
 8006f70:	b538      	push	{r3, r4, r5, lr}
 8006f72:	690b      	ldr	r3, [r1, #16]
 8006f74:	4605      	mov	r5, r0
 8006f76:	460c      	mov	r4, r1
 8006f78:	b913      	cbnz	r3, 8006f80 <_fflush_r+0x10>
 8006f7a:	2500      	movs	r5, #0
 8006f7c:	4628      	mov	r0, r5
 8006f7e:	bd38      	pop	{r3, r4, r5, pc}
 8006f80:	b118      	cbz	r0, 8006f8a <_fflush_r+0x1a>
 8006f82:	6a03      	ldr	r3, [r0, #32]
 8006f84:	b90b      	cbnz	r3, 8006f8a <_fflush_r+0x1a>
 8006f86:	f7fe fa8d 	bl	80054a4 <__sinit>
 8006f8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d0f3      	beq.n	8006f7a <_fflush_r+0xa>
 8006f92:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006f94:	07d0      	lsls	r0, r2, #31
 8006f96:	d404      	bmi.n	8006fa2 <_fflush_r+0x32>
 8006f98:	0599      	lsls	r1, r3, #22
 8006f9a:	d402      	bmi.n	8006fa2 <_fflush_r+0x32>
 8006f9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f9e:	f7fe fc68 	bl	8005872 <__retarget_lock_acquire_recursive>
 8006fa2:	4628      	mov	r0, r5
 8006fa4:	4621      	mov	r1, r4
 8006fa6:	f7ff ff5d 	bl	8006e64 <__sflush_r>
 8006faa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006fac:	07da      	lsls	r2, r3, #31
 8006fae:	4605      	mov	r5, r0
 8006fb0:	d4e4      	bmi.n	8006f7c <_fflush_r+0xc>
 8006fb2:	89a3      	ldrh	r3, [r4, #12]
 8006fb4:	059b      	lsls	r3, r3, #22
 8006fb6:	d4e1      	bmi.n	8006f7c <_fflush_r+0xc>
 8006fb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006fba:	f7fe fc5b 	bl	8005874 <__retarget_lock_release_recursive>
 8006fbe:	e7dd      	b.n	8006f7c <_fflush_r+0xc>

08006fc0 <__swhatbuf_r>:
 8006fc0:	b570      	push	{r4, r5, r6, lr}
 8006fc2:	460c      	mov	r4, r1
 8006fc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fc8:	2900      	cmp	r1, #0
 8006fca:	b096      	sub	sp, #88	; 0x58
 8006fcc:	4615      	mov	r5, r2
 8006fce:	461e      	mov	r6, r3
 8006fd0:	da0d      	bge.n	8006fee <__swhatbuf_r+0x2e>
 8006fd2:	89a3      	ldrh	r3, [r4, #12]
 8006fd4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006fd8:	f04f 0100 	mov.w	r1, #0
 8006fdc:	bf0c      	ite	eq
 8006fde:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006fe2:	2340      	movne	r3, #64	; 0x40
 8006fe4:	2000      	movs	r0, #0
 8006fe6:	6031      	str	r1, [r6, #0]
 8006fe8:	602b      	str	r3, [r5, #0]
 8006fea:	b016      	add	sp, #88	; 0x58
 8006fec:	bd70      	pop	{r4, r5, r6, pc}
 8006fee:	466a      	mov	r2, sp
 8006ff0:	f000 f848 	bl	8007084 <_fstat_r>
 8006ff4:	2800      	cmp	r0, #0
 8006ff6:	dbec      	blt.n	8006fd2 <__swhatbuf_r+0x12>
 8006ff8:	9901      	ldr	r1, [sp, #4]
 8006ffa:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006ffe:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007002:	4259      	negs	r1, r3
 8007004:	4159      	adcs	r1, r3
 8007006:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800700a:	e7eb      	b.n	8006fe4 <__swhatbuf_r+0x24>

0800700c <__smakebuf_r>:
 800700c:	898b      	ldrh	r3, [r1, #12]
 800700e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007010:	079d      	lsls	r5, r3, #30
 8007012:	4606      	mov	r6, r0
 8007014:	460c      	mov	r4, r1
 8007016:	d507      	bpl.n	8007028 <__smakebuf_r+0x1c>
 8007018:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800701c:	6023      	str	r3, [r4, #0]
 800701e:	6123      	str	r3, [r4, #16]
 8007020:	2301      	movs	r3, #1
 8007022:	6163      	str	r3, [r4, #20]
 8007024:	b002      	add	sp, #8
 8007026:	bd70      	pop	{r4, r5, r6, pc}
 8007028:	ab01      	add	r3, sp, #4
 800702a:	466a      	mov	r2, sp
 800702c:	f7ff ffc8 	bl	8006fc0 <__swhatbuf_r>
 8007030:	9900      	ldr	r1, [sp, #0]
 8007032:	4605      	mov	r5, r0
 8007034:	4630      	mov	r0, r6
 8007036:	f7ff fb0d 	bl	8006654 <_malloc_r>
 800703a:	b948      	cbnz	r0, 8007050 <__smakebuf_r+0x44>
 800703c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007040:	059a      	lsls	r2, r3, #22
 8007042:	d4ef      	bmi.n	8007024 <__smakebuf_r+0x18>
 8007044:	f023 0303 	bic.w	r3, r3, #3
 8007048:	f043 0302 	orr.w	r3, r3, #2
 800704c:	81a3      	strh	r3, [r4, #12]
 800704e:	e7e3      	b.n	8007018 <__smakebuf_r+0xc>
 8007050:	89a3      	ldrh	r3, [r4, #12]
 8007052:	6020      	str	r0, [r4, #0]
 8007054:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007058:	81a3      	strh	r3, [r4, #12]
 800705a:	9b00      	ldr	r3, [sp, #0]
 800705c:	6163      	str	r3, [r4, #20]
 800705e:	9b01      	ldr	r3, [sp, #4]
 8007060:	6120      	str	r0, [r4, #16]
 8007062:	b15b      	cbz	r3, 800707c <__smakebuf_r+0x70>
 8007064:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007068:	4630      	mov	r0, r6
 800706a:	f000 f81d 	bl	80070a8 <_isatty_r>
 800706e:	b128      	cbz	r0, 800707c <__smakebuf_r+0x70>
 8007070:	89a3      	ldrh	r3, [r4, #12]
 8007072:	f023 0303 	bic.w	r3, r3, #3
 8007076:	f043 0301 	orr.w	r3, r3, #1
 800707a:	81a3      	strh	r3, [r4, #12]
 800707c:	89a3      	ldrh	r3, [r4, #12]
 800707e:	431d      	orrs	r5, r3
 8007080:	81a5      	strh	r5, [r4, #12]
 8007082:	e7cf      	b.n	8007024 <__smakebuf_r+0x18>

08007084 <_fstat_r>:
 8007084:	b538      	push	{r3, r4, r5, lr}
 8007086:	4d07      	ldr	r5, [pc, #28]	; (80070a4 <_fstat_r+0x20>)
 8007088:	2300      	movs	r3, #0
 800708a:	4604      	mov	r4, r0
 800708c:	4608      	mov	r0, r1
 800708e:	4611      	mov	r1, r2
 8007090:	602b      	str	r3, [r5, #0]
 8007092:	f7fa fc7e 	bl	8001992 <_fstat>
 8007096:	1c43      	adds	r3, r0, #1
 8007098:	d102      	bne.n	80070a0 <_fstat_r+0x1c>
 800709a:	682b      	ldr	r3, [r5, #0]
 800709c:	b103      	cbz	r3, 80070a0 <_fstat_r+0x1c>
 800709e:	6023      	str	r3, [r4, #0]
 80070a0:	bd38      	pop	{r3, r4, r5, pc}
 80070a2:	bf00      	nop
 80070a4:	20000ae4 	.word	0x20000ae4

080070a8 <_isatty_r>:
 80070a8:	b538      	push	{r3, r4, r5, lr}
 80070aa:	4d06      	ldr	r5, [pc, #24]	; (80070c4 <_isatty_r+0x1c>)
 80070ac:	2300      	movs	r3, #0
 80070ae:	4604      	mov	r4, r0
 80070b0:	4608      	mov	r0, r1
 80070b2:	602b      	str	r3, [r5, #0]
 80070b4:	f7fa fc7d 	bl	80019b2 <_isatty>
 80070b8:	1c43      	adds	r3, r0, #1
 80070ba:	d102      	bne.n	80070c2 <_isatty_r+0x1a>
 80070bc:	682b      	ldr	r3, [r5, #0]
 80070be:	b103      	cbz	r3, 80070c2 <_isatty_r+0x1a>
 80070c0:	6023      	str	r3, [r4, #0]
 80070c2:	bd38      	pop	{r3, r4, r5, pc}
 80070c4:	20000ae4 	.word	0x20000ae4

080070c8 <_sbrk_r>:
 80070c8:	b538      	push	{r3, r4, r5, lr}
 80070ca:	4d06      	ldr	r5, [pc, #24]	; (80070e4 <_sbrk_r+0x1c>)
 80070cc:	2300      	movs	r3, #0
 80070ce:	4604      	mov	r4, r0
 80070d0:	4608      	mov	r0, r1
 80070d2:	602b      	str	r3, [r5, #0]
 80070d4:	f7fa fc86 	bl	80019e4 <_sbrk>
 80070d8:	1c43      	adds	r3, r0, #1
 80070da:	d102      	bne.n	80070e2 <_sbrk_r+0x1a>
 80070dc:	682b      	ldr	r3, [r5, #0]
 80070de:	b103      	cbz	r3, 80070e2 <_sbrk_r+0x1a>
 80070e0:	6023      	str	r3, [r4, #0]
 80070e2:	bd38      	pop	{r3, r4, r5, pc}
 80070e4:	20000ae4 	.word	0x20000ae4

080070e8 <memcpy>:
 80070e8:	440a      	add	r2, r1
 80070ea:	4291      	cmp	r1, r2
 80070ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80070f0:	d100      	bne.n	80070f4 <memcpy+0xc>
 80070f2:	4770      	bx	lr
 80070f4:	b510      	push	{r4, lr}
 80070f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80070fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80070fe:	4291      	cmp	r1, r2
 8007100:	d1f9      	bne.n	80070f6 <memcpy+0xe>
 8007102:	bd10      	pop	{r4, pc}

08007104 <__assert_func>:
 8007104:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007106:	4614      	mov	r4, r2
 8007108:	461a      	mov	r2, r3
 800710a:	4b09      	ldr	r3, [pc, #36]	; (8007130 <__assert_func+0x2c>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4605      	mov	r5, r0
 8007110:	68d8      	ldr	r0, [r3, #12]
 8007112:	b14c      	cbz	r4, 8007128 <__assert_func+0x24>
 8007114:	4b07      	ldr	r3, [pc, #28]	; (8007134 <__assert_func+0x30>)
 8007116:	9100      	str	r1, [sp, #0]
 8007118:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800711c:	4906      	ldr	r1, [pc, #24]	; (8007138 <__assert_func+0x34>)
 800711e:	462b      	mov	r3, r5
 8007120:	f000 f844 	bl	80071ac <fiprintf>
 8007124:	f000 f854 	bl	80071d0 <abort>
 8007128:	4b04      	ldr	r3, [pc, #16]	; (800713c <__assert_func+0x38>)
 800712a:	461c      	mov	r4, r3
 800712c:	e7f3      	b.n	8007116 <__assert_func+0x12>
 800712e:	bf00      	nop
 8007130:	20000064 	.word	0x20000064
 8007134:	0800776e 	.word	0x0800776e
 8007138:	0800777b 	.word	0x0800777b
 800713c:	080077a9 	.word	0x080077a9

08007140 <_calloc_r>:
 8007140:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007142:	fba1 2402 	umull	r2, r4, r1, r2
 8007146:	b94c      	cbnz	r4, 800715c <_calloc_r+0x1c>
 8007148:	4611      	mov	r1, r2
 800714a:	9201      	str	r2, [sp, #4]
 800714c:	f7ff fa82 	bl	8006654 <_malloc_r>
 8007150:	9a01      	ldr	r2, [sp, #4]
 8007152:	4605      	mov	r5, r0
 8007154:	b930      	cbnz	r0, 8007164 <_calloc_r+0x24>
 8007156:	4628      	mov	r0, r5
 8007158:	b003      	add	sp, #12
 800715a:	bd30      	pop	{r4, r5, pc}
 800715c:	220c      	movs	r2, #12
 800715e:	6002      	str	r2, [r0, #0]
 8007160:	2500      	movs	r5, #0
 8007162:	e7f8      	b.n	8007156 <_calloc_r+0x16>
 8007164:	4621      	mov	r1, r4
 8007166:	f7fe fb07 	bl	8005778 <memset>
 800716a:	e7f4      	b.n	8007156 <_calloc_r+0x16>

0800716c <__ascii_mbtowc>:
 800716c:	b082      	sub	sp, #8
 800716e:	b901      	cbnz	r1, 8007172 <__ascii_mbtowc+0x6>
 8007170:	a901      	add	r1, sp, #4
 8007172:	b142      	cbz	r2, 8007186 <__ascii_mbtowc+0x1a>
 8007174:	b14b      	cbz	r3, 800718a <__ascii_mbtowc+0x1e>
 8007176:	7813      	ldrb	r3, [r2, #0]
 8007178:	600b      	str	r3, [r1, #0]
 800717a:	7812      	ldrb	r2, [r2, #0]
 800717c:	1e10      	subs	r0, r2, #0
 800717e:	bf18      	it	ne
 8007180:	2001      	movne	r0, #1
 8007182:	b002      	add	sp, #8
 8007184:	4770      	bx	lr
 8007186:	4610      	mov	r0, r2
 8007188:	e7fb      	b.n	8007182 <__ascii_mbtowc+0x16>
 800718a:	f06f 0001 	mvn.w	r0, #1
 800718e:	e7f8      	b.n	8007182 <__ascii_mbtowc+0x16>

08007190 <__ascii_wctomb>:
 8007190:	b149      	cbz	r1, 80071a6 <__ascii_wctomb+0x16>
 8007192:	2aff      	cmp	r2, #255	; 0xff
 8007194:	bf85      	ittet	hi
 8007196:	238a      	movhi	r3, #138	; 0x8a
 8007198:	6003      	strhi	r3, [r0, #0]
 800719a:	700a      	strbls	r2, [r1, #0]
 800719c:	f04f 30ff 	movhi.w	r0, #4294967295
 80071a0:	bf98      	it	ls
 80071a2:	2001      	movls	r0, #1
 80071a4:	4770      	bx	lr
 80071a6:	4608      	mov	r0, r1
 80071a8:	4770      	bx	lr
	...

080071ac <fiprintf>:
 80071ac:	b40e      	push	{r1, r2, r3}
 80071ae:	b503      	push	{r0, r1, lr}
 80071b0:	4601      	mov	r1, r0
 80071b2:	ab03      	add	r3, sp, #12
 80071b4:	4805      	ldr	r0, [pc, #20]	; (80071cc <fiprintf+0x20>)
 80071b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80071ba:	6800      	ldr	r0, [r0, #0]
 80071bc:	9301      	str	r3, [sp, #4]
 80071be:	f000 f837 	bl	8007230 <_vfiprintf_r>
 80071c2:	b002      	add	sp, #8
 80071c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80071c8:	b003      	add	sp, #12
 80071ca:	4770      	bx	lr
 80071cc:	20000064 	.word	0x20000064

080071d0 <abort>:
 80071d0:	b508      	push	{r3, lr}
 80071d2:	2006      	movs	r0, #6
 80071d4:	f000 f96e 	bl	80074b4 <raise>
 80071d8:	2001      	movs	r0, #1
 80071da:	f7fa fb8b 	bl	80018f4 <_exit>

080071de <__sfputc_r>:
 80071de:	6893      	ldr	r3, [r2, #8]
 80071e0:	3b01      	subs	r3, #1
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	b410      	push	{r4}
 80071e6:	6093      	str	r3, [r2, #8]
 80071e8:	da08      	bge.n	80071fc <__sfputc_r+0x1e>
 80071ea:	6994      	ldr	r4, [r2, #24]
 80071ec:	42a3      	cmp	r3, r4
 80071ee:	db01      	blt.n	80071f4 <__sfputc_r+0x16>
 80071f0:	290a      	cmp	r1, #10
 80071f2:	d103      	bne.n	80071fc <__sfputc_r+0x1e>
 80071f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80071f8:	f7fe ba29 	b.w	800564e <__swbuf_r>
 80071fc:	6813      	ldr	r3, [r2, #0]
 80071fe:	1c58      	adds	r0, r3, #1
 8007200:	6010      	str	r0, [r2, #0]
 8007202:	7019      	strb	r1, [r3, #0]
 8007204:	4608      	mov	r0, r1
 8007206:	f85d 4b04 	ldr.w	r4, [sp], #4
 800720a:	4770      	bx	lr

0800720c <__sfputs_r>:
 800720c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800720e:	4606      	mov	r6, r0
 8007210:	460f      	mov	r7, r1
 8007212:	4614      	mov	r4, r2
 8007214:	18d5      	adds	r5, r2, r3
 8007216:	42ac      	cmp	r4, r5
 8007218:	d101      	bne.n	800721e <__sfputs_r+0x12>
 800721a:	2000      	movs	r0, #0
 800721c:	e007      	b.n	800722e <__sfputs_r+0x22>
 800721e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007222:	463a      	mov	r2, r7
 8007224:	4630      	mov	r0, r6
 8007226:	f7ff ffda 	bl	80071de <__sfputc_r>
 800722a:	1c43      	adds	r3, r0, #1
 800722c:	d1f3      	bne.n	8007216 <__sfputs_r+0xa>
 800722e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007230 <_vfiprintf_r>:
 8007230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007234:	460d      	mov	r5, r1
 8007236:	b09d      	sub	sp, #116	; 0x74
 8007238:	4614      	mov	r4, r2
 800723a:	4698      	mov	r8, r3
 800723c:	4606      	mov	r6, r0
 800723e:	b118      	cbz	r0, 8007248 <_vfiprintf_r+0x18>
 8007240:	6a03      	ldr	r3, [r0, #32]
 8007242:	b90b      	cbnz	r3, 8007248 <_vfiprintf_r+0x18>
 8007244:	f7fe f92e 	bl	80054a4 <__sinit>
 8007248:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800724a:	07d9      	lsls	r1, r3, #31
 800724c:	d405      	bmi.n	800725a <_vfiprintf_r+0x2a>
 800724e:	89ab      	ldrh	r3, [r5, #12]
 8007250:	059a      	lsls	r2, r3, #22
 8007252:	d402      	bmi.n	800725a <_vfiprintf_r+0x2a>
 8007254:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007256:	f7fe fb0c 	bl	8005872 <__retarget_lock_acquire_recursive>
 800725a:	89ab      	ldrh	r3, [r5, #12]
 800725c:	071b      	lsls	r3, r3, #28
 800725e:	d501      	bpl.n	8007264 <_vfiprintf_r+0x34>
 8007260:	692b      	ldr	r3, [r5, #16]
 8007262:	b99b      	cbnz	r3, 800728c <_vfiprintf_r+0x5c>
 8007264:	4629      	mov	r1, r5
 8007266:	4630      	mov	r0, r6
 8007268:	f7fe fa2e 	bl	80056c8 <__swsetup_r>
 800726c:	b170      	cbz	r0, 800728c <_vfiprintf_r+0x5c>
 800726e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007270:	07dc      	lsls	r4, r3, #31
 8007272:	d504      	bpl.n	800727e <_vfiprintf_r+0x4e>
 8007274:	f04f 30ff 	mov.w	r0, #4294967295
 8007278:	b01d      	add	sp, #116	; 0x74
 800727a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800727e:	89ab      	ldrh	r3, [r5, #12]
 8007280:	0598      	lsls	r0, r3, #22
 8007282:	d4f7      	bmi.n	8007274 <_vfiprintf_r+0x44>
 8007284:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007286:	f7fe faf5 	bl	8005874 <__retarget_lock_release_recursive>
 800728a:	e7f3      	b.n	8007274 <_vfiprintf_r+0x44>
 800728c:	2300      	movs	r3, #0
 800728e:	9309      	str	r3, [sp, #36]	; 0x24
 8007290:	2320      	movs	r3, #32
 8007292:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007296:	f8cd 800c 	str.w	r8, [sp, #12]
 800729a:	2330      	movs	r3, #48	; 0x30
 800729c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007450 <_vfiprintf_r+0x220>
 80072a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80072a4:	f04f 0901 	mov.w	r9, #1
 80072a8:	4623      	mov	r3, r4
 80072aa:	469a      	mov	sl, r3
 80072ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072b0:	b10a      	cbz	r2, 80072b6 <_vfiprintf_r+0x86>
 80072b2:	2a25      	cmp	r2, #37	; 0x25
 80072b4:	d1f9      	bne.n	80072aa <_vfiprintf_r+0x7a>
 80072b6:	ebba 0b04 	subs.w	fp, sl, r4
 80072ba:	d00b      	beq.n	80072d4 <_vfiprintf_r+0xa4>
 80072bc:	465b      	mov	r3, fp
 80072be:	4622      	mov	r2, r4
 80072c0:	4629      	mov	r1, r5
 80072c2:	4630      	mov	r0, r6
 80072c4:	f7ff ffa2 	bl	800720c <__sfputs_r>
 80072c8:	3001      	adds	r0, #1
 80072ca:	f000 80a9 	beq.w	8007420 <_vfiprintf_r+0x1f0>
 80072ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072d0:	445a      	add	r2, fp
 80072d2:	9209      	str	r2, [sp, #36]	; 0x24
 80072d4:	f89a 3000 	ldrb.w	r3, [sl]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	f000 80a1 	beq.w	8007420 <_vfiprintf_r+0x1f0>
 80072de:	2300      	movs	r3, #0
 80072e0:	f04f 32ff 	mov.w	r2, #4294967295
 80072e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80072e8:	f10a 0a01 	add.w	sl, sl, #1
 80072ec:	9304      	str	r3, [sp, #16]
 80072ee:	9307      	str	r3, [sp, #28]
 80072f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80072f4:	931a      	str	r3, [sp, #104]	; 0x68
 80072f6:	4654      	mov	r4, sl
 80072f8:	2205      	movs	r2, #5
 80072fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072fe:	4854      	ldr	r0, [pc, #336]	; (8007450 <_vfiprintf_r+0x220>)
 8007300:	f7f8 ff76 	bl	80001f0 <memchr>
 8007304:	9a04      	ldr	r2, [sp, #16]
 8007306:	b9d8      	cbnz	r0, 8007340 <_vfiprintf_r+0x110>
 8007308:	06d1      	lsls	r1, r2, #27
 800730a:	bf44      	itt	mi
 800730c:	2320      	movmi	r3, #32
 800730e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007312:	0713      	lsls	r3, r2, #28
 8007314:	bf44      	itt	mi
 8007316:	232b      	movmi	r3, #43	; 0x2b
 8007318:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800731c:	f89a 3000 	ldrb.w	r3, [sl]
 8007320:	2b2a      	cmp	r3, #42	; 0x2a
 8007322:	d015      	beq.n	8007350 <_vfiprintf_r+0x120>
 8007324:	9a07      	ldr	r2, [sp, #28]
 8007326:	4654      	mov	r4, sl
 8007328:	2000      	movs	r0, #0
 800732a:	f04f 0c0a 	mov.w	ip, #10
 800732e:	4621      	mov	r1, r4
 8007330:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007334:	3b30      	subs	r3, #48	; 0x30
 8007336:	2b09      	cmp	r3, #9
 8007338:	d94d      	bls.n	80073d6 <_vfiprintf_r+0x1a6>
 800733a:	b1b0      	cbz	r0, 800736a <_vfiprintf_r+0x13a>
 800733c:	9207      	str	r2, [sp, #28]
 800733e:	e014      	b.n	800736a <_vfiprintf_r+0x13a>
 8007340:	eba0 0308 	sub.w	r3, r0, r8
 8007344:	fa09 f303 	lsl.w	r3, r9, r3
 8007348:	4313      	orrs	r3, r2
 800734a:	9304      	str	r3, [sp, #16]
 800734c:	46a2      	mov	sl, r4
 800734e:	e7d2      	b.n	80072f6 <_vfiprintf_r+0xc6>
 8007350:	9b03      	ldr	r3, [sp, #12]
 8007352:	1d19      	adds	r1, r3, #4
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	9103      	str	r1, [sp, #12]
 8007358:	2b00      	cmp	r3, #0
 800735a:	bfbb      	ittet	lt
 800735c:	425b      	neglt	r3, r3
 800735e:	f042 0202 	orrlt.w	r2, r2, #2
 8007362:	9307      	strge	r3, [sp, #28]
 8007364:	9307      	strlt	r3, [sp, #28]
 8007366:	bfb8      	it	lt
 8007368:	9204      	strlt	r2, [sp, #16]
 800736a:	7823      	ldrb	r3, [r4, #0]
 800736c:	2b2e      	cmp	r3, #46	; 0x2e
 800736e:	d10c      	bne.n	800738a <_vfiprintf_r+0x15a>
 8007370:	7863      	ldrb	r3, [r4, #1]
 8007372:	2b2a      	cmp	r3, #42	; 0x2a
 8007374:	d134      	bne.n	80073e0 <_vfiprintf_r+0x1b0>
 8007376:	9b03      	ldr	r3, [sp, #12]
 8007378:	1d1a      	adds	r2, r3, #4
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	9203      	str	r2, [sp, #12]
 800737e:	2b00      	cmp	r3, #0
 8007380:	bfb8      	it	lt
 8007382:	f04f 33ff 	movlt.w	r3, #4294967295
 8007386:	3402      	adds	r4, #2
 8007388:	9305      	str	r3, [sp, #20]
 800738a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007460 <_vfiprintf_r+0x230>
 800738e:	7821      	ldrb	r1, [r4, #0]
 8007390:	2203      	movs	r2, #3
 8007392:	4650      	mov	r0, sl
 8007394:	f7f8 ff2c 	bl	80001f0 <memchr>
 8007398:	b138      	cbz	r0, 80073aa <_vfiprintf_r+0x17a>
 800739a:	9b04      	ldr	r3, [sp, #16]
 800739c:	eba0 000a 	sub.w	r0, r0, sl
 80073a0:	2240      	movs	r2, #64	; 0x40
 80073a2:	4082      	lsls	r2, r0
 80073a4:	4313      	orrs	r3, r2
 80073a6:	3401      	adds	r4, #1
 80073a8:	9304      	str	r3, [sp, #16]
 80073aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073ae:	4829      	ldr	r0, [pc, #164]	; (8007454 <_vfiprintf_r+0x224>)
 80073b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80073b4:	2206      	movs	r2, #6
 80073b6:	f7f8 ff1b 	bl	80001f0 <memchr>
 80073ba:	2800      	cmp	r0, #0
 80073bc:	d03f      	beq.n	800743e <_vfiprintf_r+0x20e>
 80073be:	4b26      	ldr	r3, [pc, #152]	; (8007458 <_vfiprintf_r+0x228>)
 80073c0:	bb1b      	cbnz	r3, 800740a <_vfiprintf_r+0x1da>
 80073c2:	9b03      	ldr	r3, [sp, #12]
 80073c4:	3307      	adds	r3, #7
 80073c6:	f023 0307 	bic.w	r3, r3, #7
 80073ca:	3308      	adds	r3, #8
 80073cc:	9303      	str	r3, [sp, #12]
 80073ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073d0:	443b      	add	r3, r7
 80073d2:	9309      	str	r3, [sp, #36]	; 0x24
 80073d4:	e768      	b.n	80072a8 <_vfiprintf_r+0x78>
 80073d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80073da:	460c      	mov	r4, r1
 80073dc:	2001      	movs	r0, #1
 80073de:	e7a6      	b.n	800732e <_vfiprintf_r+0xfe>
 80073e0:	2300      	movs	r3, #0
 80073e2:	3401      	adds	r4, #1
 80073e4:	9305      	str	r3, [sp, #20]
 80073e6:	4619      	mov	r1, r3
 80073e8:	f04f 0c0a 	mov.w	ip, #10
 80073ec:	4620      	mov	r0, r4
 80073ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80073f2:	3a30      	subs	r2, #48	; 0x30
 80073f4:	2a09      	cmp	r2, #9
 80073f6:	d903      	bls.n	8007400 <_vfiprintf_r+0x1d0>
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d0c6      	beq.n	800738a <_vfiprintf_r+0x15a>
 80073fc:	9105      	str	r1, [sp, #20]
 80073fe:	e7c4      	b.n	800738a <_vfiprintf_r+0x15a>
 8007400:	fb0c 2101 	mla	r1, ip, r1, r2
 8007404:	4604      	mov	r4, r0
 8007406:	2301      	movs	r3, #1
 8007408:	e7f0      	b.n	80073ec <_vfiprintf_r+0x1bc>
 800740a:	ab03      	add	r3, sp, #12
 800740c:	9300      	str	r3, [sp, #0]
 800740e:	462a      	mov	r2, r5
 8007410:	4b12      	ldr	r3, [pc, #72]	; (800745c <_vfiprintf_r+0x22c>)
 8007412:	a904      	add	r1, sp, #16
 8007414:	4630      	mov	r0, r6
 8007416:	f7fd fbf3 	bl	8004c00 <_printf_float>
 800741a:	4607      	mov	r7, r0
 800741c:	1c78      	adds	r0, r7, #1
 800741e:	d1d6      	bne.n	80073ce <_vfiprintf_r+0x19e>
 8007420:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007422:	07d9      	lsls	r1, r3, #31
 8007424:	d405      	bmi.n	8007432 <_vfiprintf_r+0x202>
 8007426:	89ab      	ldrh	r3, [r5, #12]
 8007428:	059a      	lsls	r2, r3, #22
 800742a:	d402      	bmi.n	8007432 <_vfiprintf_r+0x202>
 800742c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800742e:	f7fe fa21 	bl	8005874 <__retarget_lock_release_recursive>
 8007432:	89ab      	ldrh	r3, [r5, #12]
 8007434:	065b      	lsls	r3, r3, #25
 8007436:	f53f af1d 	bmi.w	8007274 <_vfiprintf_r+0x44>
 800743a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800743c:	e71c      	b.n	8007278 <_vfiprintf_r+0x48>
 800743e:	ab03      	add	r3, sp, #12
 8007440:	9300      	str	r3, [sp, #0]
 8007442:	462a      	mov	r2, r5
 8007444:	4b05      	ldr	r3, [pc, #20]	; (800745c <_vfiprintf_r+0x22c>)
 8007446:	a904      	add	r1, sp, #16
 8007448:	4630      	mov	r0, r6
 800744a:	f7fd fe7d 	bl	8005148 <_printf_i>
 800744e:	e7e4      	b.n	800741a <_vfiprintf_r+0x1ea>
 8007450:	080078ab 	.word	0x080078ab
 8007454:	080078b5 	.word	0x080078b5
 8007458:	08004c01 	.word	0x08004c01
 800745c:	0800720d 	.word	0x0800720d
 8007460:	080078b1 	.word	0x080078b1

08007464 <_raise_r>:
 8007464:	291f      	cmp	r1, #31
 8007466:	b538      	push	{r3, r4, r5, lr}
 8007468:	4604      	mov	r4, r0
 800746a:	460d      	mov	r5, r1
 800746c:	d904      	bls.n	8007478 <_raise_r+0x14>
 800746e:	2316      	movs	r3, #22
 8007470:	6003      	str	r3, [r0, #0]
 8007472:	f04f 30ff 	mov.w	r0, #4294967295
 8007476:	bd38      	pop	{r3, r4, r5, pc}
 8007478:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800747a:	b112      	cbz	r2, 8007482 <_raise_r+0x1e>
 800747c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007480:	b94b      	cbnz	r3, 8007496 <_raise_r+0x32>
 8007482:	4620      	mov	r0, r4
 8007484:	f000 f830 	bl	80074e8 <_getpid_r>
 8007488:	462a      	mov	r2, r5
 800748a:	4601      	mov	r1, r0
 800748c:	4620      	mov	r0, r4
 800748e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007492:	f000 b817 	b.w	80074c4 <_kill_r>
 8007496:	2b01      	cmp	r3, #1
 8007498:	d00a      	beq.n	80074b0 <_raise_r+0x4c>
 800749a:	1c59      	adds	r1, r3, #1
 800749c:	d103      	bne.n	80074a6 <_raise_r+0x42>
 800749e:	2316      	movs	r3, #22
 80074a0:	6003      	str	r3, [r0, #0]
 80074a2:	2001      	movs	r0, #1
 80074a4:	e7e7      	b.n	8007476 <_raise_r+0x12>
 80074a6:	2400      	movs	r4, #0
 80074a8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80074ac:	4628      	mov	r0, r5
 80074ae:	4798      	blx	r3
 80074b0:	2000      	movs	r0, #0
 80074b2:	e7e0      	b.n	8007476 <_raise_r+0x12>

080074b4 <raise>:
 80074b4:	4b02      	ldr	r3, [pc, #8]	; (80074c0 <raise+0xc>)
 80074b6:	4601      	mov	r1, r0
 80074b8:	6818      	ldr	r0, [r3, #0]
 80074ba:	f7ff bfd3 	b.w	8007464 <_raise_r>
 80074be:	bf00      	nop
 80074c0:	20000064 	.word	0x20000064

080074c4 <_kill_r>:
 80074c4:	b538      	push	{r3, r4, r5, lr}
 80074c6:	4d07      	ldr	r5, [pc, #28]	; (80074e4 <_kill_r+0x20>)
 80074c8:	2300      	movs	r3, #0
 80074ca:	4604      	mov	r4, r0
 80074cc:	4608      	mov	r0, r1
 80074ce:	4611      	mov	r1, r2
 80074d0:	602b      	str	r3, [r5, #0]
 80074d2:	f7fa f9ff 	bl	80018d4 <_kill>
 80074d6:	1c43      	adds	r3, r0, #1
 80074d8:	d102      	bne.n	80074e0 <_kill_r+0x1c>
 80074da:	682b      	ldr	r3, [r5, #0]
 80074dc:	b103      	cbz	r3, 80074e0 <_kill_r+0x1c>
 80074de:	6023      	str	r3, [r4, #0]
 80074e0:	bd38      	pop	{r3, r4, r5, pc}
 80074e2:	bf00      	nop
 80074e4:	20000ae4 	.word	0x20000ae4

080074e8 <_getpid_r>:
 80074e8:	f7fa b9ec 	b.w	80018c4 <_getpid>

080074ec <_init>:
 80074ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ee:	bf00      	nop
 80074f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074f2:	bc08      	pop	{r3}
 80074f4:	469e      	mov	lr, r3
 80074f6:	4770      	bx	lr

080074f8 <_fini>:
 80074f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074fa:	bf00      	nop
 80074fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074fe:	bc08      	pop	{r3}
 8007500:	469e      	mov	lr, r3
 8007502:	4770      	bx	lr
