#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7f98aaf259f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f98aaf1ead0 .scope module, "send_tx_tb" "send_tx_tb" 3 3;
 .timescale -9 -12;
v0x7f98aaf369e0_0 .var "clk", 0 0;
v0x7f98aaf36a70_0 .var "reset", 0 0;
v0x7f98aaf36b00_0 .net "tx", 0 0, L_0x7f98aaf36c40;  1 drivers
S_0x7f98aaf1e770 .scope module, "transmitTest" "sending_tx" 3 7, 4 1 0, S_0x7f98aaf1ead0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "tx";
v0x7f98aaf36490_0 .net "baud_clk", 0 0, L_0x7f98aaf36bd0;  1 drivers
v0x7f98aaf36530_0 .net "clk", 0 0, v0x7f98aaf369e0_0;  1 drivers
v0x7f98aaf36610_0 .net "reset", 0 0, v0x7f98aaf36a70_0;  1 drivers
v0x7f98aaf366e0_0 .net "test_letter", 7 0, v0x7f98aaf34f40_0;  1 drivers
v0x7f98aaf367b0_0 .net "tx", 0 0, L_0x7f98aaf36c40;  alias, 1 drivers
v0x7f98aaf36880_0 .net "tx_valid", 0 0, v0x7f98aaf350f0_0;  1 drivers
v0x7f98aaf36950_0 .net "uart_tx_busy", 0 0, L_0x7f98aaf36cd0;  1 drivers
L_0x7f98aaf36df0 .reduce/nor L_0x7f98aaf36cd0;
S_0x7f98aaf091b0 .scope module, "getting_gcode" "gcode_sender" 4 29, 5 1 0, S_0x7f98aaf1e770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "baud_clk";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "tx_ready";
    .port_info 4 /OUTPUT 1 "tx_valid";
    .port_info 5 /OUTPUT 8 "tx_data";
v0x7f98aaf24f00_0 .net "baud_clk", 0 0, L_0x7f98aaf36bd0;  alias, 1 drivers
v0x7f98aaf34a80_0 .net "clk", 0 0, v0x7f98aaf369e0_0;  alias, 1 drivers
v0x7f98aaf34b20_0 .var "first_cycle", 0 0;
v0x7f98aaf34bd0 .array "gcode_bytes", 17 0, 7 0;
v0x7f98aaf34c70_0 .var "index", 5 0;
v0x7f98aaf34d60_0 .var "prev_ready", 0 0;
v0x7f98aaf34e00_0 .net "reset", 0 0, v0x7f98aaf36a70_0;  alias, 1 drivers
v0x7f98aaf34ea0_0 .var "see_ready", 0 0;
v0x7f98aaf34f40_0 .var "tx_data", 7 0;
v0x7f98aaf35050_0 .net "tx_ready", 0 0, L_0x7f98aaf36df0;  1 drivers
v0x7f98aaf350f0_0 .var "tx_valid", 0 0;
E_0x7f98aaf1e8e0 .event posedge, v0x7f98aaf24f00_0;
E_0x7f98aaf1f150 .event posedge, v0x7f98aaf34a80_0;
S_0x7f98aaf35220 .scope module, "uut" "uart_transmit" 4 14, 6 1 0, S_0x7f98aaf1e770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "tx_send";
    .port_info 3 /OUTPUT 1 "tx_busy";
    .port_info 4 /INPUT 1 "tx_start";
    .port_info 5 /INPUT 8 "tx_data";
    .port_info 6 /OUTPUT 1 "baud_clk";
P_0x7f98aaf353e0 .param/l "BAUD_RT" 0 6 3, +C4<00000000000000011100001000000000>;
P_0x7f98aaf35420 .param/l "CLK_HZ" 0 6 2, +C4<00000101111101011110000100000000>;
P_0x7f98aaf35460 .param/l "COUNT_CYC_BITS" 1 6 15, +C4<00000000000000000000000000001001>;
P_0x7f98aaf354a0 .param/l "CYCLES_PER_BIT" 1 6 14, +C4<0000000000000000000000000000000000000000000000000000000110110010>;
P_0x7f98aaf354e0 .param/l "DATA" 1 6 29, C4<10>;
P_0x7f98aaf35520 .param/l "DATA_BITS" 0 6 4, +C4<00000000000000000000000000001000>;
P_0x7f98aaf35560 .param/l "IDLE" 1 6 27, C4<00>;
P_0x7f98aaf355a0 .param/l "START" 1 6 28, C4<01>;
P_0x7f98aaf355e0 .param/l "STOP" 1 6 30, C4<11>;
L_0x7f98aaf36bd0 .functor BUFZ 1, v0x7f98aaf35a40_0, C4<0>, C4<0>, C4<0>;
L_0x7f98aaf36c40 .functor BUFZ 1, v0x7f98aaf36250_0, C4<0>, C4<0>, C4<0>;
v0x7f98aaf35a40_0 .var "BAUD_CLK", 0 0;
L_0x7f98aba63008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f98aaf35af0_0 .net/2u *"_ivl_4", 1 0, L_0x7f98aba63008;  1 drivers
v0x7f98aaf35ba0_0 .net "baud_clk", 0 0, L_0x7f98aaf36bd0;  alias, 1 drivers
v0x7f98aaf35c70_0 .var "bit_counter", 3 0;
v0x7f98aaf35d00_0 .net "clk", 0 0, v0x7f98aaf369e0_0;  alias, 1 drivers
v0x7f98aaf35dd0_0 .var "cycle_counter", 8 0;
v0x7f98aaf35e70_0 .net "reset", 0 0, v0x7f98aaf36a70_0;  alias, 1 drivers
v0x7f98aaf35f20_0 .var "shifted_data", 7 0;
v0x7f98aaf35fc0_0 .var "state", 1 0;
v0x7f98aaf360f0_0 .net "tx_busy", 0 0, L_0x7f98aaf36cd0;  alias, 1 drivers
v0x7f98aaf36190_0 .net "tx_data", 7 0, v0x7f98aaf34f40_0;  alias, 1 drivers
v0x7f98aaf36250_0 .var "tx_sdata", 0 0;
v0x7f98aaf362e0_0 .net "tx_send", 0 0, L_0x7f98aaf36c40;  alias, 1 drivers
v0x7f98aaf36370_0 .net "tx_start", 0 0, v0x7f98aaf350f0_0;  alias, 1 drivers
E_0x7f98aaf359f0 .event posedge, v0x7f98aaf35a40_0;
L_0x7f98aaf36cd0 .cmp/ne 2, v0x7f98aaf35fc0_0, L_0x7f98aba63008;
    .scope S_0x7f98aaf35220;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98aaf35a40_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7f98aaf35dd0_0, 0, 9;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f98aaf35fc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98aaf36250_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0x7f98aaf35220;
T_1 ;
    %wait E_0x7f98aaf1f150;
    %load/vec4 v0x7f98aaf35dd0_0;
    %pad/u 64;
    %cmpi/u 434, 0, 64;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0x7f98aaf35dd0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7f98aaf35dd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f98aaf35dd0_0, 0;
    %load/vec4 v0x7f98aaf35a40_0;
    %inv;
    %store/vec4 v0x7f98aaf35a40_0, 0, 1;
T_1.1 ;
    %load/vec4 v0x7f98aaf35e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f98aaf35dd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f98aaf35c70_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f98aaf35220;
T_2 ;
    %wait E_0x7f98aaf359f0;
    %load/vec4 v0x7f98aaf35fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7f98aaf35dd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f98aaf35c70_0, 0;
    %load/vec4 v0x7f98aaf36370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x7f98aaf36190_0;
    %assign/vec4 v0x7f98aaf35f20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f98aaf35fc0_0, 0;
T_2.5 ;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f98aaf36250_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f98aaf35fc0_0, 0;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x7f98aaf35f20_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7f98aaf36250_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f98aaf35f20_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f98aaf35f20_0, 0;
    %load/vec4 v0x7f98aaf35c70_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f98aaf35fc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f98aaf35c70_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x7f98aaf35c70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f98aaf35c70_0, 0;
T_2.8 ;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f98aaf36250_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f98aaf35fc0_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f98aaf091b0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98aaf34b20_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x7f98aaf091b0;
T_4 ;
    %pushi/vec4 71, 0, 8; draw_string_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f98aaf34bd0, 4, 0;
    %pushi/vec4 57, 0, 8; draw_string_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f98aaf34bd0, 4, 0;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f98aaf34bd0, 4, 0;
    %pushi/vec4 10, 0, 8; draw_string_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f98aaf34bd0, 4, 0;
    %pushi/vec4 71, 0, 8; draw_string_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f98aaf34bd0, 4, 0;
    %pushi/vec4 50, 0, 8; draw_string_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f98aaf34bd0, 4, 0;
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f98aaf34bd0, 4, 0;
    %pushi/vec4 10, 0, 8; draw_string_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f98aaf34bd0, 4, 0;
    %pushi/vec4 71, 0, 8; draw_string_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f98aaf34bd0, 4, 0;
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f98aaf34bd0, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f98aaf34bd0, 4, 0;
    %pushi/vec4 88, 0, 8; draw_string_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f98aaf34bd0, 4, 0;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f98aaf34bd0, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f98aaf34bd0, 4, 0;
    %pushi/vec4 89, 0, 8; draw_string_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f98aaf34bd0, 4, 0;
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f98aaf34bd0, 4, 0;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f98aaf34bd0, 4, 0;
    %pushi/vec4 10, 0, 8; draw_string_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f98aaf34bd0, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x7f98aaf091b0;
T_5 ;
    %wait E_0x7f98aaf1f150;
    %load/vec4 v0x7f98aaf34e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7f98aaf34c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f98aaf350f0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f98aaf091b0;
T_6 ;
    %wait E_0x7f98aaf1e8e0;
    %load/vec4 v0x7f98aaf35050_0;
    %assign/vec4 v0x7f98aaf34d60_0, 0;
    %load/vec4 v0x7f98aaf34b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7f98aaf35050_0;
    %assign/vec4 v0x7f98aaf34ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f98aaf34b20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f98aaf34d60_0;
    %inv;
    %load/vec4 v0x7f98aaf35050_0;
    %and;
    %assign/vec4 v0x7f98aaf34ea0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f98aaf091b0;
T_7 ;
    %wait E_0x7f98aaf1e8e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f98aaf350f0_0, 0;
    %load/vec4 v0x7f98aaf34e00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x7f98aaf34ea0_0;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 4, v0x7f98aaf34c70_0;
    %load/vec4a v0x7f98aaf34bd0, 4;
    %assign/vec4 v0x7f98aaf34f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f98aaf350f0_0, 0;
    %load/vec4 v0x7f98aaf34c70_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7f98aaf34c70_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f98aaf1ead0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98aaf369e0_0, 0, 1;
T_8.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7f98aaf369e0_0;
    %inv;
    %store/vec4 v0x7f98aaf369e0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x7f98aaf1ead0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f98aaf36a70_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f98aaf36a70_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x7f98aaf1ead0;
T_10 ;
    %delay 1000000000, 0;
    %vpi_call/w 3 20 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7f98aaf1ead0;
T_11 ;
    %vpi_call/w 3 23 "$dumpfile", "sending_tx.vcd" {0 0 0};
    %vpi_call/w 3 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f98aaf1ead0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "send_tx_tb.v";
    "sending_tx.v";
    "gcode_sender.v";
    "uart_transmit.v";
