{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "led_top:u_led_top " "Starting Logic Optimization and Technology Mapping for Partition led_top:u_led_top" {  } { { "../../../User/Verilog/top.v" "u_led_top" { Text "D:/project/fpga_training/User/Verilog/top.v" 98 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 3 1610248746170 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led_top:u_led_top\|next_st.S1 led_top:u_led_top\|next_st.S1~_emulated led_top:u_led_top\|next_st.S1~1 " "Register \"led_top:u_led_top\|next_st.S1\" is converted into an equivalent circuit using register \"led_top:u_led_top\|next_st.S1~_emulated\" and latch \"led_top:u_led_top\|next_st.S1~1\"" {  } { { "../../../User/Verilog/led_top.v" "" { Text "D:/project/fpga_training/User/Verilog/led_top.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 3 1610248746173 "|top|led_top:u_led_top|next_st.S1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led_top:u_led_top\|next_st.S3 led_top:u_led_top\|next_st.S3~_emulated led_top:u_led_top\|next_st.S3~1 " "Register \"led_top:u_led_top\|next_st.S3\" is converted into an equivalent circuit using register \"led_top:u_led_top\|next_st.S3~_emulated\" and latch \"led_top:u_led_top\|next_st.S3~1\"" {  } { { "../../../User/Verilog/led_top.v" "" { Text "D:/project/fpga_training/User/Verilog/led_top.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 3 1610248746173 "|top|led_top:u_led_top|next_st.S3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led_top:u_led_top\|next_st.S2 led_top:u_led_top\|next_st.S2~_emulated led_top:u_led_top\|next_st.S2~1 " "Register \"led_top:u_led_top\|next_st.S2\" is converted into an equivalent circuit using register \"led_top:u_led_top\|next_st.S2~_emulated\" and latch \"led_top:u_led_top\|next_st.S2~1\"" {  } { { "../../../User/Verilog/led_top.v" "" { Text "D:/project/fpga_training/User/Verilog/led_top.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 3 1610248746173 "|top|led_top:u_led_top|next_st.S2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led_top:u_led_top\|next_st.S0 led_top:u_led_top\|next_st.S0~_emulated led_top:u_led_top\|next_st.S0~1 " "Register \"led_top:u_led_top\|next_st.S0\" is converted into an equivalent circuit using register \"led_top:u_led_top\|next_st.S0~_emulated\" and latch \"led_top:u_led_top\|next_st.S0~1\"" {  } { { "../../../User/Verilog/led_top.v" "" { Text "D:/project/fpga_training/User/Verilog/led_top.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 3 1610248746173 "|top|led_top:u_led_top|next_st.S0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led_top:u_led_top\|next_st.S4 led_top:u_led_top\|next_st.S4~_emulated led_top:u_led_top\|next_st.S4~1 " "Register \"led_top:u_led_top\|next_st.S4\" is converted into an equivalent circuit using register \"led_top:u_led_top\|next_st.S4~_emulated\" and latch \"led_top:u_led_top\|next_st.S4~1\"" {  } { { "../../../User/Verilog/led_top.v" "" { Text "D:/project/fpga_training/User/Verilog/led_top.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 3 1610248746173 "|top|led_top:u_led_top|next_st.S4"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 3 1610248746173 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "led_top:u_led_top " "Timing-Driven Synthesis is running on partition \"led_top:u_led_top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 3 1610248746278 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 3 1610248746375 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 3 1610248746375 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 3 1610248746375 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 3 1610248746375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 3 1610248746416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 11:19:06 2021 " "Processing ended: Sun Jan 10 11:19:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 3 1610248746416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 3 1610248746416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 3 1610248746416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 3 1610248746416 ""}
