/*
*
* Copyright (c) 2023 Texas Instruments Incorporated
*
* All rights reserved not granted herein.
*
* Limited License.
*
* Texas Instruments Incorporated grants a world-wide, royalty-free, non-exclusive
* license under copyrights and patents it now or hereafter owns or controls to make,
* have made, use, import, offer to sell and sell ("Utilize") this software subject to the
* terms herein.  With respect to the foregoing patent license, such license is granted
* solely to the extent that any such patent is necessary to Utilize the software alone.
* The patent license shall not apply to any combinations which include this software,
* other than combinations with devices manufactured by or for TI ("TI Devices").
* No hardware patent is licensed hereunder.
*
* Redistributions must preserve existing copyright notices and reproduce this license
* (including the above copyright notice and the disclaimer and (if applicable) source
* code license limitations below) in the documentation and/or other materials provided
* with the distribution
*
* Redistribution and use in binary form, without modification, are permitted provided
* that the following conditions are met:
*
* *       No reverse engineering, decompilation, or disassembly of this software is
* permitted with respect to any software provided in binary form.
*
* *       any redistribution and use are licensed by TI for use only with TI Devices.
*
* *       Nothing shall obligate TI to provide you with source code for the software
* licensed and provided to you in object code.
*
* If software source code is provided to you, modification and redistribution of the
* source code are permitted provided that the following conditions are met:
*
* *       any redistribution and use of the source code, including any resulting derivative
* works, are licensed by TI for use only with TI Devices.
*
* *       any redistribution and use of any object code compiled from the source code
* and any resulting derivative works, are licensed by TI for use only with TI Devices.
*
* Neither the name of Texas Instruments Incorporated nor the names of its suppliers
*
* may be used to endorse or promote products derived from this software without
* specific prior written permission.
*
* DISCLAIMER.
*
* THIS SOFTWARE IS PROVIDED BY TI AND TI'S LICENSORS "AS IS" AND ANY EXPRESS
* OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL TI AND TI'S LICENSORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
* OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
* OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
* OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/

 /**
 *  \file     Eth_Cfg.c
 *
 *  \brief    This file contains generated PostBuild configuration file
 *            for ETH MCAL driver
 */
/*******************************************************************************
    Project         : J7200_Pcfg
    Date            : 2023-02-14 09:12:40
    SW Ver          : 2.1.0
    Module Rele Ver : AUTOSAR 4.3.1 0

    This file is generated by EB Tresos
*******************************************************************************/

/*******************************************************************************
 * Standard Header Files
 ******************************************************************************/
#include "Eth_Cfg.h"

/*******************************************************************************
 * Constants for PostBuild Configuration
 ******************************************************************************/
#define  ETH_START_SEC_CONST_UNSPECIFIED
#include "Eth_MemMap.h"

/**
* \brief Cpsw register configuration
*/
CONST(Eth_CpswConfigType, ETH_VAR_NO_INIT) Eth_CpswCfg[1U] =
{
    {
        /* phyMacAddr           */ 0x40f00200U,
        /* aleAddr              */ 0x4603e000U,
        /* cptsAddr             */ 0x4603d000U,
        /* mdioAddr             */ 0x46000f00U,
        /* ctrlAddr             */ 0x46020000U,
        /* cptsRefClockFreq     */ 1U,
        /* cppiClockFreqHz      */ 333333333U
    }
};

#define  ETH_STOP_SEC_CONST_UNSPECIFIED
#include "Eth_MemMap.h"
#define  ETH_START_SEC_VAR_NO_INIT_UNSPECIFIED_128
#include "Eth_MemMap.h"

/**
 *  \brief Completion queue for egress fifo
 *  @{
 */
VAR(uint64, ETH_VAR_NO_INIT_128) Eth_RingMem_Ctrl_0_Cq_Egress_0[128U];
/* @} */

/**
 *  \brief Completion queue for ingress fifo
 *  @{
 */
VAR(uint64, ETH_VAR_NO_INIT_128) Eth_RingMem_Ctrl_0_Cq_Ingress_0[128U];
/* @} */

/**
 *  \brief Free queue for egress fifo
 *  @{
 */
VAR(uint64, ETH_VAR_NO_INIT_128) Eth_RingMem_Ctrl_0_Fq_Egress_0[128U];
/* @} */

/**
 *  \brief Free queue for ingress fifo
 *  @{
 */
VAR(uint64, ETH_VAR_NO_INIT_128) Eth_RingMem_Ctrl_0_Fq_Ingress_0[128U];
/* @} */

/**
 *  \brief Teardown compleation queue for channel
 *  @{
 */
VAR(uint64, ETH_VAR_NO_INIT_128) Eth_RingMem_Ctrl_0_TdCq_Egress_Ch_0[1U];

VAR(uint64, ETH_VAR_NO_INIT_128) Eth_RingMem_Ctrl_0_TdCq_Ingress_Ch_0[1U];
/* @} */

#define  ETH_STOP_SEC_VAR_NO_INIT_UNSPECIFIED_128
#include "Eth_MemMap.h"

#define  ETH_START_SEC_VAR_NO_INIT_UNSPECIFIED
#include "Eth_MemMap.h"

/**
 *  \brief Dma ring dynamic variable
 */
VAR(Eth_Udma_RingDynType, ETH_VAR_NO_INIT) Eth_RingDyn_Ctrl_0[6U];


#define  ETH_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#include "Eth_MemMap.h"

#define  ETH_START_SEC_VAR_NO_INIT_UNSPECIFIED_128
#include "Eth_MemMap.h"

/**
 *  \brief Egress data buffer memory
 */
VAR(uint8, ETH_VAR_NO_INIT_128) Eth_Ctrl_0_Egress_BufferMem_0[196608U];

/**
 *  \brief Egress DMA descriptor memory
 */
VAR(Eth_DescType, ETH_VAR_NO_INIT_128) Eth_Ctrl_0_Egress_Descriptor_0[128U];

#define  ETH_STOP_SEC_VAR_NO_INIT_UNSPECIFIED_128
#include "Eth_MemMap.h"

#define ETH_START_SEC_VAR_NO_INIT_8
#include "Eth_MemMap.h"

/**
 *  \brief Egress buffer state memory
 */
VAR(uint8, ETH_VAR_NO_INIT) Eth_Ctrl_0_Egress_BufferState_0[128U];

#define ETH_STOP_SEC_VAR_NO_INIT_8
#include "Eth_MemMap.h"

#define  ETH_START_SEC_VAR_NO_INIT_UNSPECIFIED
#include "Eth_MemMap.h"

/**
 *  \brief Egress queue descriptor memory
 */
VAR(Eth_QueueType, ETH_VAR_NO_INIT) Eth_Ctrl_0_Egress_Queue_0[1U];

#define  ETH_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#include "Eth_MemMap.h"

#define  ETH_START_SEC_VAR_NO_INIT_UNSPECIFIED_128
#include "Eth_MemMap.h"

/**
 *  \brief Ingress data buffer memory
 */
VAR(uint8, ETH_VAR_NO_INIT_128) Eth_Ctrl_0_Ingress_BufferMem_0[196608U];

/**
 *  \brief Ingress DMA descriptor memory
 */
VAR(Eth_DescType, ETH_VAR_NO_INIT_128) Eth_Ctrl_0_Ingress_Descriptor_0[128U];

#define  ETH_STOP_SEC_VAR_NO_INIT_UNSPECIFIED_128
#include "Eth_MemMap.h"

#define ETH_START_SEC_VAR_NO_INIT_8
#include "Eth_MemMap.h"

/**
 *  \brief Ingress buffer state memory
 */
VAR(uint8, ETH_VAR_NO_INIT) Eth_Ctrl_0_Ingress_BufferState_0[128U];

#define ETH_STOP_SEC_VAR_NO_INIT_8
#include "Eth_MemMap.h"

#define  ETH_START_SEC_VAR_NO_INIT_UNSPECIFIED
#include "Eth_MemMap.h"

/**
 *  \brief Ingress queue descriptor memory
 */
VAR(Eth_QueueType, ETH_VAR_NO_INIT) Eth_Ctrl_0_Ingress_Queue_0[1U];

#define  ETH_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
#include "Eth_MemMap.h"

#define  ETH_START_SEC_CONST_UNSPECIFIED
#include "Eth_MemMap.h"

/**
 *  \brief Dma Ring configuration
 */
CONST(Eth_Udma_RingCfgType, ETH_VAR_NO_INIT) Eth_Udma_RingCfg_0[6U] =
{
    {
        /* memPtr               */ Eth_RingMem_Ctrl_0_Cq_Egress_0,
        /* hwId                 */ 144U,
        /* size                 */ 128U,
        /* priority             */ 0U
    },
    {
        /* memPtr               */ Eth_RingMem_Ctrl_0_Cq_Ingress_0,
        /* hwId                 */ 145U,
        /* size                 */ 128U,
        /* priority             */ 0U
    },
    {
        /* memPtr               */ Eth_RingMem_Ctrl_0_Fq_Egress_0,
        /* hwId                 */ 28U,
        /* size                 */ 128U,
        /* priority             */ 0U
    },
    {
        /* memPtr               */ Eth_RingMem_Ctrl_0_Fq_Ingress_0,
        /* hwId                 */ 146U,
        /* size                 */ 128U,
        /* priority             */ 0U
    },
    {
        /* memPtr               */ Eth_RingMem_Ctrl_0_TdCq_Egress_Ch_0,
        /* hwId                 */ 147U,
        /* size                 */ 1U,
        /* priority             */ 0U
    },
    {
        /* memPtr               */ Eth_RingMem_Ctrl_0_TdCq_Ingress_Ch_0,
        /* hwId                 */ 148U,
        /* size                 */ 1U,
        /* priority             */ 0U
    },
};


/**
 *  \brief Dma Event configuration
 */
CONST(Eth_Udma_EventCfgType, ETH_VAR_NO_INIT) Eth_EventCfg_Ctrl_0[2U] =
{
    {
        /* coreIntrNum          */ 80U,
        /* virtIntrNum          */ 64U,
        /* IrIntrNum            */ 16U
    },
    {
        /* coreIntrNum          */ 81U,
        /* virtIntrNum          */ 65U,
        /* IrIntrNum            */ 17U
    }
};

/**
 *  \brief Dma Ring Event configuration
 */
CONST(Eth_Udma_RingEventCfgType, ETH_VAR_NO_INIT) Eth_RingEventCfg_Ctrl_0[2U] =
{
    {
        /* ringIdx              */ 0U,
        /* eventIdx             */ 0U,
        /* virtBitNum           */ 0U,
        /* globalEvent          */ 16655U,
        /* srcOffset            */ 0U
    },
    {
        /* ringIdx              */ 1U,
        /* eventIdx             */ 1U,
        /* virtBitNum           */ 0U,
        /* globalEvent          */ 16656U,
        /* srcOffset            */ 0U
    },
};

/**
 *  \brief Dma Egress fifo map to DMA ring configuration
 */
CONST(Eth_FifoRingMapCfgType, ETH_VAR_NO_INIT) Eth_EgressFifoRingMap_Ctrl_0[1U] =
{
    {
        /* ringCqIdx            */ 0U,
        /* ringFqIdx            */ 2U
    },
};

/**
 *  \brief Dma Ingress fifo map to DMA ring configuration
 */
CONST(Eth_FifoRingMapCfgType, ETH_VAR_NO_INIT) Eth_IngressFifoRingMap_Ctrl_0[1U] =
{
    {
        /* cqRingIdx            */ 1U,
        /* fqRingIdx            */ 3U
    },
};

/**
 *  \brief Dma Tx channel configuration
 */
CONST(Eth_ChannelCfgType, ETH_VAR_NO_INIT) Eth_TxChannelCfg_Ctrl_0[1U] =
{
    {
        /* tdCqRingIdx          */ 4U,
        /* chId                 */ 28U
    },
};

/**
 *  \brief Dma Rx channel configuration
 */
CONST(Eth_ChannelCfgType, ETH_VAR_NO_INIT) Eth_RxChannelCfg_Ctrl_0[1U] =
{
    {
        /* tdCqRingIdx          */ 5U,
        /* chId                 */ 28U
    },
};

/**
 *  \brief Dma channel flow configuration
 */
CONST(Eth_ChannelFlowCfgType, ETH_VAR_NO_INIT) Eth_RxFlowCfg_Ctrl_0[1U] =
{
    {
        /* flowNum              */ 1U,
        /* startFlowId          */ 60U
    },
};

/**
 *  \brief Dma flow configuration
 */
CONST(Eth_FlowCfgType, ETH_VAR_NO_INIT) Eth_FlowCfg_Ctrl_0[1U] =
{
    {
        /* cqRingIdx            */ 1U,
        /* fqRingIdx            */ 3U,
        /* flowId               */ 60U
    },
};

/**
 *  \brief Eth Egress fifo configuration
 */
CONST(Eth_FifoHandleType, ETH_VAR_NO_INIT) Eth_FiFoEgressCfg_Ctrl_0[1U] =
{
    {
        /* fifoBufferPtr        */ Eth_Ctrl_0_Egress_BufferMem_0,
        /* descPtr              */ Eth_Ctrl_0_Egress_Descriptor_0,
        /* queuePtr             */ Eth_Ctrl_0_Egress_Queue_0,
        /* bufferState          */ Eth_Ctrl_0_Egress_BufferState_0,
        /* fifoNum              */ 128U,
        /* elemSize             */ 1536U,
        /* totalSize            */ 196608U
    },
};

/**
 *  \brief Eth Ingress fifo configuration
 */
CONST(Eth_FifoHandleType, ETH_VAR_NO_INIT) Eth_FiFoIngressCfg_Ctrl_0[1U] =
{
    {
        /* fifoBufferPtr        */ Eth_Ctrl_0_Ingress_BufferMem_0,
        /* descPtr              */ Eth_Ctrl_0_Ingress_Descriptor_0,
        /* queuePtr             */ Eth_Ctrl_0_Ingress_Queue_0,
        /* bufferState          */ Eth_Ctrl_0_Ingress_BufferState_0,
        /* fifoNum              */ 128U,
        /* elemSize             */ 1536U,
        /* totalSize            */ 196608U
    },
};

/**
 *  \brief Eth DMA configuration
 */
CONST(Eth_Udma_CfgType, ETH_VAR_NO_INIT) Eth_UdmaCfg_Ctrl_0[1U] =
{
    {
        /* eventCfgPtr              */ (Eth_Udma_EventCfgType *)Eth_EventCfg_Ctrl_0,
        /* ringCfgPtr               */ (Eth_Udma_RingCfgType *)Eth_Udma_RingCfg_0,
        /* ringDynPtr               */ (Eth_Udma_RingDynType *)Eth_RingDyn_Ctrl_0,
        /* ringEvenCfgPtr           */ (Eth_Udma_RingEventCfgType *)Eth_RingEventCfg_Ctrl_0,
        /* egressFifoCfgPtr         */ (Eth_FifoHandleType *)Eth_FiFoEgressCfg_Ctrl_0,
        /* ingressFifoCfgPtr        */ (Eth_FifoHandleType *)Eth_FiFoIngressCfg_Ctrl_0,
        /* egressFifoRingMapCfgPtr  */ (Eth_FifoRingMapCfgType *)Eth_EgressFifoRingMap_Ctrl_0,
        /* ingressFifoRingMapCfgPtr */ (Eth_FifoRingMapCfgType *)Eth_IngressFifoRingMap_Ctrl_0,
        /* txChanCfgPtr             */ (Eth_ChannelCfgType *)Eth_TxChannelCfg_Ctrl_0,
        /* rxChanCfgPtr             */ (Eth_ChannelCfgType *)Eth_RxChannelCfg_Ctrl_0,
        /* rxChanFlowCfgPtr         */ (Eth_ChannelFlowCfgType *)Eth_RxFlowCfg_Ctrl_0,
        /* flowCfgPtr               */ (Eth_FlowCfgType *)Eth_FlowCfg_Ctrl_0,
        /* startTxNum               */ 28U,
        /* startRxNum               */ 28U,
        /* totalEventNum            */ 2U,
        /* totalRingNum             */ 6U,
        /* totalRingEventNum        */ 2U,
        /* totalEgressFifoNum       */ 1U,
        /* totalInressFifoNum       */ 1U,
        /* totalTxChanNum           */ 1U,
        /* totalRxChanNum           */ 1U,
        /* totalFlowNum             */ 1U,
        /* txCoreIrq                */ 80U,
        /* rxCoreIrq                */ 81U,
        /* rxMtuLength              */ 1522U
    }
};


/**
 *  \brief Eth dem event configuration
 */
CONST(uint16, ETH_VAR_NO_INIT) Eth_DemEventCfg_0[11u] =
{
    /* E_HARDWARE_ERROR             */ ETH_DEM_NO_EVENT,
    /* E_LATECOLLISION              */ ETH_DEM_NO_EVENT,
    /* E_MULTIPLECOLLISION          */ ETH_DEM_NO_EVENT,
    /* E_SINGLECOLLISION            */ ETH_DEM_NO_EVENT,
    /* E_ALIGNMENT                  */ ETH_DEM_NO_EVENT,
    /* E_OVERSIZEFRAME              */ ETH_DEM_NO_EVENT,
    /* E_UNDERSIZEFRAME             */ ETH_DEM_NO_EVENT,
    /* E_CRC                        */ ETH_DEM_NO_EVENT,
    /* E_RX_FRAMES_LOST             */ ETH_DEM_NO_EVENT,
    /* E_ACCESS                     */ ETH_DEM_NO_EVENT,
    /* E_TX_INTERNAL                */ ETH_DEM_NO_EVENT,
};


/**
 *  \brief Eth controller configuraion
 */
CONST(Eth_ControlerConfigType, ETH_VAR_NO_INIT) EthConfig_0_Controler_0 =
{
    /* ctrlIdx                      */ EthConf_EthCtrlConfig_EthConfig_0,
    /* enetType                     */ ETH_ENETTYPE_CPSW2G,
    /* macPort                      */ ETH_PORT_MAC_PORT_1,
    /* macAddrHigh                  */ 0xaabbccddU,
    /* macAddrLow                   */ 0xeeffU,
    /* useDefaultMac                */ TRUE,
    /* connType                     */ ETH_MAC_CONN_TYPE_RGMII_FORCE_1000_FULL,
    /* loopback                     */ FALSE,
    /* hwLoopTimeout                */ 32000U,
    /* mdioBusFreqHz                */ 2200000U,
    /* mdioOpMode                   */ ETH_MDIO_OPMODE_MANUAL,
    /* enableTxIrq                  */ TRUE,
    /* enableRxIrq                  */ TRUE,
    /* enableCacheOps               */ TRUE,
    /* cacheWbInv                   */ &EthApp_wbInvCache,
    /* cacheWb                      */ &EthApp_wbCache,
    /* cacheInv                     */ &EthApp_invCache,
    /* descCacheWbInv               */ &EthApp_wbInvCache,
    /* descCacheWb                  */ &EthApp_wbCache,
    /* descCacheInv                 */ &EthApp_invCache,
    /* ringCacheWbInv               */ &EthApp_wbInvCache,
    /* ringCacheWb                  */ &EthApp_wbCache,
    /* ringCacheInv                 */ &EthApp_invCache,
    /* enableVirtualMac             */ FALSE,
    /* demEventNum                  */ 11U,
    /* enableRxIrqPacing            */ FALSE,
    /* enableTxIrqPacing            */ FALSE,
    /* totalHwTimerNum              */ 0U,
    /* rxHwTimerIdx                 */ 255U,
    /* txHwTimerIdx                 */ 255U,
    /* virtualMacCfg                */ (Eth_VirtualMacConfigType *)NULL_PTR,
    /* demEventCfg                  */ (uint16 *)Eth_DemEventCfg_0,
    /* cpswCfg                      */ (Eth_CpswConfigType *)Eth_CpswCfg,
    /* dmaCfgPtr                    */ (Eth_Udma_CfgType *)Eth_UdmaCfg_Ctrl_0,
    /* hwTimerCfgPtr                */ (Eth_HwTimerConfigType*)NULL_PTR,
    /* hwTimerDynPtr                */ (boolean*)NULL_PTR
};

/**
 *  \brief Eth controller configuraion set
 */
CONST(Eth_ConfigType, ETH_VAR_NO_INIT) EthConfigSet_0 =
{
    (Eth_ControlerConfigType*)&EthConfig_0_Controler_0
};

#define  ETH_STOP_SEC_CONST_UNSPECIFIED
#include "Eth_MemMap.h"

#define  ETH_START_SEC_VAR_INIT_UNSPECIFIED
#include "Eth_MemMap.h"

/**
 *  \brief Eth  controller configuraion set pointer
 */
P2CONST(Eth_ConfigType, ETH_VAR_NO_INIT, ETH_APPL_CONST) Eth_CfgPtr;

#define  ETH_STOP_SEC_VAR_INIT_UNSPECIFIED
#include "Eth_MemMap.h"

/*******************************************************************************
 *  End of File: Eth_Lcfg.c
 ******************************************************************************/
