Line 5020: [SRCH] UpdateSrchInfo: mode(0), ref_pos(%d -> %d)
Line 5054: [SRCH] UpdateSrchInfo: mode(1), num_cell(%d - > %d)
Line 5076: [SRCH] UpdateSrchInfo: mode(2), old(%d, %d, %d, %02x) -> new(%d, %d, %d)
Line 5095: [SRCH] UpdateSrchInfo: mode(2), (%d) new(%d, %d, %d)
Line 5122: [SRCH] UpdateSrchInfo: mode(2), old(%d, %d, %d, %02x) -> new(%d, %d, %d)
Line 715: [SRCH] InitSrch
Line 4358: [SRCH] DMA: mode(%d), hdr(%d, %d), rtg(0x%08x)
Line 1455: [SRCH] ActiveRat(%d), CurrentStack(%d)
Line 4325: [SRCH] SCD: mode(%d), status(0x%x), intr(%09d), ctrl(0x%x, 0x%x), rtg(0x%08x)
Line 1516: [SRCH] ActiveRat(%d), CurrentStack(%d)
Line 1573: [SRCH] ActiveRat(%d), CurrentStack(%d)
Line 1635: [SRCH] ActiveRat(%d), CurrentStack(%d)
Line 1696: [SRCH] ActiveRat(%d), CurrentStack(%d)
Line 1941: [SRCH] ActiveRat(%d), CurrentStack(%d)
Line 1953: [SRCH] Disable TX_MOD_SHAREDMEM_CLKSEL
Line 2055: [SRCH] PSS: Invalid srch mode (%d)!
Line 2065: [SRCH] ProcPssHisr
Line 3376: [SRCH] PSS peak rate: max(%d), min(%d), rate(%d), max_pid(%d), max_ppos(%d)
Line 2742: [SRCH] ActiveRat(%d), CurrentStack(%d)
Line 2781: [SRCH] DetectSss: mode(%d), pos(%d), ctrl(0x%x, 0x%x), rtg(0x%08x), SrchClkScaleDown(%d), DmReadyCtrlEn(%d), PhaseAngle(0x%x), InitAngle(0x%x)
Line 2480: [SRCH] SetInfInfo: earfcn(%d), num_inf(%d)
Line 4391: [SRCH] %.2d> Corr %.4d Pow %.4x pPos %.5d ePos %.4d Hypo %.1d Gain %x
Line 4412: [SRCH] PSS input data[%04d]: Ant0(%4d, %4d), Ant1(%4d, %4d)
Line 2154: [SRCH] SSS: Invalid srch mode (%d)!
Line 2176: [SRCH] ProcSssHisr
Line 3421: [SRCH]  pCcInfo->path[RTG_SEL_IDX] : %d
Line 3427: [SRCH] scd_frame_position[0] : %d, scd_cell_id: %d, scd_cp_type: %d
Line 3518: [SRCH] SSS m0m1 avg: avg(%d) = sum(%d)/cnt(%d)
Line 4068: [SRCH] CheckHypoValidity(%d)
Line 4079: [SRCH] SortSssResult: mode(%d), m0m1_ratio(0x%x), thr(%d), m0m1_pwr(%d), sss_pwr(%d), cell_id(%d), frame_position(%d)
Line 4104: [SRCH] SortSssResult(IC): m0m1_pwr(%d), acc[srch_info.scd_post_acc](%d), srch_info.sss_candi[i].cp_type(%d), cell_id(%d)
Line 4504: [SRCH] Cid %3d[%04d] Cp %02d Pos %6d Val %4d Pwr %5d Cfo %07d
Line 2209: [SRCH] HALSRCH_4G_ProcPsssDoneHisr. Scd_post_acc=%d
Line 2236: [SRCH] PSSS: Invalid srch mode (%d)!
Line 2245: [SRCH] ProcPsssHisr
Line 3645: [SRCH] HALSRCH_4G_GetPsssResult for sub[%d]: get an invalid result. Force corr to previous index value. k(%d), i(%d), j(%d), corr(%d), pos(%d)
Line 3651: [SRCH] HALSRCH_4G_GetPsssResult for sub[%d]: k(%d), i(%d), j(%d), corr(%d), pos(%d)
Line 3679: [Yun][SRCH] HALSRCH_4G_GetPsssResult: k(%d), i(%d), l(%d), candi_corr(%d), ppos(%d), spos(%d)
Line 3688: [SRCH] PSSS sub(%d) peak rate: max(%d), min(%d), rate(%d)
Line 2831: [SRCH] DetectPsss: Enable Intr_SrchD2DPSSSDone interrupt!, srchMemCtrl(0x%4x), ScdCtrl(0x%4x), ScdBitSelCtrl(0x%4x), Scd4GPssCtrl(0x%4x), Scd4GPssPwrThr(%d), ScdD2DCtrl(0x%4x)
Line 2837: [SRCH] DetectPsss: Enable Intr_SrchD2DPSSSDone interrupt!, ScdD2DPsssHypoPhase0(%d), ScdD2DPsssHypoPhase1(%d), ScdD2DPsssHypoPhase2(%d), Scd4GSrchOprLen(%d)
Line 2842: [SRCH] DetectPsss: Start SCD
Line 2868: [SRCH] ActiveRat(%d), CurrentStack(%d)
Line 2889: [SRCH] DetectPsss: mode(%d), psss(%d), ctrl(0x%x, 0x%x), rtg(0x%08x), SrchClkScaleDown(%d), DmReadyCtrlEn(%d)
Line 2922: [HRCH] HALSRCH_4G_DetectSsss, buf_setpos(%d), num_path(%d)
Line 2944: [HRCH] HALSRCH_4G_DetectSsss, i(%d), cand[i].ppos(%d), cand[i].spos(%d), acc_phase(%d), init_phase(%d), Pid[i](%d)
Line 2952: [SRCH] DetectSsss: Enable Intr_SrchD2DSSSSDone interrupt!, srchMemCtrl(0x%4x), ScdCtrl(0x%4x), ScdBitSelCtrl(0x%4x), Scd4GPssCtrl(0x%4x), Scd4GPssPwrThr(%d), ScdD2DCtrl(0x%4x)
Line 2958: [SRCH] DetectSsss: Enable Intr_SrchD2DSSSSDone interrupt!, ScdD2DSsssHypoPhase0(%d), ScdD2DSsssHypoPhase1(%d), ScdD2DSsssHypoPhase2(%d), Scd4GSrchOprLen(%d)
Line 2962: [SRCH] DetectSsss: Enable Intr_SrchD2DSSSSDone interrupt! FREQ_HYPO_PATH(%d), SCD_D2D_BUFF_POS(%d)
Line 2999: [SRCH] ActiveRat(%d), CurrentStack(%d)
Line 3018: [SRCH] DetectSsss: mode(%d), pos(%d), ctrl(0x%x, 0x%x), rtg(0x%08x), SrchClkScaleDown(%d), DmReadyCtrlEn(%d)
Line 4212: HALSRCH_4G_CombinePsssResult i(%d), corr(%d)
Line 4169: [HRCH] HALSRCH_4G_SortPsssResult, cand[(%d)].spos=%d
Line 4594: [SRCH] %.2d> Corr %.4d Pow %.7d pPos %.5d Hypo %.1d Cfo %3d %3d
Line 4605: [SRCH] PSSS input data: maxdif=%d, adccordicen=%d
Line 4621: [SRCH] PSSS input data[%04d]: Ant0(%4d, %4d), Ant1(%4d, %4d)
Line 2284: [SRCH] SSSS: Invalid srch mode (%d)!
Line 2293: [SRCH] ProcSsssHisr
Line 3760: [SRCH] SSSS m0m1 avg: avg(%d) = sum(%d)/cnt(%d)
Line 4249: [SRCH] SortSsssResult: mode(%d), thr(%d), m0m1_pwr(%d), ssss_pwr(%d), sl_id(%d), frame_position(%d)
Line 4259: HALSRCH_4G_SortSsssResult ssss(%d), valid(%d)
Line 4883: HALSRCH_4G_CheckSsssValidity 1 slid(%d), power(%d), threshold(%d)
Line 4927: [SRCH] Remove own syncTx signal: candi[%d].sid(%d), m0m1_pwr(%d), frame_pos(%d), SyncOffsetPos1(%d), SyncOffsetPos2(%d), cur_SyncOffsetIndicator(%d)
Line 4929: HALSRCH_4G_CheckSsssValidity return false.
Line 4963: [SRCH] same m0 index: Sid %3d[%04d] Pos %7d Val %4d Pwr %6d
Line 4976: [SRCH] CheckSsssValidity: candi[%d].sid(%d), m0m1_pwr(%d), thres(%d, %d), srch_cnt(%d)
Line 4654: [SRCH] Sid %3d[%04d] Pos %7d Val %4d Pwr %6d Cfo %3d %3d
Line 2330: [SRCH] Joint: Invalid srch mode (%d)!
Line 2339: [SRCH] ProcJointHisr
Line 3861: [SRCH] JOINT m0m1 avg: avg(%d) = sum(%d)/cnt(%d)
Line 3936: [SRCH] JNT: Sid %3d[%04d] Pos %7d -> %7d Val %4d %4d %4d
Line 2373: [SRCH] CFOEST: Invalid srch mode (%d)!
Line 2382: [SRCH] ProcCfoEstHisr
Line 833: [SRCH] StartSrch: mode(%d), cc(%d), duplex(%d), bw(%d), acc(%d), hypo(%d), setpos(%d)
Line 844: [SRCH] StartSrch: SrchMode(%d) is not NULL, ScdCtrl(0x%x)
Line 895: [SRCH] Enable TX_MOD_SHAREDMEM_CLKSEL
Line 1059: [SRCH] SetSrchInfo: Invalid srch mode (%d)
Line 2576: [SRCH] ActiveRat(%d), CurrentStack(%d)
Line 2597: [SRCH] DetectPss: mode(%d), acc(%d), ctrl(0x%x, 0x%x), rtg(0x%08x), PhaseAngle(%x), SrchClkScaleDown(%d), DmReadyCtrlEn(%d)
Line 3091: [SRCH] ActiveRat(%d), CurrentStack(%d)
Line 3112: [SRCH] DetectJoint: mode(%d), sid(%d), frame_pos(%d), ctrl(0x%x, 0x%x), rtg(0x%08x), SrchClkScaleDown(%d), DmReadyCtrlEn(%d)
Line 3177: [SRCH] ActiveRat(%d), CurrentStack(%d)
Line 3197: [SRCH] EstimateCfo: mode(%d), pos(%d), ctrl(0x%x, 0x%x), rtg(0x%08x), SrchClkScaleDown(%d), DmReadyCtrlEn(%d)
Line 1095: [SRCH] ActiveRat(%d), CurrentStack(%d)
Line 1112: [SRCH] Disable TX_MOD_SHAREDMEM_CLKSEL
Line 1145: [SRCH] StopSrch: mode(%d -> 0)
Line 1186: [SRCH] SetSrchCellInfo: earfcn(%d), type(%d), num_cell(%d), cell[0](%d, %d, %d, %d)
Line 1288: [SRCH] CalcFreqOffset: srch_info.satMode(%d), hidx(%d), hypo_freq(%d), delta_fo(%d), freq_offset(%d), cfo_i(%d), cfo_q(%d), angle(%d)
Line 1327: [SRCH] PSS: %4d %4d %4d 
Line 1335: [SRCH] SSS: Valid(%d), Cell ID[%d], CP Type[%d], Frame Position[%d]
Line 4430: ==================mmWave NR srch dump start==================
Line 4445: [SRCH] PssInputData[%05d];0xE;%4d;%4d;0xF;%4d;%4d;
Line 4450: ==================mmWave NR IQ dump start==================
Line 4467: [SRCH] PssInputData[%05d];0x26;%4d;%4d;0x27;%4d;%4d;
