
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.090025                       # Number of seconds simulated
sim_ticks                                 90025185699                       # Number of ticks simulated
final_tick                                90025185699                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34715                       # Simulator instruction rate (inst/s)
host_op_rate                                    46329                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               78249287                       # Simulator tick rate (ticks/s)
host_mem_usage                               33836744                       # Number of bytes of host memory used
host_seconds                                  1150.49                       # Real time elapsed on the host
sim_insts                                    39939092                       # Number of instructions simulated
sim_ops                                      53301663                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          42432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       59164352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          42752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       59107648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          42368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       59056512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          42752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data       58967680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          236466496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        42432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        42368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        170304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    227886464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       227886464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          924443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          923557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst             662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          922758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data          921370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3694789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       3560726                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3560726                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst            471335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         657197778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            474889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         656567910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst            470624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         655999891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            474889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         655013145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2626670461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst       471335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       474889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst       470624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       474889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1891737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2531363443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2531363443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2531363443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst           471335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        657197778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           474889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        656567910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst           470624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        655999891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           474889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        655013145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5158033903                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                 379472                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           379472                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1314                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              378284                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    684                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               172                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         378284                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            371325                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            6959                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted          990                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                    1115395                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                    7397677                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                          168                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                        14486                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                    1484667                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          213                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   19                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    90025185699                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                       270345904                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           1504092                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      10023593                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     379472                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            372009                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                    268775427                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2892                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 162                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          937                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          220                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  1484507                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  665                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples         270282291                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.049545                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.565551                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               267681926     99.04%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  370344      0.14%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                     571      0.00%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  370557      0.14%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  739884      0.27%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     455      0.00%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     835      0.00%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     570      0.00%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1117149      0.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           270282291                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.001404                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.037077                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  578433                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles            268027505                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    10404                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              1664503                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1446                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts              13385612                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                  1446                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 1133596                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles              102245794                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          1631                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  1119646                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles            165780178                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              13381563                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   29                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   216                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents             165595004                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            7842911                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             39737273                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        20439468                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups          7025609                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              7803998                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   38913                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                48                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            42                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 11277811                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             1116703                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            7398960                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              236                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             240                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  13373611                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                195                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 13364964                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              311                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          28084                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        39266                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           152                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    270282291                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.049448                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.336922                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          261580352     96.78%     96.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            6472097      2.39%     99.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            1111250      0.41%     99.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             371370      0.14%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             186627      0.07%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             556798      0.21%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               1628      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               1361      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                808      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      270282291                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    808     90.38%     90.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     90.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     90.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   12      1.34%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     91.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                    32      3.58%     95.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                   24      2.68%     97.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                3      0.34%     98.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              15      1.68%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass              719      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              4849704     36.29%     36.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                  32      0.00%     36.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   88      0.00%     36.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                585      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     36.30% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                6653      0.05%     36.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             373787      2.80%     39.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        1109174      8.30%     47.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       7024222     52.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              13364964                       # Type of FU issued
system.cpu0.iq.rate                          0.049437                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                        894                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000067                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         280745280                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          5267721                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      5226981                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads           16268144                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes           8134191                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses      8134043                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               5231058                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                8134081                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             604                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3362                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         2268                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           49                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1446                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   4036                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles            102241213                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           13373806                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts               52                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              1116703                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             7398960                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                90                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    14                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents            102056348                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            22                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           263                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         1590                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1853                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             13362278                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              1115360                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             2686                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     8513034                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  375497                       # Number of branches executed
system.cpu0.iew.exec_stores                   7397674                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.049427                       # Inst execution rate
system.cpu0.iew.wb_sent                      13361646                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     13361024                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  4287218                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  5046494                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      0.049422                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.849544                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts          28085                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1430                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    270277569                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.049378                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.332347                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    261579835     96.78%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      6102378      2.26%     99.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1849791      0.68%     99.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         2256      0.00%     99.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       185845      0.07%     99.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       555022      0.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          364      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          306      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1772      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    270277569                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            10000001                       # Number of instructions committed
system.cpu0.commit.committedOps              13345720                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       8510031                       # Number of memory references committed
system.cpu0.commit.loads                      1113341                       # Number of loads committed
system.cpu0.commit.membars                         16                       # Number of memory barriers committed
system.cpu0.commit.branches                    374245                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                   8133995                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 13345042                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 328                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass          169      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         4834876     36.23%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult             25      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              70      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd           549      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     36.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           4181      0.03%     36.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        372470      2.79%     39.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      1109160      8.31%     47.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      7024220     52.63%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         13345720                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1772                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   283649602                       # The number of ROB reads
system.cpu0.rob.rob_writes                   26752428                       # The number of ROB writes
system.cpu0.timesIdled                            418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          63613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   10000001                       # Number of Instructions Simulated
system.cpu0.committedOps                     13345720                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                             27.034588                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                       27.034588                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.036990                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.036990                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                20405934                       # number of integer regfile reads
system.cpu0.int_regfile_writes                4478213                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                  7025539                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 1109704                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  1874812                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 2232752                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               10374487                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements           923933                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.817230                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            7586715                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           924445                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.206778                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   511.817230                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.999643                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999643                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          408                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         69014493                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        69014493                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      1114382                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1114382                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      6472333                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6472333                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data      7586715                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7586715                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      7586715                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7586715                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          213                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          213                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       924328                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       924328                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data       924541                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        924541                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       924541                       # number of overall misses
system.cpu0.dcache.overall_misses::total       924541                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     15652665                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     15652665                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  85562642376                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  85562642376                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  85578295041                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  85578295041                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  85578295041                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  85578295041                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1114595                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1114595                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      7396661                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7396661                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      8511256                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8511256                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      8511256                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8511256                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000191                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000191                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.124966                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.124966                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.108626                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.108626                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.108626                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.108626                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 73486.690141                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73486.690141                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 92567.402887                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92567.402887                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 92563.006985                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92563.006985                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 92563.006985                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92563.006985                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1055                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    87.916667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks       923848                       # number of writebacks
system.cpu0.dcache.writebacks::total           923848                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           93                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           93                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data           95                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data           95                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          120                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          120                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       924326                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       924326                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       924446                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       924446                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       924446                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       924446                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9576747                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9576747                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  84946937364                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  84946937364                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  84956514111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  84956514111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  84956514111                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  84956514111                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.124965                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.124965                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.108615                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.108615                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.108615                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.108615                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 79806.225000                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 79806.225000                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 91901.490777                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91901.490777                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 91899.920721                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91899.920721                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 91899.920721                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91899.920721                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements              182                       # number of replacements
system.cpu0.icache.tags.tagsinuse          501.911983                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1483629                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              684                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2169.048246                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   501.911983                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.980297                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.980297                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         11876732                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        11876732                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst      1483629                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1483629                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1483629                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1483629                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1483629                       # number of overall hits
system.cpu0.icache.overall_hits::total        1483629                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          877                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          877                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          877                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           877                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          877                       # number of overall misses
system.cpu0.icache.overall_misses::total          877                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     55371238                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     55371238                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     55371238                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     55371238                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     55371238                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     55371238                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1484506                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1484506                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1484506                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1484506                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1484506                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1484506                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000591                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000591                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000591                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000591                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000591                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000591                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 63137.101482                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63137.101482                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 63137.101482                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63137.101482                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 63137.101482                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63137.101482                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1913                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   239.125000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks          182                       # number of writebacks
system.cpu0.icache.writebacks::total              182                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          193                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          193                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          193                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          193                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          193                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          193                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          684                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          684                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          684                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          684                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          684                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          684                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     44785503                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     44785503                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     44785503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     44785503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     44785503                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     44785503                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000461                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000461                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000461                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000461                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000461                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000461                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 65475.881579                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65475.881579                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 65475.881579                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65475.881579                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 65475.881579                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65475.881579                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements          921012                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        4090.782457                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            924133                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          925108                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            0.998946                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks     0.004141                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst     1.555251                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  4089.223065                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.000380                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.998345                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.998726                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          911                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3082                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses         8322076                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses        8322076                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks       923848                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       923848                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks          182                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          182                       # number of WritebackClean hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst           21                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total           21                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data            2                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst           21                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total             23                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst           21                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data            2                       # number of overall hits
system.cpu0.l2cache.overall_hits::total            23                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data       924326                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       924326                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst          663                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          663                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data          118                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          118                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst          663                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data       924444                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       925107                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst          663                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data       924444                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       925107                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data  84023536689                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  84023536689                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst     44033256                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     44033256                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data      9445212                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total      9445212                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst     44033256                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data  84032981901                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  84077015157                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst     44033256                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data  84032981901                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  84077015157                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks       923848                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       923848                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks          182                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          182                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data       924326                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       924326                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst          684                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total          684                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data          120                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total          120                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst          684                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data       924446                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       925130                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst          684                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data       924446                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       925130                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.969298                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.969298                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.983333                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.983333                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.969298                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.999998                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.999975                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.969298                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.999998                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.999975                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 90902.491858                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 90902.491858                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 66415.167421                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 66415.167421                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 80044.169492                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 80044.169492                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 66415.167421                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 90901.105855                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 90883.557423                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 66415.167421                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 90901.105855                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 90883.557423                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks       920263                       # number of writebacks
system.cpu0.l2cache.writebacks::total          920263                       # number of writebacks
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data       924326                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       924326                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst          663                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          663                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data          118                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          118                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst          663                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data       924444                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       925107                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst          663                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data       924444                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       925107                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data  81407732687                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  81407732687                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst     42157098                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     42157098                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data      9111316                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total      9111316                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst     42157098                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data  81416844003                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  81459001101                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst     42157098                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data  81416844003                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  81459001101                       # number of overall MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.969298                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.969298                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.983333                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.983333                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.969298                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.999998                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.999975                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.969298                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.999998                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.999975                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 88072.533594                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 88072.533594                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 63585.366516                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 63585.366516                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 77214.542373                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77214.542373                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 63585.366516                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 88071.147634                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 88053.599314                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 63585.366516                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 88071.147634                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 88053.599314                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests      1849245                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests       924115                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops         1008                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops         1008                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp          804                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty      1844111                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean          182                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict         1337                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq       924326                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp       924325                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq          684                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq          120                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         1550                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      2772824                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total          2774374                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        55424                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side    118290752                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total         118346176                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                     921515                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic             58896832                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples      1846645                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.000547                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.023392                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0           1845634     99.95%     99.95% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1              1011      0.05%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total       1846645                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy    1231202565                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          1.4                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy       683316                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy    923520555                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu1.branchPred.lookups                 379035                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           379035                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             1292                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              377821                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    651                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               164                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         377821                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            370994                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            6827                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted          978                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                    1114312                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                    7390554                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                          146                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                        14467                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                    1483136                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          148                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   19                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON    90025185699                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                       270345904                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           1501741                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      10013862                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     379035                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            371645                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                    268779442                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   2730                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          495                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  1483041                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  658                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples         270283179                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.049496                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.565275                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               267685353     99.04%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  369992      0.14%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     595      0.00%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  370180      0.14%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  739166      0.27%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     438      0.00%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     814      0.00%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     579      0.00%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1116062      0.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           270283179                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.001402                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.037041                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  576405                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles            268032238                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    10274                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1662897                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  1365                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts              13372247                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                  1365                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 1131030                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles              101994873                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1712                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  1118442                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles            166035757                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              13368040                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                   36                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                   231                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents             165850744                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands            7834861                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             39697816                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        20419002                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups          7018862                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps              7796541                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   38318                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                54                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            48                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                 11267098                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             1115597                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7391835                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              232                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             231                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  13360254                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                190                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 13351801                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              291                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          27506                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        38510                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           147                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples    270283179                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.049399                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.336749                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          261589620     96.78%     96.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            6465867      2.39%     99.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            1110229      0.41%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             371021      0.14%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             186453      0.07%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             556265      0.21%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               1597      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               1322      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                805      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      270283179                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                    741     89.71%     89.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     89.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     89.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   12      1.45%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     91.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                    28      3.39%     94.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   26      3.15%     97.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                3      0.36%     98.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              16      1.94%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass              647      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              4844826     36.29%     36.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  32      0.00%     36.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     36.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                585      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     36.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                6623      0.05%     36.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             373418      2.80%     39.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        1108109      8.30%     47.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       7017473     52.56%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              13351801                       # Type of FU issued
system.cpu1.iq.rate                          0.049388                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                        826                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.000062                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         280735381                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          5261598                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      5221772                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads           16252517                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes           8126377                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses      8126228                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               5225712                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                8126268                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads             634                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         3321                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         2247                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           32                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  1365                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   3972                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles            101989840                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           13360444                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               77                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              1115597                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             7391835                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                91                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    11                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents            101805159                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            26                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           250                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         1503                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                1753                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             13349161                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              1114278                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             2640                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     8504831                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  375115                       # Number of branches executed
system.cpu1.iew.exec_stores                   7390553                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.049378                       # Inst execution rate
system.cpu1.iew.wb_sent                      13348538                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     13348000                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  4282957                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  5041478                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      0.049374                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.849544                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts          27507                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             1346                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples    270278570                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.049330                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.332189                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    261589171     96.79%     96.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6096512      2.26%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1848006      0.68%     99.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         2298      0.00%     99.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       185659      0.07%     99.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       554493      0.21%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          359      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          314      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         1758      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    270278570                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             9990412                       # Number of instructions committed
system.cpu1.commit.committedOps              13332935                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       8501862                       # Number of memory references committed
system.cpu1.commit.loads                      1112275                       # Number of loads committed
system.cpu1.commit.membars                         16                       # Number of memory barriers committed
system.cpu1.commit.branches                    373890                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                   8126181                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 13332257                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 328                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass          169      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         4830260     36.23%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             25      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              70      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd           549      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     36.23% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           4181      0.03%     36.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        372115      2.79%     39.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      1108094      8.31%     47.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      7017472     52.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         13332935                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 1758                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   283637254                       # The number of ROB reads
system.cpu1.rob.rob_writes                   26725582                       # The number of ROB writes
system.cpu1.timesIdled                            409                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          62725                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                    9990412                       # Number of Instructions Simulated
system.cpu1.committedOps                     13332935                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                             27.060536                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                       27.060536                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.036954                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.036954                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                20386077                       # number of integer regfile reads
system.cpu1.int_regfile_writes                4473758                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                  7018790                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 1108638                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  1872988                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 2230558                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               10364443                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           923047                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.818919                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7579420                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           923559                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.206752                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   511.818919                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.999646                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999646                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          409                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         68948199                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        68948199                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      1113301                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1113301                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      6466119                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6466119                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data      7579420                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7579420                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      7579420                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7579420                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          220                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          220                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       923440                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       923440                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data       923660                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        923660                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       923660                       # number of overall misses
system.cpu1.dcache.overall_misses::total       923660                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     18110538                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     18110538                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  85567632048                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  85567632048                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  85585742586                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  85585742586                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  85585742586                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  85585742586                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1113521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1113521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      7389559                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7389559                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      8503080                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8503080                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      8503080                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8503080                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.000198                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000198                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.124966                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.124966                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.108627                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.108627                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.108627                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.108627                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 82320.627273                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82320.627273                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 92661.821069                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 92661.821069                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 92659.357974                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92659.357974                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 92659.357974                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92659.357974                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          849                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    94.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       922961                       # number of writebacks
system.cpu1.dcache.writebacks::total           922961                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           98                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           98                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          101                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          101                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          122                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          122                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       923437                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       923437                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       923559                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       923559                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       923559                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       923559                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     10401588                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     10401588                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data  84952138158                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  84952138158                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  84962539746                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  84962539746                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  84962539746                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  84962539746                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.124965                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.124965                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.108615                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.108615                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.108615                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.108615                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 85258.918033                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85258.918033                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 91995.597055                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91995.597055                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 91994.707156                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91994.707156                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 91994.707156                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91994.707156                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              188                       # number of replacements
system.cpu1.icache.tags.tagsinuse          502.914352                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1482163                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              691                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2144.953690                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   502.914352                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.982255                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.982255                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11865011                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11865011                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst      1482163                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1482163                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1482163                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1482163                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1482163                       # number of overall hits
system.cpu1.icache.overall_hits::total        1482163                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          877                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          877                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          877                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           877                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          877                       # number of overall misses
system.cpu1.icache.overall_misses::total          877                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     52816795                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     52816795                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     52816795                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     52816795                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     52816795                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     52816795                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1483040                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1483040                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1483040                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1483040                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1483040                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1483040                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000591                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000591                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000591                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000591                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000591                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000591                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 60224.395667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60224.395667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 60224.395667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60224.395667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 60224.395667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60224.395667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          846                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    84.600000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          188                       # number of writebacks
system.cpu1.icache.writebacks::total              188                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          186                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          186                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          186                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          186                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          186                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          186                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          691                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          691                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          691                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          691                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          691                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          691                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     43509780                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     43509780                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     43509780                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     43509780                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     43509780                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     43509780                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000466                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000466                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000466                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000466                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000466                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000466                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 62966.396527                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62966.396527                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 62966.396527                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62966.396527                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 62966.396527                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62966.396527                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements          920129                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        4090.821981                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            923257                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          924225                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            0.998953                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst     1.567925                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  4089.254056                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.000383                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.998353                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.998736                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          910                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         3084                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         8314153                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        8314153                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks       922961                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       922961                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks          188                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          188                       # number of WritebackClean hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst           23                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total           23                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data            2                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst           23                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total             25                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst           23                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data            2                       # number of overall hits
system.cpu1.l2cache.overall_hits::total            25                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data       923437                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       923437                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst          668                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          668                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data          120                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total          120                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst          668                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data       923557                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       924225                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst          668                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data       923557                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       924225                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data  84029624595                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  84029624595                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst     42744546                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     42744546                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data     10268055                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total     10268055                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst     42744546                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data  84039892650                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  84082637196                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst     42744546                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data  84039892650                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  84082637196                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks       922961                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       922961                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks          188                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          188                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data       923437                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       923437                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst          691                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          691                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data          122                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total          122                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst          691                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data       923559                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       924250                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst          691                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data       923559                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       924250                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.966715                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.966715                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.983607                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.983607                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.966715                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.999998                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.999973                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.966715                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.999998                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.999973                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 90996.597055                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 90996.597055                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 63988.841317                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 63988.841317                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 85567.125000                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 85567.125000                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 63988.841317                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 90995.891591                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 90976.371767                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 63988.841317                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 90995.891591                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 90976.371767                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks       919376                       # number of writebacks
system.cpu1.l2cache.writebacks::total          919376                       # number of writebacks
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data       923437                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       923437                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst          668                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          668                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data          120                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total          120                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst          668                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data       923557                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       924225                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst          668                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data       923557                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       924225                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data  81416344809                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  81416344809                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst     40853808                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     40853808                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data      9926692                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total      9926692                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst     40853808                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data  81426271501                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  81467125309                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst     40853808                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data  81426271501                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  81467125309                       # number of overall MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.966715                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.966715                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.983607                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.983607                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.966715                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.999998                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.999973                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.966715                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.999998                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.999973                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 88166.647870                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 88166.647870                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 61158.395210                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 61158.395210                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 82722.433333                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82722.433333                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 61158.395210                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 88165.940490                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 88146.420308                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 61158.395210                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 88165.940490                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 88146.420308                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests      1847485                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests       923235                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops         1008                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops         1008                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp          813                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty      1842337                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean          188                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict         1343                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq       923437                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp       923437                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          691                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq          122                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         1570                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      2770165                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total          2771735                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        56256                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side    118177280                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total         118233536                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                     920633                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic             58840064                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples      1844883                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.000548                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.023403                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0           1843872     99.95%     99.95% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1              1011      0.05%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total       1844883                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy    1230029739                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          1.4                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       690309                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy    922635441                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu2.branchPred.lookups                 379091                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           379091                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             1356                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              377832                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    677                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               178                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         377832                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            370630                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            7202                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         1027                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                    1113416                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                    7384292                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                          196                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                        14460                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                    1481979                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          135                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   19                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON    90025185699                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                       270345904                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           1503572                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      10006815                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     379091                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            371307                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                    268776233                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   2832                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          406                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  1481897                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                  661                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples         270281753                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.049465                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.565111                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               267685781     99.04%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  369689      0.14%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     582      0.00%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  369834      0.14%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  738539      0.27%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     459      0.00%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     822      0.00%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     616      0.00%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 1115431      0.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           270281753                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.001402                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.037015                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  578940                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles            268029374                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    10498                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              1661525                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  1416                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts              13363441                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                  1416                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 1133123                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles              101947511                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1734                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  1117717                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles            166080252                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              13359034                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                   37                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                   244                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents             165895376                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands            7830948                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             39669661                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        20405149                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups          7012951                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps              7789886                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   41062                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                45                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            39                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                 11257450                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             1114811                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7385664                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              230                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             233                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  13350662                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                180                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 13341484                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              343                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          29312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        41276                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           137                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples    270281753                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.049361                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.336656                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          261595550     96.79%     96.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            6460326      2.39%     99.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            1109188      0.41%     99.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             370679      0.14%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             186305      0.07%     99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             555788      0.21%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               1685      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               1381      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                851      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      270281753                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                    793     90.22%     90.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     90.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     90.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   15      1.71%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                    27      3.07%     94.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   24      2.73%     97.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                4      0.46%     98.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite              16      1.82%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass              663      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              4841596     36.29%     36.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  30      0.00%     36.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   81      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                587      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     36.30% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                6718      0.05%     36.35% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             373193      2.80%     39.15% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead        1107162      8.30%     47.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       7011454     52.55%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              13341484                       # Type of FU issued
system.cpu2.iq.rate                          0.049350                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                        879                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.000066                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         280727336                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          5260652                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      5218188                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads           16238607                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes           8119527                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses      8119261                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               5222392                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                8119308                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads             615                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         3486                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores         2412                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           25                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  1416                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                   4281                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles            101942138                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           13350842                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               75                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              1114811                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             7385664                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                84                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    15                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents            101757609                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            27                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           268                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         1556                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                1824                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             13338634                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              1113377                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             2850                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                     8497668                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  374871                       # Number of branches executed
system.cpu2.iew.exec_stores                   7384291                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.049339                       # Inst execution rate
system.cpu2.iew.wb_sent                      13338037                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     13337449                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  4279815                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  5037829                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      0.049335                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.849536                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts          29312                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             1399                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples    270276903                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.049288                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.332054                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    261594935     96.79%     96.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6091322      2.25%     99.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1846453      0.68%     99.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         2227      0.00%     99.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       185518      0.07%     99.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       554007      0.20%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          355      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          304      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         1782      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    270276903                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             9981859                       # Number of instructions committed
system.cpu2.commit.committedOps              13321530                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       8494577                       # Number of memory references committed
system.cpu2.commit.loads                      1111325                       # Number of loads committed
system.cpu2.commit.membars                         16                       # Number of memory barriers committed
system.cpu2.commit.branches                    373573                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                   8119213                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 13320852                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                 328                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass          169      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         4826140     36.23%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             25      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              70      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd           549      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     36.23% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           4181      0.03%     36.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        371798      2.79%     39.06% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      1107144      8.31%     47.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      7011454     52.63%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         13321530                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 1782                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   283625963                       # The number of ROB reads
system.cpu2.rob.rob_writes                   26706630                       # The number of ROB writes
system.cpu2.timesIdled                            410                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          64151                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                    9981859                       # Number of Instructions Simulated
system.cpu2.committedOps                     13321530                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                             27.083723                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                       27.083723                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.036923                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.036923                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                20369647                       # number of integer regfile reads
system.cpu2.int_regfile_writes                4470630                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                  7012775                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 1107690                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  1871567                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 2228838                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               10355937                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements           922248                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.812267                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7572957                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           922760                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.206854                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           155178                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   511.812267                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.999633                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999633                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          410                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         68889336                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        68889336                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      1112385                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1112385                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      6460572                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6460572                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data      7572957                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7572957                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      7572957                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7572957                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          216                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          216                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       922649                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       922649                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data       922865                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        922865                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       922865                       # number of overall misses
system.cpu2.dcache.overall_misses::total       922865                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     14740578                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     14740578                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data  85570342335                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  85570342335                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  85585082913                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  85585082913                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  85585082913                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  85585082913                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1112601                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1112601                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      7383221                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7383221                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      8495822                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8495822                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      8495822                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8495822                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.000194                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000194                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.124966                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.124966                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.108626                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.108626                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.108626                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.108626                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 68243.416667                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 68243.416667                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 92744.198861                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 92744.198861                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 92738.464362                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 92738.464362                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 92738.464362                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 92738.464362                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          561                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    70.125000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks       922168                       # number of writebacks
system.cpu2.dcache.writebacks::total           922168                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          101                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          104                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          104                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          104                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          104                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          115                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          115                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       922646                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       922646                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       922761                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       922761                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       922761                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       922761                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      8995662                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      8995662                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data  84955714911                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  84955714911                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  84964710573                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  84964710573                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  84964710573                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  84964710573                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.000103                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000103                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.124965                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.124965                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.108614                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.108614                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.108614                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.108614                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 78223.147826                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 78223.147826                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 92078.343060                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 92078.343060                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 92076.616343                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92076.616343                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 92076.616343                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92076.616343                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements              183                       # number of replacements
system.cpu2.icache.tags.tagsinuse          501.910233                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1481019                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              685                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2162.071533                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   501.910233                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.980293                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.980293                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         11855845                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        11855845                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst      1481019                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1481019                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      1481019                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1481019                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      1481019                       # number of overall hits
system.cpu2.icache.overall_hits::total        1481019                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst          876                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          876                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst          876                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           876                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst          876                       # number of overall misses
system.cpu2.icache.overall_misses::total          876                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     53916695                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     53916695                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     53916695                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     53916695                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     53916695                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     53916695                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      1481895                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1481895                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      1481895                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1481895                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      1481895                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1481895                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000591                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000591                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000591                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000591                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000591                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000591                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 61548.738584                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61548.738584                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 61548.738584                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61548.738584                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 61548.738584                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61548.738584                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          632                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           79                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks          183                       # number of writebacks
system.cpu2.icache.writebacks::total              183                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          191                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          191                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          191                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          191                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          191                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          191                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          685                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          685                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          685                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          685                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          685                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          685                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     44052237                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     44052237                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     44052237                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     44052237                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     44052237                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     44052237                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000462                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000462                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000462                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000462                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000462                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000462                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 64309.835036                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64309.835036                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 64309.835036                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64309.835036                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 64309.835036                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64309.835036                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements          919326                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        4090.717804                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs            922451                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          923422                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            0.998948                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks     0.003922                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst     1.551732                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  4089.162150                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.000379                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.998331                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.998710                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          908                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         3087                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses         8306918                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses        8306918                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks       922168                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       922168                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks          183                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          183                       # number of WritebackClean hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst           23                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total           23                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data            2                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst           23                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total             25                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst           23                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data            2                       # number of overall hits
system.cpu2.l2cache.overall_hits::total            25                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data       922646                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       922646                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst          662                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total          662                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data          113                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total          113                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst          662                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data       922759                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       923421                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst          662                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data       922759                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       923421                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data  84033992556                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  84033992556                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst     43291998                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     43291998                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data      8869455                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total      8869455                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst     43291998                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data  84042862011                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  84086154009                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst     43291998                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data  84042862011                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  84086154009                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks       922168                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       922168                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks          183                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          183                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data       922646                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       922646                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst          685                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total          685                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data          115                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total          115                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst          685                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data       922761                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       923446                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst          685                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data       922761                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       923446                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.966423                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.966423                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.982609                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.982609                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.966423                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.999998                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.999973                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.966423                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.999998                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.999973                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 91079.344143                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 91079.344143                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 65395.767372                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 65395.767372                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 78490.752212                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 78490.752212                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 65395.767372                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 91077.802558                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 91059.391122                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 65395.767372                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 91077.802558                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 91059.391122                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks       918583                       # number of writebacks
system.cpu2.l2cache.writebacks::total          918583                       # number of writebacks
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data       922646                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       922646                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst          662                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total          662                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data          113                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total          113                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst          662                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data       922759                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       923421                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst          662                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data       922759                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       923421                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data  81422954105                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  81422954105                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst     41418385                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     41418385                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data      8546365                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total      8546365                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst     41418385                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data  81431500470                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  81472918855                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst     41418385                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data  81431500470                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  81472918855                       # number of overall MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.966423                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.966423                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.982609                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.982609                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.966423                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.999998                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.999973                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.966423                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.999998                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.999973                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 88249.398041                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 88249.398041                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 62565.536254                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62565.536254                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 75631.548673                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 75631.548673                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 62565.536254                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 88247.852874                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 88229.441235                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 62565.536254                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 88247.852874                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 88229.441235                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests      1845877                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests       922431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops         1008                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops         1008                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp          800                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty      1840751                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean          183                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict         1326                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq       922646                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp       922645                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq          685                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq          115                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         1553                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      2767769                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total          2769322                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        55552                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side    118075392                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total         118130944                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                     919829                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic             58789312                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples      1843275                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.000548                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.023413                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0           1842264     99.95%     99.95% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1              1011      0.05%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total       1843275                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy    1228962807                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          1.4                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy       684315                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy    921837240                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu3.branchPred.lookups                 378210                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           378210                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             1286                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              376953                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    658                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               162                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         376953                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            370115                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses            6838                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted          983                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                    1111672                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                    7373126                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                          161                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                        14438                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                    1479616                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          115                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   19                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON    90025185699                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                       270345904                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           1498925                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       9990320                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     378210                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            370773                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                    268780788                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   2656                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          294                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          158                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  1479554                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                  655                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples         270281532                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.049381                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.564623                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               267689804     99.04%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  369131      0.14%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     560      0.00%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  369308      0.14%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  737423      0.27%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     434      0.00%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     828      0.00%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     593      0.00%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 1113451      0.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           270281532                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.001399                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.036954                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  575610                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles            268035353                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    10260                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              1658981                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  1328                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts              13341124                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                  1328                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 1128944                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles              102025465                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1875                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  1115802                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles            166008118                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              13336914                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                   27                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                   244                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.SQFullEvents             165823530                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands            7816897                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             39605248                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        20371683                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups          7002228                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps              7778189                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   38708                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                51                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            45                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                 11240486                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             1112975                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7374405                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              220                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             241                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  13329199                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                187                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 13320666                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              264                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          27908                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        38998                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           144                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples    270281532                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.049284                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.336384                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          261608617     96.79%     96.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            6450482      2.39%     99.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1107498      0.41%     99.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             370124      0.14%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             186040      0.07%     99.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             554983      0.21%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6               1600      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               1363      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                825      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      270281532                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                    773     89.78%     89.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     89.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     89.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   13      1.51%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     91.29% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                    29      3.37%     94.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   27      3.14%     97.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                3      0.35%     98.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite              16      1.86%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass              618      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              4833767     36.29%     36.29% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  32      0.00%     36.29% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     36.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                585      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     36.30% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                6624      0.05%     36.35% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             372594      2.80%     39.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead        1105487      8.30%     47.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       7000871     52.56%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              13320666                       # Type of FU issued
system.cpu3.iq.rate                          0.049273                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                        861                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.000065                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         280709927                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          5250221                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      5209794                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads           16214062                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes           8107097                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses      8107005                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               5213864                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                8107045                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads             642                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         3321                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores         2293                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           32                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  1328                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                   4192                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles            102020374                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           13329386                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               52                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              1112975                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             7374405                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                88                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                    18                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents            101836120                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            25                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           251                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect         1473                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                1724                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             13317920                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              1111634                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             2746                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                     8484758                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  374246                       # Number of branches executed
system.cpu3.iew.exec_stores                   7373124                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.049263                       # Inst execution rate
system.cpu3.iew.wb_sent                      13317325                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     13316799                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  4273078                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  5029958                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      0.049258                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.849526                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts          27908                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             1311                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples    270276973                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.049214                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.331809                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    261608097     96.79%     96.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6082109      2.25%     99.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1843660      0.68%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         2265      0.00%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       185238      0.07%     99.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       553168      0.20%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          357      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          312      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         1767      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    270276973                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             9966820                       # Number of instructions committed
system.cpu3.commit.committedOps              13301478                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       8481766                       # Number of memory references committed
system.cpu3.commit.loads                      1109654                       # Number of loads committed
system.cpu3.commit.membars                         16                       # Number of memory barriers committed
system.cpu3.commit.branches                    373016                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                   8106959                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 13300800                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                 328                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass          169      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         4818899     36.23%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             25      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              70      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd           549      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     36.23% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           4181      0.03%     36.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        371241      2.79%     39.06% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      1105473      8.31%     47.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      7000871     52.63%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         13301478                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 1767                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   283604592                       # The number of ROB reads
system.cpu3.rob.rob_writes                   26663413                       # The number of ROB writes
system.cpu3.timesIdled                            412                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          64372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                    9966820                       # Number of Instructions Simulated
system.cpu3.committedOps                     13301478                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                             27.124590                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                       27.124590                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.036867                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.036867                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                20338419                       # number of integer regfile reads
system.cpu3.int_regfile_writes                4463487                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                  7002188                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 1106017                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  1868665                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 2225422                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               10340040                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements           920860                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          511.816725                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            7561468                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           921372                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.206748                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           140193                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   511.816725                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.999642                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999642                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          410                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         68784892                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        68784892                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      1110642                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1110642                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      6450826                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6450826                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data      7561468                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7561468                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      7561468                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7561468                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          217                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          217                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       921255                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       921255                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data       921472                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        921472                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       921472                       # number of overall misses
system.cpu3.dcache.overall_misses::total       921472                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     18202779                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     18202779                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data  85577422914                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  85577422914                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  85595625693                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  85595625693                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  85595625693                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  85595625693                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1110859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1110859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      7372081                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7372081                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      8482940                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8482940                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      8482940                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8482940                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.000195                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000195                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.124965                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.124965                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.108626                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.108626                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.108626                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.108626                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 83883.774194                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 83883.774194                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 92892.220844                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 92892.220844                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 92890.099420                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 92890.099420                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 92890.099420                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 92890.099420                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          784                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    78.400000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks       920776                       # number of writebacks
system.cpu3.dcache.writebacks::total           920776                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           97                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           97                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data            2                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           99                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           99                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          120                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          120                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data       921253                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       921253                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       921373                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       921373                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       921373                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       921373                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     11131857                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     11131857                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data  84963719898                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  84963719898                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data  84974851755                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  84974851755                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data  84974851755                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  84974851755                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.124965                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.124965                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.108615                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.108615                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.108615                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.108615                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 92765.475000                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92765.475000                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 92226.261296                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 92226.261296                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 92226.331524                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92226.331524                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 92226.331524                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92226.331524                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements              188                       # number of replacements
system.cpu3.icache.tags.tagsinuse          504.911873                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1478664                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              693                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2133.714286                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   504.911873                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.986156                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.986156                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          505                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11837125                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11837125                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst      1478664                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1478664                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      1478664                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1478664                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      1478664                       # number of overall hits
system.cpu3.icache.overall_hits::total        1478664                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst          890                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          890                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst          890                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           890                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst          890                       # number of overall misses
system.cpu3.icache.overall_misses::total          890                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     54671606                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     54671606                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     54671606                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     54671606                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     54671606                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     54671606                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      1479554                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1479554                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      1479554                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1479554                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      1479554                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1479554                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000602                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000602                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000602                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000602                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000602                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000602                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 61428.770787                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61428.770787                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 61428.770787                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61428.770787                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 61428.770787                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61428.770787                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          627                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    69.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks          188                       # number of writebacks
system.cpu3.icache.writebacks::total              188                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          197                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          197                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          197                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          197                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          197                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          197                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst          693                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          693                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst          693                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          693                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst          693                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          693                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     44188434                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     44188434                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     44188434                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     44188434                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     44188434                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     44188434                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000468                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000468                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000468                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000468                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000468                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000468                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 63763.974026                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63763.974026                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 63763.974026                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63763.974026                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 63763.974026                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63763.974026                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements          917944                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        4090.766718                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            921070                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          922040                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            0.998948                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks     0.003877                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst     1.563014                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  4089.199827                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.000382                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.998340                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.998722                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          903                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         3091                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         8294480                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        8294480                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks       920776                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       920776                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks          188                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          188                       # number of WritebackClean hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst           25                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total           25                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data            3                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst           25                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data            3                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total             28                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst           25                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data            3                       # number of overall hits
system.cpu3.l2cache.overall_hits::total            28                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data       921253                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       921253                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst          668                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total          668                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data          117                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total          117                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst          668                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data       921370                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       922038                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst          668                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data       921370                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       922038                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data  84043438767                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  84043438767                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst     43415208                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     43415208                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data     10997658                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total     10997658                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst     43415208                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data  84054436425                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  84097851633                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst     43415208                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data  84054436425                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  84097851633                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks       920776                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       920776                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks          188                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          188                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data       921253                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       921253                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst          693                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total          693                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data          120                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total          120                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst          693                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data       921373                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       922066                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst          693                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data       921373                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       922066                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.963925                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.963925                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.975000                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.975000                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.963925                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.999997                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.999970                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.963925                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.999997                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.999970                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 91227.316239                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 91227.316239                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 64992.826347                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 64992.826347                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 93997.076923                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 93997.076923                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 64992.826347                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 91227.667956                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 91208.661284                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 64992.826347                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 91227.667956                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 91208.661284                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks       917192                       # number of writebacks
system.cpu3.l2cache.writebacks::total          917192                       # number of writebacks
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data       921253                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       921253                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst          668                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total          668                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data          117                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          117                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst          668                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data       921370                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       922038                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst          668                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data       921370                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       922038                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data  81436393199                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  81436393199                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst     41526508                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     41526508                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data     10668298                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total     10668298                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst     41526508                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data  81447061497                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  81488588005                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst     41526508                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data  81447061497                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  81488588005                       # number of overall MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.963925                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.963925                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.975000                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.975000                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.963925                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.999997                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.999970                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.963925                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.999997                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.999970                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 88397.425245                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 88397.425245                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 62165.431138                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62165.431138                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 91182.034188                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 91182.034188                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 62165.431138                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 88397.778848                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 88378.773982                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 62165.431138                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 88397.778848                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 88378.773982                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests      1843114                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests       921048                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops         1014                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops         1014                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp          813                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty      1837968                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean          188                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict         1342                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq       921253                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp       921253                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq          693                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq          120                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         1574                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      2763606                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total          2765180                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        56384                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side    117897536                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total         117953920                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                     918450                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic             58700288                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples      1840516                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.000553                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.023512                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0           1839498     99.94%     99.94% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1              1018      0.06%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total       1840516                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy    1227118986                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          1.4                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy       692307                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy    920451627                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                   3563717                       # number of replacements
system.l3.tags.tagsinuse                 129631.823330                       # Cycle average of tags in use
system.l3.tags.total_refs                     3676389                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   3694789                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.995020                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst        13.869535                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data     32394.055837                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst        14.058510                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data     32394.094309                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst        13.946855                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data     32393.606693                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst        14.002717                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data     32394.188874                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.000106                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.247147                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.000107                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.247147                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.000106                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.247144                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.000107                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.247148                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.989012                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          408                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         3632                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        36142                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        90890                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 121633653                       # Number of tag accesses
system.l3.tags.data_accesses                121633653                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      3675414                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          3675414                       # number of WritebackDirty hits
system.l3.ReadExReq_misses::cpu0.data          924325                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data          923437                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data          922646                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data          921253                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             3691661                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst          663                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data          118                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst          668                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data          120                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst          662                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data          113                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst          668                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data          117                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            3129                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst                663                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data             924443                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst                668                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data             923557                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst                662                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data             922759                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst                668                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data             921370                       # number of demand (read+write) misses
system.l3.demand_misses::total                3694790                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst               663                       # number of overall misses
system.l3.overall_misses::cpu0.data            924443                       # number of overall misses
system.l3.overall_misses::cpu1.inst               668                       # number of overall misses
system.l3.overall_misses::cpu1.data            923557                       # number of overall misses
system.l3.overall_misses::cpu2.inst               662                       # number of overall misses
system.l3.overall_misses::cpu2.data            922759                       # number of overall misses
system.l3.overall_misses::cpu3.inst               668                       # number of overall misses
system.l3.overall_misses::cpu3.data            921370                       # number of overall misses
system.l3.overall_misses::total               3694790                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data  77006240312                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data  76971198651                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data  76963963615                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data  77060092204                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  308001494782                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     39331225                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data      8575589                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     38004396                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data      9388082                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     38600956                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data      8039312                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     38676013                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data     10147715                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    190763288                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     39331225                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data  77014815901                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     38004396                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data  76980586733                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     38600956                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data  76972002927                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     38676013                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data  77070239919                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     308192258070                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     39331225                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data  77014815901                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     38004396                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data  76980586733                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     38600956                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data  76972002927                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     38676013                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data  77070239919                       # number of overall miss cycles
system.l3.overall_miss_latency::total    308192258070                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      3675414                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      3675414                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data        924325                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data        923437                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data        922646                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data        921253                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           3691661                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst          663                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data          118                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst          668                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data          120                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst          662                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data          113                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst          668                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data          117                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          3129                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst              663                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data           924443                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst              668                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data           923557                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst              662                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data           922759                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst              668                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data           921370                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              3694790                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst             663                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data          924443                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst             668                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data          923557                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst             662                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data          922759                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst             668                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data          921370                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             3694790                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 83310.783882                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 83352.950608                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 83416.568884                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 83647.046147                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 83431.684215                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 59323.114630                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 72674.483051                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 56892.808383                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 78234.016667                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 58309.601208                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 71144.353982                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 57898.223054                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 86732.606838                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 60966.215404                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 59323.114630                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 83309.426218                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 56892.808383                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 83352.285493                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 58309.601208                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 83415.066043                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 57898.223054                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 83647.437966                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 83412.658925                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 59323.114630                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 83309.426218                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 56892.808383                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 83352.285493                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 58309.601208                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 83415.066043                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 57898.223054                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 83647.437966                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 83412.658925                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks              3560726                       # number of writebacks
system.l3.writebacks::total                   3560726                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu0.data       924325                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data       923437                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data       922646                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data       921253                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        3691661                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst          663                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data          118                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst          668                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data          120                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst          662                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data          113                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst          668                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data          117                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         3129                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst           663                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data        924443                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst           668                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data        923557                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst           662                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data        922759                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst           668                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data        921370                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           3694790                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst          663                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data       924443                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst          668                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data       923557                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst          662                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data       922759                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst          668                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data       921370                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          3694790                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data  70696847594                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data  70667861392                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data  70666016881                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data  70771694938                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total 282802420805                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     34804744                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data      7769887                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     33445979                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data      8567238                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     34081024                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data      7265768                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     34118968                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data      9350220                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    169403828                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     34804744                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data  70704617481                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     33445979                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data  70676428630                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     34081024                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data  70673282649                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     34118968                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data  70781045158                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 282971824633                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     34804744                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data  70704617481                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     33445979                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data  70676428630                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     34081024                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data  70673282649                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     34118968                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data  70781045158                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 282971824633                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 76484.837686                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 76526.997935                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 76590.606669                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 76821.128331                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 76605.739477                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 52495.843137                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 65846.500000                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 50068.830838                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 71393.650000                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 51481.909366                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 64298.831858                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 51076.299401                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 79916.410256                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 54139.925855                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 52495.843137                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 76483.479761                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 50068.830838                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 76526.330947                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 51481.909366                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 76589.101433                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 51076.299401                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 76821.521384                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 76586.713895                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 52495.843137                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 76483.479761                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 50068.830838                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 76526.330947                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 51481.909366                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 76589.101433                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 51076.299401                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 76821.521384                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 76586.713895                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       7256490                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      3561701                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3560726                       # Transaction distribution
system.membus.trans_dist::CleanEvict              975                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3691660                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3691660                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3129                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     10951279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     10951279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10951279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    464352960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    464352960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               464352960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3694789                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3694789    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3694789                       # Request fanout histogram
system.membus.reqLayer8.occupancy         22613363184                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              25.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        19298956831                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.4                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      7371179                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      3676389                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops           2016                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops         2016                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  90025185699                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp              3129                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      7236140                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            3966                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          3691661                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         3691660                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         3129                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side      2770719                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side      2768075                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side      2765662                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side      2761512                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total              11065968                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side    118103616                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side    117990464                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side    117888192                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side    117710720                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total              471692992                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         3563717                       # Total snoops (count)
system.tol3bus.snoopTraffic                 227886464                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          7258507                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000278                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.016663                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                7256491     99.97%     99.97% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   2016      0.03%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            7258507                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        16548100649                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             18.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2936335099                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.3                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy        2933533480                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy        2930959790                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             3.3                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy        2926628194                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             3.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
