{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668343371629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668343371629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 15:42:51 2022 " "Processing started: Sun Nov 13 15:42:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668343371629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343371629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Root_calculator -c Root_calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Root_calculator -c Root_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343371629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668343371808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dimuki_ken/Quartus/Projects/Root_calculator/src/src_logic/adder_param.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/dimuki_ken/Quartus/Projects/Root_calculator/src/src_logic/adder_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/src_logic/adder_param.v" "" { Text "/home/dimuki_ken/Quartus/Projects/Root_calculator/src/src_logic/adder_param.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343379671 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_param " "Found entity 2: adder_param" {  } { { "../src/src_logic/adder_param.v" "" { Text "/home/dimuki_ken/Quartus/Projects/Root_calculator/src/src_logic/adder_param.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343379671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343379671 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rough_estimate.v(21) " "Verilog HDL information at rough_estimate.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "../src/src_logic/rough_estimate.v" "" { Text "/home/dimuki_ken/Quartus/Projects/Root_calculator/src/src_logic/rough_estimate.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668343379672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dimuki_ken/Quartus/Projects/Root_calculator/src/src_logic/rough_estimate.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dimuki_ken/Quartus/Projects/Root_calculator/src/src_logic/rough_estimate.v" { { "Info" "ISGN_ENTITY_NAME" "1 rough_estimate " "Found entity 1: rough_estimate" {  } { { "../src/src_logic/rough_estimate.v" "" { Text "/home/dimuki_ken/Quartus/Projects/Root_calculator/src/src_logic/rough_estimate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343379673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343379673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dimuki_ken/Quartus/Projects/Root_calculator/src/src_logic/RS232_reciever.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dimuki_ken/Quartus/Projects/Root_calculator/src/src_logic/RS232_reciever.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_reciever " "Found entity 1: RS232_reciever" {  } { { "../src/src_logic/RS232_reciever.v" "" { Text "/home/dimuki_ken/Quartus/Projects/Root_calculator/src/src_logic/RS232_reciever.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343379674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343379674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dimuki_ken/Quartus/Projects/Root_calculator/src/src_logic/RS232_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dimuki_ken/Quartus/Projects/Root_calculator/src/src_logic/RS232_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_transmitter " "Found entity 1: RS232_transmitter" {  } { { "../src/src_logic/RS232_transmitter.v" "" { Text "/home/dimuki_ken/Quartus/Projects/Root_calculator/src/src_logic/RS232_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668343379674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343379674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RS232_transmitter " "Elaborating entity \"RS232_transmitter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668343379709 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668343380322 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668343380742 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668343380828 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668343380828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668343380854 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668343380854 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668343380854 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668343380854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668343380862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 15:43:00 2022 " "Processing ended: Sun Nov 13 15:43:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668343380862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668343380862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668343380862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668343380862 ""}
