<Processor name="STM32H725" description="STM32H725">
  <RegisterGroup name="ADC1" start="0x40022000" description="Analog to Digital Converter">
    <Register start="+0x0" size="0" name="ADC_ISR" access="Read/Write" description="ADC interrupt and status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRDY" description="ADC ready This bit is set by hardware after the ADC has been enabled (bit ADEN=1) and when the ADC reaches a state where it is ready to accept conversion requests. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="ADC not yet ready to start conversion (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="ADC is ready to start conversion" />
      </BitField>
      <BitField start="1" size="1" name="EOSMP" description="End of sampling flag This bit is set by hardware during the conversion of any channel (only for regular channels), at the end of the sampling phase.">
        <Enum name="B_0x0" start="0x0" description="not at the end of the sampling phase (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="End of sampling phase reached" />
      </BitField>
      <BitField start="2" size="1" name="EOC" description="End of conversion flag This bit is set by hardware at the end of each regular conversion of a channel when a new data is available in the ADC_DR register. It is cleared by software writing 1 to it or by reading the ADC_DR register">
        <Enum name="B_0x0" start="0x0" description="Regular channel conversion not complete (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Regular channel conversion complete" />
      </BitField>
      <BitField start="3" size="1" name="EOS" description="End of regular sequence flag This bit is set by hardware at the end of the conversions of a regular sequence of channels. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="Regular Conversions sequence not complete (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Regular Conversions sequence complete" />
      </BitField>
      <BitField start="4" size="1" name="OVR" description="ADC overrun This bit is set by hardware when an overrun occurs on a regular channel, meaning that a new conversion has completed while the EOC flag was already set. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="No overrun occurred (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Overrun has occurred" />
      </BitField>
      <BitField start="5" size="1" name="JEOC" description="Injected channel end of conversion flag This bit is set by hardware at the end of each injected conversion of a channel when a new data is available in the corresponding ADC_JDRy register. It is cleared by software writing 1 to it or by reading the corresponding ADC_JDRy register">
        <Enum name="B_0x0" start="0x0" description="Injected channel conversion not complete (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Injected channel conversion complete" />
      </BitField>
      <BitField start="6" size="1" name="JEOS" description="Injected channel end of sequence flag This bit is set by hardware at the end of the conversions of all injected channels in the group. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="Injected conversion sequence not complete (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Injected conversions complete" />
      </BitField>
      <BitField start="7" size="1" name="AWD1" description="Analog watchdog 1 flag This bit is set by hardware when the converted voltage crosses the values programmed in the fields LT1[11:0] and HT1[11:0] of ADC_TR1 register. It is cleared by software. writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="No analog watchdog 1 event occurred (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 1 event occurred" />
      </BitField>
      <BitField start="8" size="1" name="AWD2" description="Analog watchdog 2 flag This bit is set by hardware when the converted voltage crosses the values programmed in the fields LT2[7:0] and HT2[7:0] of ADC_TR2 register. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="No analog watchdog 2 event occurred (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 2 event occurred" />
      </BitField>
      <BitField start="9" size="1" name="AWD3" description="Analog watchdog 3 flag This bit is set by hardware when the converted voltage crosses the values programmed in the fields LT3[7:0] and HT3[7:0] of ADC_TR3 register. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="No analog watchdog 3 event occurred (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 3 event occurred" />
      </BitField>
      <BitField start="10" size="1" name="JQOVF" description="Injected context queue overflow This bit is set by hardware when an Overflow of the Injected Queue of Context occurs. It is cleared by software writing 1 to it. Refer to for more information.">
        <Enum name="B_0x0" start="0x0" description="No injected context queue overflow occurred (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Injected context queue overflow has occurred" />
      </BitField>
      <BitField start="12" size="1" name="LDORDY" description="ADC LDO output voltage ready bit This bit is set and cleared by hardware. It indicates that the ADC internal LDO output is ready and that the ADC can be enabled or calibrated. Note: Refer to for the availability of the LDO regulator.">
        <Enum name="B_0x0" start="0x0" description="ADC LDO voltage regulator disabled" />
        <Enum name="B_0x1" start="0x1" description="ADC LDO voltage regulator enabled" />
      </BitField>
    </Register>
    <Register start="+0x4" size="0" name="ADC_IER" access="Read/Write" description="ADC interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRDYIE" description="ADC ready interrupt enable This bit is set and cleared by software to enable/disable the ADC Ready interrupt. Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADRDY interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="ADRDY interrupt enabled. An interrupt is generated when the ADRDY bit is set." />
      </BitField>
      <BitField start="1" size="1" name="EOSMPIE" description="End of sampling flag interrupt enable for regular conversions This bit is set and cleared by software to enable/disable the end of the sampling phase interrupt for regular conversions. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="EOSMP interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="EOSMP interrupt enabled. An interrupt is generated when the EOSMP bit is set." />
      </BitField>
      <BitField start="2" size="1" name="EOCIE" description="End of regular conversion interrupt enable This bit is set and cleared by software to enable/disable the end of a regular conversion interrupt. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="EOC interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="EOC interrupt enabled. An interrupt is generated when the EOC bit is set." />
      </BitField>
      <BitField start="3" size="1" name="EOSIE" description="End of regular sequence of conversions interrupt enable This bit is set and cleared by software to enable/disable the end of regular sequence of conversions interrupt. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="EOS interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="EOS interrupt enabled. An interrupt is generated when the EOS bit is set." />
      </BitField>
      <BitField start="4" size="1" name="OVRIE" description="Overrun interrupt enable This bit is set and cleared by software to enable/disable the Overrun interrupt of a regular conversion. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Overrun interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Overrun interrupt enabled. An interrupt is generated when the OVR bit is set." />
      </BitField>
      <BitField start="5" size="1" name="JEOCIE" description="End of injected conversion interrupt enable This bit is set and cleared by software to enable/disable the end of an injected conversion interrupt. Note: The software is allowed to write this bit only when JADSTART is cleared to 0 (no injected conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="JEOC interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="JEOC interrupt enabled. An interrupt is generated when the JEOC bit is set." />
      </BitField>
      <BitField start="6" size="1" name="JEOSIE" description="End of injected sequence of conversions interrupt enable This bit is set and cleared by software to enable/disable the end of injected sequence of conversions interrupt. Note: The software is allowed to write this bit only when JADSTART=0 (which ensures that no injected conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="JEOS interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="JEOS interrupt enabled. An interrupt is generated when the JEOS bit is set." />
      </BitField>
      <BitField start="7" size="1" name="AWD1IE" description="Analog watchdog 1 interrupt enable This bit is set and cleared by software to enable/disable the analog watchdog 1 interrupt. Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog 1 interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 1 interrupt enabled" />
      </BitField>
      <BitField start="8" size="1" name="AWD2IE" description="Analog watchdog 2 interrupt enable This bit is set and cleared by software to enable/disable the analog watchdog 2 interrupt. Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog 2 interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 2 interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="AWD3IE" description="Analog watchdog 3 interrupt enable This bit is set and cleared by software to enable/disable the analog watchdog 2 interrupt. Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog 3 interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 3 interrupt enabled" />
      </BitField>
      <BitField start="10" size="1" name="JQOVFIE" description="Injected context queue overflow interrupt enable This bit is set and cleared by software to enable/disable the Injected Context Queue Overflow interrupt. Note: The software is allowed to write this bit only when JADSTART=0 (which ensures that no injected conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Injected Context Queue Overflow interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected Context Queue Overflow interrupt enabled. An interrupt is generated when the JQOVF bit is set." />
      </BitField>
    </Register>
    <Register start="+0x8" size="0" name="ADC_CR" access="Read/Write" description="ADC control register" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADEN" description="ADC enable control This bit is set by software to enable the ADC. The ADC will be effectively ready to operate once the flag ADRDY has been set. It is cleared by hardware when the ADC is disabled, after the execution of the ADDIS command. Note: The software is allowed to set ADEN only when all bits of ADC_CR registers are 0 (ADCAL=0, JADSTART=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0) except for bit ADVREGEN which must be 1 (and the software must have wait for the startup time of the voltage regulator)">
        <Enum name="B_0x0" start="0x0" description="ADC is disabled (OFF state)" />
        <Enum name="B_0x1" start="0x1" description="Write 1 to enable the ADC." />
      </BitField>
      <BitField start="1" size="1" name="ADDIS" description="ADC disable command This bit is set by software to disable the ADC (ADDIS command) and put it into power-down state (OFF state). It is cleared by hardware once the ADC is effectively disabled (ADEN is also cleared by hardware at this time). Note: The software is allowed to set ADDIS only when ADEN=1 and both ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)">
        <Enum name="B_0x0" start="0x0" description="no ADDIS command ongoing" />
        <Enum name="B_0x1" start="0x1" description="Write 1 to disable the ADC. Read 1 means that an ADDIS command is in progress." />
      </BitField>
      <BitField start="2" size="1" name="ADSTART" description="ADC start of regular conversion This bit is set by software to start ADC conversion of regular channels. Depending on the configuration bits EXTEN, a conversion will start immediately (software trigger configuration) or once a regular hardware trigger event occurs (hardware trigger configuration). It is cleared by hardware: in single conversion mode (CONT=0, DISCEN=0) when software trigger is selected (EXTEN=0x0): at the assertion of the End of Regular Conversion Sequence (EOS) flag. In discontinuous conversion mode (CONT=0, DISCEN=1), when the software trigger is selected (EXTEN=0x0): at the end of conversion (EOC) flag. in all other cases: after the execution of the ADSTP command, at the same time that ADSTP is cleared by hardware. Note: The software is allowed to set ADSTART only when ADEN=1 and ADDIS=0 (ADC is enabled and there is no pending request to disable the ADC) In auto-injection mode (JAUTO=1), regular and auto-injected conversions are started by setting bit ADSTART (JADSTART must be kept cleared)">
        <Enum name="B_0x0" start="0x0" description="No ADC regular conversion is ongoing." />
        <Enum name="B_0x1" start="0x1" description="Write 1 to start regular conversions. Read 1 means that the ADC is operating and eventually converting a regular channel." />
      </BitField>
      <BitField start="3" size="1" name="JADSTART" description="ADC start of injected conversion This bit is set by software to start ADC conversion of injected channels. Depending on the configuration bits JEXTEN, a conversion will start immediately (software trigger configuration) or once an injected hardware trigger event occurs (hardware trigger configuration). It is cleared by hardware: in single conversion mode when software trigger is selected (JEXTSEL=0x0): at the assertion of the End of Injected Conversion Sequence (JEOS) flag. in all cases: after the execution of the JADSTP command, at the same time that JADSTP is cleared by hardware. Note: The software is allowed to set JADSTART only when ADEN=1 and ADDIS=0 (ADC is enabled and there is no pending request to disable the ADC). In auto-injection mode (JAUTO=1), regular and auto-injected conversions are started by setting bit ADSTART (JADSTART must be kept cleared)">
        <Enum name="B_0x0" start="0x0" description="No ADC injected conversion is ongoing." />
        <Enum name="B_0x1" start="0x1" description="Write 1 to start injected conversions. Read 1 means that the ADC is operating and eventually converting an injected channel." />
      </BitField>
      <BitField start="4" size="1" name="ADSTP" description="ADC stop of regular conversion command This bit is set by software to stop and discard an ongoing regular conversion (ADSTP Command). It is cleared by hardware when the conversion is effectively discarded and the ADC regular sequence and triggers can be re-configured. The ADC is then ready to accept a new start of regular conversions (ADSTART command). Note: The software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 (ADC is enabled and eventually converting a regular conversion and there is no pending request to disable the ADC). In auto-injection mode (JAUTO=1), setting ADSTP bit aborts both regular and injected conversions (do not use JADSTP). In dual ADC regular simultaneous mode and interleaved mode, the bit ADSTP of the master ADC must be used to stop regular conversions. The other ADSTP bit is inactive.">
        <Enum name="B_0x0" start="0x0" description="No ADC stop regular conversion command ongoing" />
        <Enum name="B_0x1" start="0x1" description="Write 1 to stop regular conversions ongoing. Read 1 means that an ADSTP command is in progress." />
      </BitField>
      <BitField start="5" size="1" name="JADSTP" description="ADC stop of injected conversion command This bit is set by software to stop and discard an ongoing injected conversion (JADSTP Command). It is cleared by hardware when the conversion is effectively discarded and the ADC injected sequence and triggers can be re-configured. The ADC is then ready to accept a new start of injected conversions (JADSTART command). Note: The software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 (ADC is enabled and eventually converting an injected conversion and there is no pending request to disable the ADC). In auto-injection mode (JAUTO=1), setting ADSTP bit aborts both regular and injected conversions (do not use JADSTP)">
        <Enum name="B_0x0" start="0x0" description="No ADC stop injected conversion command ongoing" />
        <Enum name="B_0x1" start="0x1" description="Write 1 to stop injected conversions ongoing. Read 1 means that an ADSTP command is in progress." />
      </BitField>
      <BitField start="8" size="2" name="BOOST" description="Boost mode control This bitfield is set and cleared by software to enable/disable the Boost mode. Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing). When dual mode is enabled (bits DAMDF of ADCx_CCR register are not equal to zero), the BOOST bitfield of the slave ADC is no more writable and its content must be equal to the master ADC BOOST bitfield.">
        <Enum name="B_0x0" start="0x0" description="used when ADC clock &#xe2;&#x89;&#xa4; 6.25 MHz" />
        <Enum name="B_0x1" start="0x1" description="used when 6.25 MHz &lt; ADC clock frequency&#xe2;&#x89;&#xa4; 12.5 MHz" />
        <Enum name="B_0x2" start="0x2" description="used when 12.5 MHz &lt; ADC clock &#xe2;&#x89;&#xa4;25.0 MHz" />
        <Enum name="B_0x3" start="0x3" description="used when 25.0 MHz &lt; ADC clock &#xe2;&#x89;&#xa4; 50.0 MHz" />
      </BitField>
      <BitField start="16" size="1" name="ADCALLIN" description="Linearity calibration This bit is set and cleared by software to enable the Linearity calibration. Note: The software is allowed to write this bit only when the ADC is disabled and is not calibrating (ADCAL=0, JADSTART=0, JADSTP=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0).">
        <Enum name="B_0x0" start="0x0" description="Writing ADCAL will launch a calibration without the Linearity calibration." />
        <Enum name="B_0x1" start="0x1" description="Writing ADCAL will launch a calibration with he Linearity calibration." />
      </BitField>
      <BitField start="22" size="1" name="LINCALRDYW1" description="Linearity calibration ready Word 1 Refer to LINCALRDYW6 description. Note: ADC_CALFACT2[29:0] corresponds linearity correction factor bits[29:0]. The software is allowed to toggle this bit only if the LINCALRDYW6, LINCALRDYW5, LINCALRDYW4, LINCALRDYW3 and LINCALRDYW2 bits are left unchanged." />
      <BitField start="23" size="1" name="LINCALRDYW2" description="Linearity calibration ready Word 2 Refer to LINCALRDYW6 description. Note: ADC_CALFACT2[29:0] corresponds linearity correction factor bits[59:30]. The software is allowed to toggle this bit only if the LINCALRDYW6, LINCALRDYW5, LINCALRDYW4, LINCALRDYW3 and LINCALRDYW1 bits are left unchanged." />
      <BitField start="24" size="1" name="LINCALRDYW3" description="Linearity calibration ready Word 3 Refer to LINCALRDYW6 description. Note: ADC_CALFACT2[29:0] corresponds linearity correction factor bits[89:60]. The software is allowed to toggle this bit only if the LINCALRDYW6, LINCALRDYW5, LINCALRDYW4, LINCALRDYW2 and LINCALRDYW1 bits are left unchanged." />
      <BitField start="25" size="1" name="LINCALRDYW4" description="Linearity calibration ready Word 4 Refer to LINCALRDYW6 description. Note: ADC_CALFACT2[29:0] correspond linearity correction factor bits[119:90]. The software is allowed to toggle this bit only if the LINCALRDYW6, LINCALRDYW5, LINCALRDYW3, LINCALRDYW2 and LINCALRDYW1 bits are left unchanged." />
      <BitField start="26" size="1" name="LINCALRDYW5" description="Linearity calibration ready Word 5 Refer to LINCALRDYW6 description. Note: ADC_CALFACT2[29:0] corresponds linearity correction factor bits[149:120]. The software is allowed to toggle this bit only if the LINCALRDYW6, LINCALRDYW5, LINCALRDYW3, LINCALRDYW2 and LINCALRDYW1 bits are left unchanged." />
      <BitField start="27" size="1" name="LINCALRDYW6" description="Linearity calibration ready Word 6 This control / status bit allows to read/write the 6th linearity calibration factor. When the linearity calibration is complete, this bit is set. A bit clear will launch the transfer of the linearity factor 6 into the LINCALFACT[29:0] of the ADC_CALFACT2 register. The bit will be reset by hardware when the ADC_CALFACT2 register can be read (software must poll the bit until it is cleared). When the LINCALRDYW6 bit is reset, a new linearity factor 6 value can be written into the LINCALFACT[29:0] of the ADC_CALFACT2 register. A bit set will launch the linearity factor 6 update and the bit will be effectively set by hardware once the update will be done (software must poll the bit until it is set to indicate the write is effective). Note: ADC_CALFACT2[29:10] contains 0. ADC_CALFACT2[9:0] corresponds linearity correction factor bits[159:150]. The software is allowed to toggle this bit only if the LINCALRDYW5, LINCALRDYW4, LINCALRDYW3, LINCALRDYW2 and LINCALRDYW1 bits are left unchanged, see chapter for details. The software is allowed to update the linearity calibration factor by writing LINCALRDYWx only when ADEN=1 and ADSTART=0 and JADSTART=0 (ADC enabled and no conversion is ongoing)" />
      <BitField start="28" size="1" name="ADVREGEN" description="ADC voltage regulator enable This bits is set by software to enable the ADC voltage regulator. Before performing any operation such as launching a calibration or enabling the ADC, the ADC voltage regulator must first be enabled and the software must wait for the regulator start-up time. For more details about the ADC voltage regulator enable and disable sequences, refer to (ADVREGEN). The software can program this bitfield only when the ADC is disabled (ADCAL=0, JADSTART=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0).">
        <Enum name="B_0x0" start="0x0" description="ADC Voltage regulator disabled" />
        <Enum name="B_0x1" start="0x1" description="ADC Voltage regulator enabled." />
      </BitField>
      <BitField start="29" size="1" name="DEEPPWD" description="Deep-power-down enable This bit is set and cleared by software to put the ADC in deep-power-down mode. Note: The software is allowed to write this bit only when the ADC is disabled (ADCAL=0, JADSTART=0, JADSTP=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0).">
        <Enum name="B_0x0" start="0x0" description="ADC not in deep-power down" />
        <Enum name="B_0x1" start="0x1" description="ADC in deep-power-down (default reset state)" />
      </BitField>
      <BitField start="30" size="1" name="ADCALDIF" description="Differential mode for calibration This bit is set and cleared by software to configure the single-ended or differential inputs mode for the calibration. Note: The software is allowed to write this bit only when the ADC is disabled and is not calibrating (ADCAL=0, JADSTART=0, JADSTP=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0).">
        <Enum name="B_0x0" start="0x0" description="Writing ADCAL will launch a calibration in Single-ended inputs Mode." />
        <Enum name="B_0x1" start="0x1" description="Writing ADCAL will launch a calibration in Differential inputs Mode." />
      </BitField>
      <BitField start="31" size="1" name="ADCAL" description="ADC calibration This bit is set by software to start the calibration of the ADC. Program first the bit ADCALDIF to determine if this calibration applies for single-ended or differential inputs mode. It is cleared by hardware after calibration is complete. Note: The software is allowed to launch a calibration by setting ADCAL only when ADEN=0. The software is allowed to update the calibration factor by writing ADC_CALFACT only when ADEN=1 and ADSTART=0 and JADSTART=0 (ADC enabled and no conversion is ongoing)">
        <Enum name="B_0x0" start="0x0" description="Calibration complete" />
        <Enum name="B_0x1" start="0x1" description="Write 1 to calibrate the ADC. Read at 1 means that a calibration in progress." />
      </BitField>
    </Register>
    <Register start="+0xC" size="0" name="ADC_CFGR" access="Read/Write" description="ADC configuration register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="DMNGT" description="Data Management configuration This bit is set and cleared by software to select how ADC interface output data are managed. Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing). In dual-ADC modes, this bit is not relevant and replaced by control bit DAMDF of the ADCx_CCR register.">
        <Enum name="B_0x0" start="0x0" description="Regular conversion data stored in DR only" />
        <Enum name="B_0x1" start="0x1" description="DMA One Shot Mode selected" />
        <Enum name="B_0x2" start="0x2" description="DFSDM mode selected" />
        <Enum name="B_0x3" start="0x3" description="DMA Circular Mode selected" />
      </BitField>
      <BitField start="2" size="3" name="RES" description="Data resolution These bits are written by software to select the resolution of the conversion. Others: Reserved, must not be used. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="16 bits" />
        <Enum name="B_0x1" start="0x1" description="14 bits in legacy mode (not optimized power consumption)" />
        <Enum name="B_0x2" start="0x2" description="12 bits in legacy mode (not optimized power consumption)" />
        <Enum name="B_0x5" start="0x5" description="14 bits" />
        <Enum name="B_0x6" start="0x6" description="12 bits" />
        <Enum name="B_0x3" start="0x3" description="10 bits" />
        <Enum name="B_0x7" start="0x7" description="8 bits" />
      </BitField>
      <BitField start="5" size="5" name="EXTSEL" description="External trigger selection for regular group These bits select the external event used to trigger the start of conversion of a regular group: ... Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Event 0" />
        <Enum name="B_0x1" start="0x1" description="Event 1" />
        <Enum name="B_0x2" start="0x2" description="Event 2" />
        <Enum name="B_0x3" start="0x3" description="Event 3" />
        <Enum name="B_0x4" start="0x4" description="Event 4" />
        <Enum name="B_0x5" start="0x5" description="Event 5" />
        <Enum name="B_0x6" start="0x6" description="Event 6" />
        <Enum name="B_0x7" start="0x7" description="Event 7" />
        <Enum name="B_0x1F" start="0x1F" description="Event 31" />
      </BitField>
      <BitField start="10" size="2" name="EXTEN" description="External trigger enable and polarity selection for regular channels These bits are set and cleared by software to select the external trigger polarity and enable the trigger of a regular group. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Hardware trigger detection disabled (conversions can be launched by software)" />
        <Enum name="B_0x1" start="0x1" description="Hardware trigger detection on the rising edge" />
        <Enum name="B_0x2" start="0x2" description="Hardware trigger detection on the falling edge" />
        <Enum name="B_0x3" start="0x3" description="Hardware trigger detection on both the rising and falling edges" />
      </BitField>
      <BitField start="12" size="1" name="OVRMOD" description="Overrun Mode This bit is set and cleared by software and configure the way data overrun is managed. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC_DR register is preserved with the old data when an overrun is detected." />
        <Enum name="B_0x1" start="0x1" description="ADC_DR register is overwritten with the last conversion result when an overrun is detected." />
      </BitField>
      <BitField start="13" size="1" name="CONT" description="Single / continuous conversion mode for regular conversions This bit is set and cleared by software. If it is set, regular conversion takes place continuously until it is cleared. Note: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both DISCEN=1 and CONT=1. The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing). When dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bit CONT of the slave ADC is no more writable and its content is equal to the bit CONT of the master ADC.">
        <Enum name="B_0x0" start="0x0" description="Single conversion mode" />
        <Enum name="B_0x1" start="0x1" description="Continuous conversion mode" />
      </BitField>
      <BitField start="14" size="1" name="AUTDLY" description="Delayed conversion mode This bit is set and cleared by software to enable/disable the Auto Delayed Conversion mode.. Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing). When dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bit AUTDLY of the slave ADC is no more writable and its content is equal to the bit AUTDLY of the master ADC.">
        <Enum name="B_0x0" start="0x0" description="Auto-delayed conversion mode off" />
        <Enum name="B_0x1" start="0x1" description="Auto-delayed conversion mode on" />
      </BitField>
      <BitField start="16" size="1" name="DISCEN" description="Discontinuous mode for regular channels This bit is set and cleared by software to enable/disable Discontinuous mode for regular channels. Note: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both DISCEN=1 and CONT=1. It is not possible to use both auto-injected mode and discontinuous mode simultaneously: the bits DISCEN and JDISCEN must be kept cleared by software when JAUTO is set. The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing). When dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bit DISCEN of the slave ADC is no more writable and its content is equal to the bit DISCEN of the master ADC.">
        <Enum name="B_0x0" start="0x0" description="Discontinuous mode for regular channels disabled" />
        <Enum name="B_0x1" start="0x1" description="Discontinuous mode for regular channels enabled" />
      </BitField>
      <BitField start="17" size="3" name="DISCNUM" description="Discontinuous mode channel count These bits are written by software to define the number of regular channels to be converted in discontinuous mode, after receiving an external trigger. ... Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing). When dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bits DISCNUM[2:0] of the slave ADC are no more writable and their content is equal to the bits DISCNUM[2:0] of the master ADC.">
        <Enum name="B_0x0" start="0x0" description="1 channel" />
        <Enum name="B_0x1" start="0x1" description="2 channels" />
        <Enum name="B_0x7" start="0x7" description="8 channels" />
      </BitField>
      <BitField start="20" size="1" name="JDISCEN" description="Discontinuous mode on injected channels This bit is set and cleared by software to enable/disable discontinuous mode on the injected channels of a group. Note: The software is allowed to write this bit only when JADSTART=0 (which ensures that no injected conversion is ongoing). It is not possible to use both auto-injected mode and discontinuous mode simultaneously: the bits DISCEN and JDISCEN must be kept cleared by software when JAUTO is set. When dual mode is enabled (bits DAMDF of ADCx_CCR register are not equal to zero), the bit JDISCEN of the slave ADC is no more writable and its content is equal to the bit JDISCEN of the master ADC.">
        <Enum name="B_0x0" start="0x0" description="Discontinuous mode on injected channels disabled" />
        <Enum name="B_0x1" start="0x1" description="Discontinuous mode on injected channels enabled" />
      </BitField>
      <BitField start="21" size="1" name="JQM" description="JSQR queue mode This bit is set and cleared by software. It defines how an empty Queue is managed. Refer to for more information. Note: The software is allowed to write this bit only when JADSTART=0 (which ensures that no injected conversion is ongoing). When dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bit JQM of the slave ADC is no more writable and its content is equal to the bit JQM of the master ADC.">
        <Enum name="B_0x0" start="0x0" description="JSQR Mode 0: The Queue is never empty and maintains the last written configuration into JSQR." />
        <Enum name="B_0x1" start="0x1" description="JSQR Mode 1: The Queue can be empty and when this occurs, the software and hardware triggers of the injected sequence are both internally disabled just after the completion of the last valid injected sequence." />
      </BitField>
      <BitField start="22" size="1" name="AWD1SGL" description="Enable the watchdog 1 on a single channel or on all channels This bit is set and cleared by software to enable the analog watchdog on the channel identified by the AWD1CH[4:0] bits or on all the channels Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog 1 enabled on all channels" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 1 enabled on a single channel" />
      </BitField>
      <BitField start="23" size="1" name="AWD1EN" description="Analog watchdog 1 enable on regular channels This bit is set and cleared by software Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog 1 disabled on regular channels" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 1 enabled on regular channels" />
      </BitField>
      <BitField start="24" size="1" name="JAWD1EN" description="Analog watchdog 1 enable on injected channels This bit is set and cleared by software Note: The software is allowed to write this bit only when JADSTART=0 (which ensures that no injected conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog 1 disabled on injected channels" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 1 enabled on injected channels" />
      </BitField>
      <BitField start="25" size="1" name="JAUTO" description="Automatic injected group conversion This bit is set and cleared by software to enable/disable automatic injected group conversion after regular group conversion. Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no regular nor injected conversion is ongoing). When dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bit JAUTO of the slave ADC is no more writable and its content is equal to the bit JAUTO of the master ADC.">
        <Enum name="B_0x0" start="0x0" description="Automatic injected group conversion disabled" />
        <Enum name="B_0x1" start="0x1" description="Automatic injected group conversion enabled" />
      </BitField>
      <BitField start="26" size="5" name="AWD1CH" description="Analog watchdog 1 channel selection These bits are set and cleared by software. They select the input channel to be guarded by the analog watchdog. ..... others: Reserved, must not be used Note: The channel selected by AWD1CH must be also selected into the SQRi or JSQRi registers. The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog input channel-0 monitored by AWD1" />
        <Enum name="B_0x1" start="0x1" description="ADC analog input channel-1 monitored by AWD1" />
        <Enum name="B_0x12" start="0x12" description="ADC analog input channel-19 monitored by AWD1" />
      </BitField>
      <BitField start="31" size="1" name="JQDIS" description="Injected Queue disable These bits are set and cleared by software to disable the Injected Queue mechanism: Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no regular nor injected conversion is ongoing). A set or reset of JQDIS bit causes the injected queue to be flushed and the JSQR register is cleared.">
        <Enum name="B_0x0" start="0x0" description="Injected Queue enabled" />
        <Enum name="B_0x1" start="0x1" description="Injected Queue disabled" />
      </BitField>
    </Register>
    <Register start="+0x10" size="0" name="ADC_CFGR2" access="Read/Write" description="ADC configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ROVSE" description="Regular Oversampling Enable This bit is set and cleared by software to enable regular oversampling. Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)">
        <Enum name="B_0x0" start="0x0" description="Regular Oversampling disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular Oversampling enabled" />
      </BitField>
      <BitField start="1" size="1" name="JOVSE" description="Injected Oversampling Enable This bit is set and cleared by software to enable injected oversampling. Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)">
        <Enum name="B_0x0" start="0x0" description="Injected Oversampling disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected Oversampling enabled" />
      </BitField>
      <BitField start="5" size="4" name="OVSS" description="Oversampling right shift This bitfield is set and cleared by software to define the right shifting applied to the raw oversampling result. Others: Reserved, must not be used. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="No right shift" />
        <Enum name="B_0x1" start="0x1" description="Shift right 1-bit" />
        <Enum name="B_0x2" start="0x2" description="Shift right 2-bits" />
        <Enum name="B_0x3" start="0x3" description="Shift right 3-bits" />
        <Enum name="B_0x4" start="0x4" description="Shift right 4-bits" />
        <Enum name="B_0x5" start="0x5" description="Shift right 5-bits" />
        <Enum name="B_0x6" start="0x6" description="Shift right 6-bits" />
        <Enum name="B_0x7" start="0x7" description="Shift right 7-bits" />
        <Enum name="B_0x8" start="0x8" description="Shift right 8-bits" />
        <Enum name="B_0x9" start="0x9" description="Shift right 9-bits" />
        <Enum name="B_0xA" start="0xA" description="Shift right 10-bits" />
        <Enum name="B_0xB" start="0xB" description="Shift right 11-bits" />
      </BitField>
      <BitField start="9" size="1" name="TROVS" description="Triggered Regular Oversampling This bit is set and cleared by software to enable triggered oversampling Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="All oversampled conversions for a channel are done consecutively following a trigger" />
        <Enum name="B_0x1" start="0x1" description="Each oversampled conversion for a channel needs a new trigger" />
      </BitField>
      <BitField start="10" size="1" name="ROVSM" description="Regular Oversampling mode This bit is set and cleared by software to select the regular oversampling mode. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Continued mode: When injected conversions are triggered, the oversampling is temporary stopped and continued after the injection sequence (oversampling buffer is maintained during injected sequence)" />
        <Enum name="B_0x1" start="0x1" description="Resumed mode: When injected conversions are triggered, the current oversampling is aborted and resumed from start after the injection sequence (oversampling buffer is zeroed by injected sequence start)" />
      </BitField>
      <BitField start="11" size="1" name="RSHIFT1" description="Right-shift data after Offset 1 correction This bitfield is set and cleared by software to right-shift 1-bit data after offset1 correction. This bit can only be used for 8-bit and 16-bit data format (see (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT, RSHIFT, SSATE) for details).">
        <Enum name="B_0x0" start="0x0" description="Right-shifting disabled" />
        <Enum name="B_0x1" start="0x1" description="Data is right-shifted 1-bit." />
      </BitField>
      <BitField start="12" size="1" name="RSHIFT2" description="Right-shift data after Offset 2 correction Refer to RSHIFT1 description" />
      <BitField start="13" size="1" name="RSHIFT3" description="Right-shift data after Offset 3 correction Refer to RSHIFT1 description" />
      <BitField start="14" size="1" name="RSHIFT4" description="Right-shift data after Offset 4 correction Refer to RSHIFT1 description." />
      <BitField start="16" size="10" name="OSVR" description="Oversampling ratio This bitfield is set and cleared by software to define the oversampling ratio. 2: 3x ... 1023: 1024x Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1x (no oversampling)" />
        <Enum name="B_0x1" start="0x1" description="2x" />
      </BitField>
      <BitField start="28" size="4" name="LSHIFT" description="Left shift factor This bitfield is set and cleared by software to define the left shifting applied to the final result with or without oversampling. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="No left shift" />
        <Enum name="B_0x1" start="0x1" description="Shift left 1-bit" />
        <Enum name="B_0x2" start="0x2" description="Shift left 2-bits" />
        <Enum name="B_0x3" start="0x3" description="Shift left 3-bits" />
        <Enum name="B_0x4" start="0x4" description="Shift left 4-bits" />
        <Enum name="B_0x5" start="0x5" description="Shift left 5-bits" />
        <Enum name="B_0x6" start="0x6" description="Shift left 6-bits" />
        <Enum name="B_0x7" start="0x7" description="Shift left 7-bits" />
        <Enum name="B_0x8" start="0x8" description="Shift left 8-bits" />
        <Enum name="B_0x9" start="0x9" description="Shift left 9-bits" />
        <Enum name="B_0xA" start="0xA" description="Shift left 10-bits" />
        <Enum name="B_0xB" start="0xB" description="Shift left 11-bits" />
        <Enum name="B_0xC" start="0xC" description="Shift left 12-bits" />
        <Enum name="B_0xD" start="0xD" description="Shift left 13-bits" />
        <Enum name="B_0xE" start="0xE" description="Shift left 14-bits" />
        <Enum name="B_0xF" start="0xF" description="Shift left 15-bits" />
      </BitField>
    </Register>
    <Register start="+0x14" size="0" name="ADC_SMPR1" access="Read/Write" description="ADC sample time register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMP0" description="Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="3" size="3" name="SMP1" description="Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="6" size="3" name="SMP2" description="Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="9" size="3" name="SMP3" description="Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="12" size="3" name="SMP4" description="Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="15" size="3" name="SMP5" description="Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="18" size="3" name="SMP6" description="Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="21" size="3" name="SMP7" description="Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="24" size="3" name="SMP8" description="Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="27" size="3" name="SMP9" description="Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
    </Register>
    <Register start="+0x18" size="0" name="ADC_SMPR2" access="Read/Write" description="ADC sample time register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMP10" description="Channel x sampling time selection (x = 10 to 19) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="3" size="3" name="SMP11" description="Channel x sampling time selection (x = 10 to 19) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="6" size="3" name="SMP12" description="Channel x sampling time selection (x = 10 to 19) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="9" size="3" name="SMP13" description="Channel x sampling time selection (x = 10 to 19) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="12" size="3" name="SMP14" description="Channel x sampling time selection (x = 10 to 19) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="15" size="3" name="SMP15" description="Channel x sampling time selection (x = 10 to 19) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="18" size="3" name="SMP16" description="Channel x sampling time selection (x = 10 to 19) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="21" size="3" name="SMP17" description="Channel x sampling time selection (x = 10 to 19) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="24" size="3" name="SMP18" description="Channel x sampling time selection (x = 10 to 19) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="27" size="3" name="SMP19" description="Channel x sampling time selection (x = 10 to 19) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="0" name="ADC_PCSEL" access="Read/Write" description="ADC channel preselection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PCSEL0" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="1" size="1" name="PCSEL1" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="2" size="1" name="PCSEL2" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="3" size="1" name="PCSEL3" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="4" size="1" name="PCSEL4" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="5" size="1" name="PCSEL5" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="6" size="1" name="PCSEL6" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="7" size="1" name="PCSEL7" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="8" size="1" name="PCSEL8" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="9" size="1" name="PCSEL9" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="10" size="1" name="PCSEL10" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="11" size="1" name="PCSEL11" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="12" size="1" name="PCSEL12" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="13" size="1" name="PCSEL13" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="14" size="1" name="PCSEL14" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="15" size="1" name="PCSEL15" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="16" size="1" name="PCSEL16" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="17" size="1" name="PCSEL17" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="18" size="1" name="PCSEL18" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="19" size="1" name="PCSEL19" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
    </Register>
    <Register start="+0x20" size="0" name="ADC_LTR1" access="Read/Write" description="ADC watchdog threshold register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LTR1" description="Analog watchdog 1 lower threshold These bits are written by software to define the lower threshold for the analog watchdog 1. Refer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy) Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0x24" size="0" name="ADC_HTR1" access="Read/Write" description="ADC watchdog threshold register 1" reset_value="0x03FFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="HTR1" description="Analog watchdog 1 higher threshold These bits are written by software to define the higher threshold for the analog watchdog 1. Refer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy) Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0x30" size="0" name="ADC_SQR1" access="Read/Write" description="ADC regular sequence register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="L" description="Regular channel sequence length These bits are written by software to define the total number of conversions in the regular channel conversion sequence. ... Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1 conversion" />
        <Enum name="B_0x1" start="0x1" description="2 conversions" />
        <Enum name="B_0xF" start="0xF" description="16 conversions" />
      </BitField>
      <BitField start="6" size="5" name="SQ1" description="1st conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 1st in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="12" size="5" name="SQ2" description="2nd conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 2nd in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="18" size="5" name="SQ3" description="3rd conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 3rd in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="24" size="5" name="SQ4" description="4th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 4th in the regular conversion sequence." />
    </Register>
    <Register start="+0x34" size="0" name="ADC_SQR2" access="Read/Write" description="ADC regular sequence register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SQ5" description="5th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 5th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="6" size="5" name="SQ6" description="6th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 6th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="12" size="5" name="SQ7" description="7th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 7th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="18" size="5" name="SQ8" description="8th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 8th in the regular conversion sequence Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="24" size="5" name="SQ9" description="9th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 9th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
    </Register>
    <Register start="+0x38" size="0" name="ADC_SQR3" access="Read/Write" description="ADC regular sequence register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SQ10" description="10th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 10th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="6" size="5" name="SQ11" description="11th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 11th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="12" size="5" name="SQ12" description="12th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 12th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="18" size="5" name="SQ13" description="13th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 13th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="24" size="5" name="SQ14" description="14th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 14th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
    </Register>
    <Register start="+0x3C" size="0" name="ADC_SQR4" access="Read/Write" description="ADC regular sequence register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SQ15" description="15th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 15th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="6" size="5" name="SQ16" description="16th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 16th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
    </Register>
    <Register start="+0x40" size="0" name="ADC_DR" access="Read/Write" description="ADC regular Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDATA" description="Regular Data converted These bits are read-only. They contain the conversion result from the last converted regular channel. The data are left- or right-aligned as described in ." />
    </Register>
    <Register start="+0x4C" size="0" name="ADC_JSQR" access="Read/Write" description="ADC injected sequence register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="JL" description="Injected channel sequence length These bits are written by software to define the total number of conversions in the injected channel conversion sequence. Note: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1 conversion" />
        <Enum name="B_0x1" start="0x1" description="2 conversions" />
        <Enum name="B_0x2" start="0x2" description="3 conversions" />
        <Enum name="B_0x3" start="0x3" description="4 conversions" />
      </BitField>
      <BitField start="2" size="5" name="JEXTSEL" description="External trigger selection for injected group These bits select the external event used to trigger the start of conversion of an injected group: ... Note: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Event 0" />
        <Enum name="B_0x1" start="0x1" description="Event 1" />
        <Enum name="B_0x2" start="0x2" description="Event 2" />
        <Enum name="B_0x3" start="0x3" description="Event 3" />
        <Enum name="B_0x4" start="0x4" description="Event 4" />
        <Enum name="B_0x5" start="0x5" description="Event 5" />
        <Enum name="B_0x6" start="0x6" description="Event 6" />
        <Enum name="B_0x7" start="0x7" description="Event 7" />
        <Enum name="B_0x1F" start="0x1F" description="Event 31:" />
      </BitField>
      <BitField start="7" size="2" name="JEXTEN" description="External trigger enable and polarity selection for injected channels These bits are set and cleared by software to select the external trigger polarity and enable the trigger of an injected group. If JQDIS=1 (queue disabled), Hardware trigger detection disabled (conversions can be launched by software Note: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing). If JQM=1 and if the Queue of Context becomes empty, the software and hardware triggers of the injected sequence are both internally disabled (refer to Queue of context for injected conversions)">
        <Enum name="B_0x0" start="0x0" description="If JQDIS=0 (queue enabled), Hardware and software trigger detection disabled and" />
        <Enum name="B_0x1" start="0x1" description="Hardware trigger detection on the rising edge" />
        <Enum name="B_0x2" start="0x2" description="Hardware trigger detection on the falling edge" />
        <Enum name="B_0x3" start="0x3" description="Hardware trigger detection on both the rising and falling edges" />
      </BitField>
      <BitField start="9" size="5" name="JSQ1" description="1st conversion in the injected sequence These bits are written by software with the channel number (0..19) assigned as the 1st in the injected conversion sequence. Note: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing) unless the context queue is enabled (JQDIS=0 in ADC_CFGR register)." />
      <BitField start="15" size="5" name="JSQ2" description="2nd conversion in the injected sequence These bits are written by software with the channel number (0..19) assigned as the 2nd in the injected conversion sequence. Note: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing) unless the context queue is enabled (JQDIS=0 in ADC_CFGR register)." />
      <BitField start="21" size="5" name="JSQ3" description="3rd conversion in the injected sequence These bits are written by software with the channel number (0..19) assigned as the 3rd in the injected conversion sequence. Note: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing) unless the context queue is enabled (JQDIS=0 in ADC_CFGR register)." />
      <BitField start="27" size="5" name="JSQ4" description="4th conversion in the injected sequence These bits are written by software with the channel number (0..19) assigned as the 4th in the injected conversion sequence. Note: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing) unless the context queue is enabled (JQDIS=0 in ADC_CFGR register)." />
    </Register>
    <Register start="+0x60" size="0" name="ADC_OFR1" access="Read/Write" description="ADC injected channel 1 offset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="OFFSET1" description="Data offset y for the channel programmed into bits OFFSETy_CH[4:0] These bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). When OFFSETy[25:0] bitfield is reset, the offset compensation is disabled. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing). If several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction. Ex: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[25:0] which is subtracted when converting channel 4." />
      <BitField start="26" size="5" name="OFFSET1_CH" description="Channel selection for the Data offset y These bits are written by software to define the channel to which the offset programmed into bits OFFSETy[25:0] will apply. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
      <BitField start="31" size="1" name="SSATE" description="Signed saturation Enable This bit is written by software to enable or disable the Signed saturation feature. This bit can be enabled only for 8-bit and 16-bit data format (see alignment and offset (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT, RSHIFT, SSATE) for details). Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Offset is subtracted maintaining data integrity and extending result size (9-bit and 17-bit signed format)." />
        <Enum name="B_0x1" start="0x1" description="Offset is subtracted and result is saturated to maintain result size." />
      </BitField>
    </Register>
    <Register start="+0x64" size="0" name="ADC_OFR2" access="Read/Write" description="ADC injected channel 2 offset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="OFFSET2" description="Data offset y for the channel programmed into bits OFFSETy_CH[4:0] These bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). When OFFSETy[25:0] bitfield is reset, the offset compensation is disabled. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing). If several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction. Ex: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[25:0] which is subtracted when converting channel 4." />
      <BitField start="26" size="5" name="OFFSET2_CH" description="Channel selection for the Data offset y These bits are written by software to define the channel to which the offset programmed into bits OFFSETy[25:0] will apply. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
      <BitField start="31" size="1" name="SSATE" description="Signed saturation Enable This bit is written by software to enable or disable the Signed saturation feature. This bit can be enabled only for 8-bit and 16-bit data format (see alignment and offset (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT, RSHIFT, SSATE) for details). Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Offset is subtracted maintaining data integrity and extending result size (9-bit and 17-bit signed format)." />
        <Enum name="B_0x1" start="0x1" description="Offset is subtracted and result is saturated to maintain result size." />
      </BitField>
    </Register>
    <Register start="+0x68" size="0" name="ADC_OFR3" access="Read/Write" description="ADC injected channel 3 offset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="OFFSET3" description="Data offset y for the channel programmed into bits OFFSETy_CH[4:0] These bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). When OFFSETy[25:0] bitfield is reset, the offset compensation is disabled. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing). If several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction. Ex: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[25:0] which is subtracted when converting channel 4." />
      <BitField start="26" size="5" name="OFFSET3_CH" description="Channel selection for the Data offset y These bits are written by software to define the channel to which the offset programmed into bits OFFSETy[25:0] will apply. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
      <BitField start="31" size="1" name="SSATE" description="Signed saturation Enable This bit is written by software to enable or disable the Signed saturation feature. This bit can be enabled only for 8-bit and 16-bit data format (see alignment and offset (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT, RSHIFT, SSATE) for details). Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Offset is subtracted maintaining data integrity and extending result size (9-bit and 17-bit signed format)." />
        <Enum name="B_0x1" start="0x1" description="Offset is subtracted and result is saturated to maintain result size." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="0" name="ADC_OFR4" access="Read/Write" description="ADC injected channel 4 offset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="OFFSET4" description="Data offset y for the channel programmed into bits OFFSETy_CH[4:0] These bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). When OFFSETy[25:0] bitfield is reset, the offset compensation is disabled. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing). If several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction. Ex: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[25:0] which is subtracted when converting channel 4." />
      <BitField start="26" size="5" name="OFFSET4_CH" description="Channel selection for the Data offset y These bits are written by software to define the channel to which the offset programmed into bits OFFSETy[25:0] will apply. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
      <BitField start="31" size="1" name="SSATE" description="Signed saturation Enable This bit is written by software to enable or disable the Signed saturation feature. This bit can be enabled only for 8-bit and 16-bit data format (see alignment and offset (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT, RSHIFT, SSATE) for details). Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Offset is subtracted maintaining data integrity and extending result size (9-bit and 17-bit signed format)." />
        <Enum name="B_0x1" start="0x1" description="Offset is subtracted and result is saturated to maintain result size." />
      </BitField>
    </Register>
    <Register start="+0x80" size="0" name="ADC_JDR1" access="Read/Write" description="ADC injected channel 1 data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA" description="Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ." />
    </Register>
    <Register start="+0x84" size="0" name="ADC_JDR2" access="Read/Write" description="ADC injected channel 2 data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA" description="Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ." />
    </Register>
    <Register start="+0x88" size="0" name="ADC_JDR3" access="Read/Write" description="ADC injected channel 3 data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA" description="Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ." />
    </Register>
    <Register start="+0x8C" size="0" name="ADC_JDR4" access="Read/Write" description="ADC injected channel 4 data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA" description="Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ." />
    </Register>
    <Register start="+0xA0" size="0" name="ADC_AWD2CR" access="Read/Write" description="ADC analog watchdog 2 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="AWD2CH" description="Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel-i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel-i is monitored by AWD2 When AWD2CH[19:0] = 000..0, the analog Watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0xA4" size="0" name="ADC_AWD3CR" access="Read/Write" description="ADC analog watchdog 3 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="AWD3CH" description="Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel-i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel-i is monitored by AWD3 When AWD3CH[19:0] = 000..0, the analog Watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0xB0" size="0" name="ADC_LTR2" access="Read/Write" description="ADC watchdog lower threshold register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LTR2" description="Analog watchdog 2 lower threshold These bits are written by software to define the lower threshold for the analog watchdog 2. Refer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy). Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0xB4" size="0" name="ADC_HTR2" access="Read/Write" description="ADC watchdog higher threshold register 2" reset_value="0x03FFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="HTR2" description="Analog watchdog 2 higher threshold These bits are written by software to define the higher threshold for the analog watchdog 2. Refer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy). Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0xB8" size="0" name="ADC_LTR3" access="Read/Write" description="ADC watchdog lower threshold register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LTR3" description="Analog watchdog 3 lower threshold These bits are written by software to define the lower threshold for the analog watchdog 3. Refer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy) Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0xBC" size="0" name="ADC_HTR3" access="Read/Write" description="ADC watchdog higher threshold register 3" reset_value="0x03FFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="HTR3" description="Analog watchdog 3 higher threshold These bits are written by software to define the higher threshold for the analog watchdog 3. Refer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy) Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0xC0" size="0" name="ADC_DIFSEL" access="Read/Write" description="ADC differential mode selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="DIFSEL" description="Differential mode for channels 19 to 0 These bits are set and cleared by software. They allow to select if a channel is configured as single ended or differential mode. DIFSEL[i] = 0: ADC analog input channel-i is configured in single ended mode DIFSEL[i] = 1: ADC analog input channel-i is configured in differential mode Note: The software is allowed to write these bits only when the ADC is disabled (ADCAL=0, JADSTART=0, JADSTP=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0)." />
    </Register>
    <Register start="+0xC4" size="0" name="ADC_CALFACT" access="Read/Write" description="ADC calibration factors register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="CALFACT_S" description="Calibration Factors In Single-Ended mode These bits are written by hardware or by software. Once a single-ended inputs calibration is complete, they are updated by hardware with the calibration factors. Software can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it will then be applied once a new single-ended conversion is launched. Note: The software is allowed to write these bits only when ADEN=1, ADSTART=0 and JADSTART=0 (ADC is enabled and no calibration is ongoing and no conversion is ongoing)." />
      <BitField start="16" size="11" name="CALFACT_D" description="Calibration Factors in differential mode These bits are written by hardware or by software. Once a differential inputs calibration is complete, they are updated by hardware with the calibration factors. Software can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it will then be applied once a new differential conversion is launched. Note: The software is allowed to write these bits only when ADEN=1, ADSTART=0 and JADSTART=0 (ADC is enabled and no calibration is ongoing and no conversion is ongoing)." />
    </Register>
    <Register start="+0xC8" size="0" name="ADC_CALFACT2" access="Read/Write" description="ADC calibration factor register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="30" name="LINCALFACT" description="Linearity Calibration Factor These bits are written by hardware or by software. They hold 30-bit out of the 160-bit linearity calibration factor. Once a single-ended inputs calibration is complete, they are updated by hardware with the calibration factors. Software can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it will then be applied once a new single-ended calibration is launched. Note: The software is allowed to write these bits only when ADEN=1, ADSTART=0 and JADSTART=0 (ADC is enabled and no calibration is ongoing and no conversion is ongoing)." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC2" start="0x40022100" description="Analog to Digital Converter">
    <Register start="+0x0" size="0" name="ADC_ISR" access="Read/Write" description="ADC interrupt and status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRDY" description="ADC ready This bit is set by hardware after the ADC has been enabled (bit ADEN=1) and when the ADC reaches a state where it is ready to accept conversion requests. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="ADC not yet ready to start conversion (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="ADC is ready to start conversion" />
      </BitField>
      <BitField start="1" size="1" name="EOSMP" description="End of sampling flag This bit is set by hardware during the conversion of any channel (only for regular channels), at the end of the sampling phase.">
        <Enum name="B_0x0" start="0x0" description="not at the end of the sampling phase (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="End of sampling phase reached" />
      </BitField>
      <BitField start="2" size="1" name="EOC" description="End of conversion flag This bit is set by hardware at the end of each regular conversion of a channel when a new data is available in the ADC_DR register. It is cleared by software writing 1 to it or by reading the ADC_DR register">
        <Enum name="B_0x0" start="0x0" description="Regular channel conversion not complete (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Regular channel conversion complete" />
      </BitField>
      <BitField start="3" size="1" name="EOS" description="End of regular sequence flag This bit is set by hardware at the end of the conversions of a regular sequence of channels. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="Regular Conversions sequence not complete (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Regular Conversions sequence complete" />
      </BitField>
      <BitField start="4" size="1" name="OVR" description="ADC overrun This bit is set by hardware when an overrun occurs on a regular channel, meaning that a new conversion has completed while the EOC flag was already set. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="No overrun occurred (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Overrun has occurred" />
      </BitField>
      <BitField start="5" size="1" name="JEOC" description="Injected channel end of conversion flag This bit is set by hardware at the end of each injected conversion of a channel when a new data is available in the corresponding ADC_JDRy register. It is cleared by software writing 1 to it or by reading the corresponding ADC_JDRy register">
        <Enum name="B_0x0" start="0x0" description="Injected channel conversion not complete (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Injected channel conversion complete" />
      </BitField>
      <BitField start="6" size="1" name="JEOS" description="Injected channel end of sequence flag This bit is set by hardware at the end of the conversions of all injected channels in the group. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="Injected conversion sequence not complete (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Injected conversions complete" />
      </BitField>
      <BitField start="7" size="1" name="AWD1" description="Analog watchdog 1 flag This bit is set by hardware when the converted voltage crosses the values programmed in the fields LT1[11:0] and HT1[11:0] of ADC_TR1 register. It is cleared by software. writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="No analog watchdog 1 event occurred (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 1 event occurred" />
      </BitField>
      <BitField start="8" size="1" name="AWD2" description="Analog watchdog 2 flag This bit is set by hardware when the converted voltage crosses the values programmed in the fields LT2[7:0] and HT2[7:0] of ADC_TR2 register. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="No analog watchdog 2 event occurred (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 2 event occurred" />
      </BitField>
      <BitField start="9" size="1" name="AWD3" description="Analog watchdog 3 flag This bit is set by hardware when the converted voltage crosses the values programmed in the fields LT3[7:0] and HT3[7:0] of ADC_TR3 register. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="No analog watchdog 3 event occurred (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 3 event occurred" />
      </BitField>
      <BitField start="10" size="1" name="JQOVF" description="Injected context queue overflow This bit is set by hardware when an Overflow of the Injected Queue of Context occurs. It is cleared by software writing 1 to it. Refer to for more information.">
        <Enum name="B_0x0" start="0x0" description="No injected context queue overflow occurred (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Injected context queue overflow has occurred" />
      </BitField>
      <BitField start="12" size="1" name="LDORDY" description="ADC LDO output voltage ready bit This bit is set and cleared by hardware. It indicates that the ADC internal LDO output is ready and that the ADC can be enabled or calibrated. Note: Refer to for the availability of the LDO regulator.">
        <Enum name="B_0x0" start="0x0" description="ADC LDO voltage regulator disabled" />
        <Enum name="B_0x1" start="0x1" description="ADC LDO voltage regulator enabled" />
      </BitField>
    </Register>
    <Register start="+0x4" size="0" name="ADC_IER" access="Read/Write" description="ADC interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRDYIE" description="ADC ready interrupt enable This bit is set and cleared by software to enable/disable the ADC Ready interrupt. Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADRDY interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="ADRDY interrupt enabled. An interrupt is generated when the ADRDY bit is set." />
      </BitField>
      <BitField start="1" size="1" name="EOSMPIE" description="End of sampling flag interrupt enable for regular conversions This bit is set and cleared by software to enable/disable the end of the sampling phase interrupt for regular conversions. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="EOSMP interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="EOSMP interrupt enabled. An interrupt is generated when the EOSMP bit is set." />
      </BitField>
      <BitField start="2" size="1" name="EOCIE" description="End of regular conversion interrupt enable This bit is set and cleared by software to enable/disable the end of a regular conversion interrupt. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="EOC interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="EOC interrupt enabled. An interrupt is generated when the EOC bit is set." />
      </BitField>
      <BitField start="3" size="1" name="EOSIE" description="End of regular sequence of conversions interrupt enable This bit is set and cleared by software to enable/disable the end of regular sequence of conversions interrupt. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="EOS interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="EOS interrupt enabled. An interrupt is generated when the EOS bit is set." />
      </BitField>
      <BitField start="4" size="1" name="OVRIE" description="Overrun interrupt enable This bit is set and cleared by software to enable/disable the Overrun interrupt of a regular conversion. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Overrun interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Overrun interrupt enabled. An interrupt is generated when the OVR bit is set." />
      </BitField>
      <BitField start="5" size="1" name="JEOCIE" description="End of injected conversion interrupt enable This bit is set and cleared by software to enable/disable the end of an injected conversion interrupt. Note: The software is allowed to write this bit only when JADSTART is cleared to 0 (no injected conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="JEOC interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="JEOC interrupt enabled. An interrupt is generated when the JEOC bit is set." />
      </BitField>
      <BitField start="6" size="1" name="JEOSIE" description="End of injected sequence of conversions interrupt enable This bit is set and cleared by software to enable/disable the end of injected sequence of conversions interrupt. Note: The software is allowed to write this bit only when JADSTART=0 (which ensures that no injected conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="JEOS interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="JEOS interrupt enabled. An interrupt is generated when the JEOS bit is set." />
      </BitField>
      <BitField start="7" size="1" name="AWD1IE" description="Analog watchdog 1 interrupt enable This bit is set and cleared by software to enable/disable the analog watchdog 1 interrupt. Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog 1 interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 1 interrupt enabled" />
      </BitField>
      <BitField start="8" size="1" name="AWD2IE" description="Analog watchdog 2 interrupt enable This bit is set and cleared by software to enable/disable the analog watchdog 2 interrupt. Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog 2 interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 2 interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="AWD3IE" description="Analog watchdog 3 interrupt enable This bit is set and cleared by software to enable/disable the analog watchdog 2 interrupt. Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog 3 interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 3 interrupt enabled" />
      </BitField>
      <BitField start="10" size="1" name="JQOVFIE" description="Injected context queue overflow interrupt enable This bit is set and cleared by software to enable/disable the Injected Context Queue Overflow interrupt. Note: The software is allowed to write this bit only when JADSTART=0 (which ensures that no injected conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Injected Context Queue Overflow interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected Context Queue Overflow interrupt enabled. An interrupt is generated when the JQOVF bit is set." />
      </BitField>
    </Register>
    <Register start="+0x8" size="0" name="ADC_CR" access="Read/Write" description="ADC control register" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADEN" description="ADC enable control This bit is set by software to enable the ADC. The ADC will be effectively ready to operate once the flag ADRDY has been set. It is cleared by hardware when the ADC is disabled, after the execution of the ADDIS command. Note: The software is allowed to set ADEN only when all bits of ADC_CR registers are 0 (ADCAL=0, JADSTART=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0) except for bit ADVREGEN which must be 1 (and the software must have wait for the startup time of the voltage regulator)">
        <Enum name="B_0x0" start="0x0" description="ADC is disabled (OFF state)" />
        <Enum name="B_0x1" start="0x1" description="Write 1 to enable the ADC." />
      </BitField>
      <BitField start="1" size="1" name="ADDIS" description="ADC disable command This bit is set by software to disable the ADC (ADDIS command) and put it into power-down state (OFF state). It is cleared by hardware once the ADC is effectively disabled (ADEN is also cleared by hardware at this time). Note: The software is allowed to set ADDIS only when ADEN=1 and both ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)">
        <Enum name="B_0x0" start="0x0" description="no ADDIS command ongoing" />
        <Enum name="B_0x1" start="0x1" description="Write 1 to disable the ADC. Read 1 means that an ADDIS command is in progress." />
      </BitField>
      <BitField start="2" size="1" name="ADSTART" description="ADC start of regular conversion This bit is set by software to start ADC conversion of regular channels. Depending on the configuration bits EXTEN, a conversion will start immediately (software trigger configuration) or once a regular hardware trigger event occurs (hardware trigger configuration). It is cleared by hardware: in single conversion mode (CONT=0, DISCEN=0) when software trigger is selected (EXTEN=0x0): at the assertion of the End of Regular Conversion Sequence (EOS) flag. In discontinuous conversion mode (CONT=0, DISCEN=1), when the software trigger is selected (EXTEN=0x0): at the end of conversion (EOC) flag. in all other cases: after the execution of the ADSTP command, at the same time that ADSTP is cleared by hardware. Note: The software is allowed to set ADSTART only when ADEN=1 and ADDIS=0 (ADC is enabled and there is no pending request to disable the ADC) In auto-injection mode (JAUTO=1), regular and auto-injected conversions are started by setting bit ADSTART (JADSTART must be kept cleared)">
        <Enum name="B_0x0" start="0x0" description="No ADC regular conversion is ongoing." />
        <Enum name="B_0x1" start="0x1" description="Write 1 to start regular conversions. Read 1 means that the ADC is operating and eventually converting a regular channel." />
      </BitField>
      <BitField start="3" size="1" name="JADSTART" description="ADC start of injected conversion This bit is set by software to start ADC conversion of injected channels. Depending on the configuration bits JEXTEN, a conversion will start immediately (software trigger configuration) or once an injected hardware trigger event occurs (hardware trigger configuration). It is cleared by hardware: in single conversion mode when software trigger is selected (JEXTSEL=0x0): at the assertion of the End of Injected Conversion Sequence (JEOS) flag. in all cases: after the execution of the JADSTP command, at the same time that JADSTP is cleared by hardware. Note: The software is allowed to set JADSTART only when ADEN=1 and ADDIS=0 (ADC is enabled and there is no pending request to disable the ADC). In auto-injection mode (JAUTO=1), regular and auto-injected conversions are started by setting bit ADSTART (JADSTART must be kept cleared)">
        <Enum name="B_0x0" start="0x0" description="No ADC injected conversion is ongoing." />
        <Enum name="B_0x1" start="0x1" description="Write 1 to start injected conversions. Read 1 means that the ADC is operating and eventually converting an injected channel." />
      </BitField>
      <BitField start="4" size="1" name="ADSTP" description="ADC stop of regular conversion command This bit is set by software to stop and discard an ongoing regular conversion (ADSTP Command). It is cleared by hardware when the conversion is effectively discarded and the ADC regular sequence and triggers can be re-configured. The ADC is then ready to accept a new start of regular conversions (ADSTART command). Note: The software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 (ADC is enabled and eventually converting a regular conversion and there is no pending request to disable the ADC). In auto-injection mode (JAUTO=1), setting ADSTP bit aborts both regular and injected conversions (do not use JADSTP). In dual ADC regular simultaneous mode and interleaved mode, the bit ADSTP of the master ADC must be used to stop regular conversions. The other ADSTP bit is inactive.">
        <Enum name="B_0x0" start="0x0" description="No ADC stop regular conversion command ongoing" />
        <Enum name="B_0x1" start="0x1" description="Write 1 to stop regular conversions ongoing. Read 1 means that an ADSTP command is in progress." />
      </BitField>
      <BitField start="5" size="1" name="JADSTP" description="ADC stop of injected conversion command This bit is set by software to stop and discard an ongoing injected conversion (JADSTP Command). It is cleared by hardware when the conversion is effectively discarded and the ADC injected sequence and triggers can be re-configured. The ADC is then ready to accept a new start of injected conversions (JADSTART command). Note: The software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 (ADC is enabled and eventually converting an injected conversion and there is no pending request to disable the ADC). In auto-injection mode (JAUTO=1), setting ADSTP bit aborts both regular and injected conversions (do not use JADSTP)">
        <Enum name="B_0x0" start="0x0" description="No ADC stop injected conversion command ongoing" />
        <Enum name="B_0x1" start="0x1" description="Write 1 to stop injected conversions ongoing. Read 1 means that an ADSTP command is in progress." />
      </BitField>
      <BitField start="8" size="2" name="BOOST" description="Boost mode control This bitfield is set and cleared by software to enable/disable the Boost mode. Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing). When dual mode is enabled (bits DAMDF of ADCx_CCR register are not equal to zero), the BOOST bitfield of the slave ADC is no more writable and its content must be equal to the master ADC BOOST bitfield.">
        <Enum name="B_0x0" start="0x0" description="used when ADC clock &#xe2;&#x89;&#xa4; 6.25 MHz" />
        <Enum name="B_0x1" start="0x1" description="used when 6.25 MHz &lt; ADC clock frequency&#xe2;&#x89;&#xa4; 12.5 MHz" />
        <Enum name="B_0x2" start="0x2" description="used when 12.5 MHz &lt; ADC clock &#xe2;&#x89;&#xa4;25.0 MHz" />
        <Enum name="B_0x3" start="0x3" description="used when 25.0 MHz &lt; ADC clock &#xe2;&#x89;&#xa4; 50.0 MHz" />
      </BitField>
      <BitField start="16" size="1" name="ADCALLIN" description="Linearity calibration This bit is set and cleared by software to enable the Linearity calibration. Note: The software is allowed to write this bit only when the ADC is disabled and is not calibrating (ADCAL=0, JADSTART=0, JADSTP=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0).">
        <Enum name="B_0x0" start="0x0" description="Writing ADCAL will launch a calibration without the Linearity calibration." />
        <Enum name="B_0x1" start="0x1" description="Writing ADCAL will launch a calibration with he Linearity calibration." />
      </BitField>
      <BitField start="22" size="1" name="LINCALRDYW1" description="Linearity calibration ready Word 1 Refer to LINCALRDYW6 description. Note: ADC_CALFACT2[29:0] corresponds linearity correction factor bits[29:0]. The software is allowed to toggle this bit only if the LINCALRDYW6, LINCALRDYW5, LINCALRDYW4, LINCALRDYW3 and LINCALRDYW2 bits are left unchanged." />
      <BitField start="23" size="1" name="LINCALRDYW2" description="Linearity calibration ready Word 2 Refer to LINCALRDYW6 description. Note: ADC_CALFACT2[29:0] corresponds linearity correction factor bits[59:30]. The software is allowed to toggle this bit only if the LINCALRDYW6, LINCALRDYW5, LINCALRDYW4, LINCALRDYW3 and LINCALRDYW1 bits are left unchanged." />
      <BitField start="24" size="1" name="LINCALRDYW3" description="Linearity calibration ready Word 3 Refer to LINCALRDYW6 description. Note: ADC_CALFACT2[29:0] corresponds linearity correction factor bits[89:60]. The software is allowed to toggle this bit only if the LINCALRDYW6, LINCALRDYW5, LINCALRDYW4, LINCALRDYW2 and LINCALRDYW1 bits are left unchanged." />
      <BitField start="25" size="1" name="LINCALRDYW4" description="Linearity calibration ready Word 4 Refer to LINCALRDYW6 description. Note: ADC_CALFACT2[29:0] correspond linearity correction factor bits[119:90]. The software is allowed to toggle this bit only if the LINCALRDYW6, LINCALRDYW5, LINCALRDYW3, LINCALRDYW2 and LINCALRDYW1 bits are left unchanged." />
      <BitField start="26" size="1" name="LINCALRDYW5" description="Linearity calibration ready Word 5 Refer to LINCALRDYW6 description. Note: ADC_CALFACT2[29:0] corresponds linearity correction factor bits[149:120]. The software is allowed to toggle this bit only if the LINCALRDYW6, LINCALRDYW5, LINCALRDYW3, LINCALRDYW2 and LINCALRDYW1 bits are left unchanged." />
      <BitField start="27" size="1" name="LINCALRDYW6" description="Linearity calibration ready Word 6 This control / status bit allows to read/write the 6th linearity calibration factor. When the linearity calibration is complete, this bit is set. A bit clear will launch the transfer of the linearity factor 6 into the LINCALFACT[29:0] of the ADC_CALFACT2 register. The bit will be reset by hardware when the ADC_CALFACT2 register can be read (software must poll the bit until it is cleared). When the LINCALRDYW6 bit is reset, a new linearity factor 6 value can be written into the LINCALFACT[29:0] of the ADC_CALFACT2 register. A bit set will launch the linearity factor 6 update and the bit will be effectively set by hardware once the update will be done (software must poll the bit until it is set to indicate the write is effective). Note: ADC_CALFACT2[29:10] contains 0. ADC_CALFACT2[9:0] corresponds linearity correction factor bits[159:150]. The software is allowed to toggle this bit only if the LINCALRDYW5, LINCALRDYW4, LINCALRDYW3, LINCALRDYW2 and LINCALRDYW1 bits are left unchanged, see chapter for details. The software is allowed to update the linearity calibration factor by writing LINCALRDYWx only when ADEN=1 and ADSTART=0 and JADSTART=0 (ADC enabled and no conversion is ongoing)" />
      <BitField start="28" size="1" name="ADVREGEN" description="ADC voltage regulator enable This bits is set by software to enable the ADC voltage regulator. Before performing any operation such as launching a calibration or enabling the ADC, the ADC voltage regulator must first be enabled and the software must wait for the regulator start-up time. For more details about the ADC voltage regulator enable and disable sequences, refer to (ADVREGEN). The software can program this bitfield only when the ADC is disabled (ADCAL=0, JADSTART=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0).">
        <Enum name="B_0x0" start="0x0" description="ADC Voltage regulator disabled" />
        <Enum name="B_0x1" start="0x1" description="ADC Voltage regulator enabled." />
      </BitField>
      <BitField start="29" size="1" name="DEEPPWD" description="Deep-power-down enable This bit is set and cleared by software to put the ADC in deep-power-down mode. Note: The software is allowed to write this bit only when the ADC is disabled (ADCAL=0, JADSTART=0, JADSTP=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0).">
        <Enum name="B_0x0" start="0x0" description="ADC not in deep-power down" />
        <Enum name="B_0x1" start="0x1" description="ADC in deep-power-down (default reset state)" />
      </BitField>
      <BitField start="30" size="1" name="ADCALDIF" description="Differential mode for calibration This bit is set and cleared by software to configure the single-ended or differential inputs mode for the calibration. Note: The software is allowed to write this bit only when the ADC is disabled and is not calibrating (ADCAL=0, JADSTART=0, JADSTP=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0).">
        <Enum name="B_0x0" start="0x0" description="Writing ADCAL will launch a calibration in Single-ended inputs Mode." />
        <Enum name="B_0x1" start="0x1" description="Writing ADCAL will launch a calibration in Differential inputs Mode." />
      </BitField>
      <BitField start="31" size="1" name="ADCAL" description="ADC calibration This bit is set by software to start the calibration of the ADC. Program first the bit ADCALDIF to determine if this calibration applies for single-ended or differential inputs mode. It is cleared by hardware after calibration is complete. Note: The software is allowed to launch a calibration by setting ADCAL only when ADEN=0. The software is allowed to update the calibration factor by writing ADC_CALFACT only when ADEN=1 and ADSTART=0 and JADSTART=0 (ADC enabled and no conversion is ongoing)">
        <Enum name="B_0x0" start="0x0" description="Calibration complete" />
        <Enum name="B_0x1" start="0x1" description="Write 1 to calibrate the ADC. Read at 1 means that a calibration in progress." />
      </BitField>
    </Register>
    <Register start="+0xC" size="0" name="ADC_CFGR" access="Read/Write" description="ADC configuration register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="DMNGT" description="Data Management configuration This bit is set and cleared by software to select how ADC interface output data are managed. Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing). In dual-ADC modes, this bit is not relevant and replaced by control bit DAMDF of the ADCx_CCR register.">
        <Enum name="B_0x0" start="0x0" description="Regular conversion data stored in DR only" />
        <Enum name="B_0x1" start="0x1" description="DMA One Shot Mode selected" />
        <Enum name="B_0x2" start="0x2" description="DFSDM mode selected" />
        <Enum name="B_0x3" start="0x3" description="DMA Circular Mode selected" />
      </BitField>
      <BitField start="2" size="3" name="RES" description="Data resolution These bits are written by software to select the resolution of the conversion. Others: Reserved, must not be used. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="16 bits" />
        <Enum name="B_0x1" start="0x1" description="14 bits in legacy mode (not optimized power consumption)" />
        <Enum name="B_0x2" start="0x2" description="12 bits in legacy mode (not optimized power consumption)" />
        <Enum name="B_0x5" start="0x5" description="14 bits" />
        <Enum name="B_0x6" start="0x6" description="12 bits" />
        <Enum name="B_0x3" start="0x3" description="10 bits" />
        <Enum name="B_0x7" start="0x7" description="8 bits" />
      </BitField>
      <BitField start="5" size="5" name="EXTSEL" description="External trigger selection for regular group These bits select the external event used to trigger the start of conversion of a regular group: ... Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Event 0" />
        <Enum name="B_0x1" start="0x1" description="Event 1" />
        <Enum name="B_0x2" start="0x2" description="Event 2" />
        <Enum name="B_0x3" start="0x3" description="Event 3" />
        <Enum name="B_0x4" start="0x4" description="Event 4" />
        <Enum name="B_0x5" start="0x5" description="Event 5" />
        <Enum name="B_0x6" start="0x6" description="Event 6" />
        <Enum name="B_0x7" start="0x7" description="Event 7" />
        <Enum name="B_0x1F" start="0x1F" description="Event 31" />
      </BitField>
      <BitField start="10" size="2" name="EXTEN" description="External trigger enable and polarity selection for regular channels These bits are set and cleared by software to select the external trigger polarity and enable the trigger of a regular group. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Hardware trigger detection disabled (conversions can be launched by software)" />
        <Enum name="B_0x1" start="0x1" description="Hardware trigger detection on the rising edge" />
        <Enum name="B_0x2" start="0x2" description="Hardware trigger detection on the falling edge" />
        <Enum name="B_0x3" start="0x3" description="Hardware trigger detection on both the rising and falling edges" />
      </BitField>
      <BitField start="12" size="1" name="OVRMOD" description="Overrun Mode This bit is set and cleared by software and configure the way data overrun is managed. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC_DR register is preserved with the old data when an overrun is detected." />
        <Enum name="B_0x1" start="0x1" description="ADC_DR register is overwritten with the last conversion result when an overrun is detected." />
      </BitField>
      <BitField start="13" size="1" name="CONT" description="Single / continuous conversion mode for regular conversions This bit is set and cleared by software. If it is set, regular conversion takes place continuously until it is cleared. Note: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both DISCEN=1 and CONT=1. The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing). When dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bit CONT of the slave ADC is no more writable and its content is equal to the bit CONT of the master ADC.">
        <Enum name="B_0x0" start="0x0" description="Single conversion mode" />
        <Enum name="B_0x1" start="0x1" description="Continuous conversion mode" />
      </BitField>
      <BitField start="14" size="1" name="AUTDLY" description="Delayed conversion mode This bit is set and cleared by software to enable/disable the Auto Delayed Conversion mode.. Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing). When dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bit AUTDLY of the slave ADC is no more writable and its content is equal to the bit AUTDLY of the master ADC.">
        <Enum name="B_0x0" start="0x0" description="Auto-delayed conversion mode off" />
        <Enum name="B_0x1" start="0x1" description="Auto-delayed conversion mode on" />
      </BitField>
      <BitField start="16" size="1" name="DISCEN" description="Discontinuous mode for regular channels This bit is set and cleared by software to enable/disable Discontinuous mode for regular channels. Note: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both DISCEN=1 and CONT=1. It is not possible to use both auto-injected mode and discontinuous mode simultaneously: the bits DISCEN and JDISCEN must be kept cleared by software when JAUTO is set. The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing). When dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bit DISCEN of the slave ADC is no more writable and its content is equal to the bit DISCEN of the master ADC.">
        <Enum name="B_0x0" start="0x0" description="Discontinuous mode for regular channels disabled" />
        <Enum name="B_0x1" start="0x1" description="Discontinuous mode for regular channels enabled" />
      </BitField>
      <BitField start="17" size="3" name="DISCNUM" description="Discontinuous mode channel count These bits are written by software to define the number of regular channels to be converted in discontinuous mode, after receiving an external trigger. ... Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing). When dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bits DISCNUM[2:0] of the slave ADC are no more writable and their content is equal to the bits DISCNUM[2:0] of the master ADC.">
        <Enum name="B_0x0" start="0x0" description="1 channel" />
        <Enum name="B_0x1" start="0x1" description="2 channels" />
        <Enum name="B_0x7" start="0x7" description="8 channels" />
      </BitField>
      <BitField start="20" size="1" name="JDISCEN" description="Discontinuous mode on injected channels This bit is set and cleared by software to enable/disable discontinuous mode on the injected channels of a group. Note: The software is allowed to write this bit only when JADSTART=0 (which ensures that no injected conversion is ongoing). It is not possible to use both auto-injected mode and discontinuous mode simultaneously: the bits DISCEN and JDISCEN must be kept cleared by software when JAUTO is set. When dual mode is enabled (bits DAMDF of ADCx_CCR register are not equal to zero), the bit JDISCEN of the slave ADC is no more writable and its content is equal to the bit JDISCEN of the master ADC.">
        <Enum name="B_0x0" start="0x0" description="Discontinuous mode on injected channels disabled" />
        <Enum name="B_0x1" start="0x1" description="Discontinuous mode on injected channels enabled" />
      </BitField>
      <BitField start="21" size="1" name="JQM" description="JSQR queue mode This bit is set and cleared by software. It defines how an empty Queue is managed. Refer to for more information. Note: The software is allowed to write this bit only when JADSTART=0 (which ensures that no injected conversion is ongoing). When dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bit JQM of the slave ADC is no more writable and its content is equal to the bit JQM of the master ADC.">
        <Enum name="B_0x0" start="0x0" description="JSQR Mode 0: The Queue is never empty and maintains the last written configuration into JSQR." />
        <Enum name="B_0x1" start="0x1" description="JSQR Mode 1: The Queue can be empty and when this occurs, the software and hardware triggers of the injected sequence are both internally disabled just after the completion of the last valid injected sequence." />
      </BitField>
      <BitField start="22" size="1" name="AWD1SGL" description="Enable the watchdog 1 on a single channel or on all channels This bit is set and cleared by software to enable the analog watchdog on the channel identified by the AWD1CH[4:0] bits or on all the channels Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog 1 enabled on all channels" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 1 enabled on a single channel" />
      </BitField>
      <BitField start="23" size="1" name="AWD1EN" description="Analog watchdog 1 enable on regular channels This bit is set and cleared by software Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog 1 disabled on regular channels" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 1 enabled on regular channels" />
      </BitField>
      <BitField start="24" size="1" name="JAWD1EN" description="Analog watchdog 1 enable on injected channels This bit is set and cleared by software Note: The software is allowed to write this bit only when JADSTART=0 (which ensures that no injected conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog 1 disabled on injected channels" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 1 enabled on injected channels" />
      </BitField>
      <BitField start="25" size="1" name="JAUTO" description="Automatic injected group conversion This bit is set and cleared by software to enable/disable automatic injected group conversion after regular group conversion. Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no regular nor injected conversion is ongoing). When dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bit JAUTO of the slave ADC is no more writable and its content is equal to the bit JAUTO of the master ADC.">
        <Enum name="B_0x0" start="0x0" description="Automatic injected group conversion disabled" />
        <Enum name="B_0x1" start="0x1" description="Automatic injected group conversion enabled" />
      </BitField>
      <BitField start="26" size="5" name="AWD1CH" description="Analog watchdog 1 channel selection These bits are set and cleared by software. They select the input channel to be guarded by the analog watchdog. ..... others: Reserved, must not be used Note: The channel selected by AWD1CH must be also selected into the SQRi or JSQRi registers. The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog input channel-0 monitored by AWD1" />
        <Enum name="B_0x1" start="0x1" description="ADC analog input channel-1 monitored by AWD1" />
        <Enum name="B_0x12" start="0x12" description="ADC analog input channel-19 monitored by AWD1" />
      </BitField>
      <BitField start="31" size="1" name="JQDIS" description="Injected Queue disable These bits are set and cleared by software to disable the Injected Queue mechanism: Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no regular nor injected conversion is ongoing). A set or reset of JQDIS bit causes the injected queue to be flushed and the JSQR register is cleared.">
        <Enum name="B_0x0" start="0x0" description="Injected Queue enabled" />
        <Enum name="B_0x1" start="0x1" description="Injected Queue disabled" />
      </BitField>
    </Register>
    <Register start="+0x10" size="0" name="ADC_CFGR2" access="Read/Write" description="ADC configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ROVSE" description="Regular Oversampling Enable This bit is set and cleared by software to enable regular oversampling. Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)">
        <Enum name="B_0x0" start="0x0" description="Regular Oversampling disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular Oversampling enabled" />
      </BitField>
      <BitField start="1" size="1" name="JOVSE" description="Injected Oversampling Enable This bit is set and cleared by software to enable injected oversampling. Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)">
        <Enum name="B_0x0" start="0x0" description="Injected Oversampling disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected Oversampling enabled" />
      </BitField>
      <BitField start="5" size="4" name="OVSS" description="Oversampling right shift This bitfield is set and cleared by software to define the right shifting applied to the raw oversampling result. Others: Reserved, must not be used. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="No right shift" />
        <Enum name="B_0x1" start="0x1" description="Shift right 1-bit" />
        <Enum name="B_0x2" start="0x2" description="Shift right 2-bits" />
        <Enum name="B_0x3" start="0x3" description="Shift right 3-bits" />
        <Enum name="B_0x4" start="0x4" description="Shift right 4-bits" />
        <Enum name="B_0x5" start="0x5" description="Shift right 5-bits" />
        <Enum name="B_0x6" start="0x6" description="Shift right 6-bits" />
        <Enum name="B_0x7" start="0x7" description="Shift right 7-bits" />
        <Enum name="B_0x8" start="0x8" description="Shift right 8-bits" />
        <Enum name="B_0x9" start="0x9" description="Shift right 9-bits" />
        <Enum name="B_0xA" start="0xA" description="Shift right 10-bits" />
        <Enum name="B_0xB" start="0xB" description="Shift right 11-bits" />
      </BitField>
      <BitField start="9" size="1" name="TROVS" description="Triggered Regular Oversampling This bit is set and cleared by software to enable triggered oversampling Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="All oversampled conversions for a channel are done consecutively following a trigger" />
        <Enum name="B_0x1" start="0x1" description="Each oversampled conversion for a channel needs a new trigger" />
      </BitField>
      <BitField start="10" size="1" name="ROVSM" description="Regular Oversampling mode This bit is set and cleared by software to select the regular oversampling mode. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Continued mode: When injected conversions are triggered, the oversampling is temporary stopped and continued after the injection sequence (oversampling buffer is maintained during injected sequence)" />
        <Enum name="B_0x1" start="0x1" description="Resumed mode: When injected conversions are triggered, the current oversampling is aborted and resumed from start after the injection sequence (oversampling buffer is zeroed by injected sequence start)" />
      </BitField>
      <BitField start="11" size="1" name="RSHIFT1" description="Right-shift data after Offset 1 correction This bitfield is set and cleared by software to right-shift 1-bit data after offset1 correction. This bit can only be used for 8-bit and 16-bit data format (see (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT, RSHIFT, SSATE) for details).">
        <Enum name="B_0x0" start="0x0" description="Right-shifting disabled" />
        <Enum name="B_0x1" start="0x1" description="Data is right-shifted 1-bit." />
      </BitField>
      <BitField start="12" size="1" name="RSHIFT2" description="Right-shift data after Offset 2 correction Refer to RSHIFT1 description" />
      <BitField start="13" size="1" name="RSHIFT3" description="Right-shift data after Offset 3 correction Refer to RSHIFT1 description" />
      <BitField start="14" size="1" name="RSHIFT4" description="Right-shift data after Offset 4 correction Refer to RSHIFT1 description." />
      <BitField start="16" size="10" name="OSVR" description="Oversampling ratio This bitfield is set and cleared by software to define the oversampling ratio. 2: 3x ... 1023: 1024x Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1x (no oversampling)" />
        <Enum name="B_0x1" start="0x1" description="2x" />
      </BitField>
      <BitField start="28" size="4" name="LSHIFT" description="Left shift factor This bitfield is set and cleared by software to define the left shifting applied to the final result with or without oversampling. Note: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="No left shift" />
        <Enum name="B_0x1" start="0x1" description="Shift left 1-bit" />
        <Enum name="B_0x2" start="0x2" description="Shift left 2-bits" />
        <Enum name="B_0x3" start="0x3" description="Shift left 3-bits" />
        <Enum name="B_0x4" start="0x4" description="Shift left 4-bits" />
        <Enum name="B_0x5" start="0x5" description="Shift left 5-bits" />
        <Enum name="B_0x6" start="0x6" description="Shift left 6-bits" />
        <Enum name="B_0x7" start="0x7" description="Shift left 7-bits" />
        <Enum name="B_0x8" start="0x8" description="Shift left 8-bits" />
        <Enum name="B_0x9" start="0x9" description="Shift left 9-bits" />
        <Enum name="B_0xA" start="0xA" description="Shift left 10-bits" />
        <Enum name="B_0xB" start="0xB" description="Shift left 11-bits" />
        <Enum name="B_0xC" start="0xC" description="Shift left 12-bits" />
        <Enum name="B_0xD" start="0xD" description="Shift left 13-bits" />
        <Enum name="B_0xE" start="0xE" description="Shift left 14-bits" />
        <Enum name="B_0xF" start="0xF" description="Shift left 15-bits" />
      </BitField>
    </Register>
    <Register start="+0x14" size="0" name="ADC_SMPR1" access="Read/Write" description="ADC sample time register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMP0" description="Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="3" size="3" name="SMP1" description="Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="6" size="3" name="SMP2" description="Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="9" size="3" name="SMP3" description="Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="12" size="3" name="SMP4" description="Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="15" size="3" name="SMP5" description="Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="18" size="3" name="SMP6" description="Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="21" size="3" name="SMP7" description="Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="24" size="3" name="SMP8" description="Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="27" size="3" name="SMP9" description="Channel x sampling time selection (x = 0 to 9) These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
    </Register>
    <Register start="+0x18" size="0" name="ADC_SMPR2" access="Read/Write" description="ADC sample time register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMP10" description="Channel x sampling time selection (x = 10 to 19) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="3" size="3" name="SMP11" description="Channel x sampling time selection (x = 10 to 19) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="6" size="3" name="SMP12" description="Channel x sampling time selection (x = 10 to 19) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="9" size="3" name="SMP13" description="Channel x sampling time selection (x = 10 to 19) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="12" size="3" name="SMP14" description="Channel x sampling time selection (x = 10 to 19) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="15" size="3" name="SMP15" description="Channel x sampling time selection (x = 10 to 19) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="18" size="3" name="SMP16" description="Channel x sampling time selection (x = 10 to 19) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="21" size="3" name="SMP17" description="Channel x sampling time selection (x = 10 to 19) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="24" size="3" name="SMP18" description="Channel x sampling time selection (x = 10 to 19) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
      <BitField start="27" size="3" name="SMP19" description="Channel x sampling time selection (x = 10 to 19) These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="8.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="16.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="32.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="64.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="387.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="810.5 ADC clock cycles" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="0" name="ADC_PCSEL" access="Read/Write" description="ADC channel preselection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PCSEL0" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="1" size="1" name="PCSEL1" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="2" size="1" name="PCSEL2" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="3" size="1" name="PCSEL3" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="4" size="1" name="PCSEL4" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="5" size="1" name="PCSEL5" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="6" size="1" name="PCSEL6" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="7" size="1" name="PCSEL7" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="8" size="1" name="PCSEL8" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="9" size="1" name="PCSEL9" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="10" size="1" name="PCSEL10" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="11" size="1" name="PCSEL11" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="12" size="1" name="PCSEL12" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="13" size="1" name="PCSEL13" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="14" size="1" name="PCSEL14" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="15" size="1" name="PCSEL15" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="16" size="1" name="PCSEL16" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="17" size="1" name="PCSEL17" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="18" size="1" name="PCSEL18" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
      <BitField start="19" size="1" name="PCSEL19" description=":Channel x (VINP[i]) pre selection (x = 0 to 19) These bits are written by software to pre select the input channel at IO instance to be converted. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Input Channel x (Vinp x) is not pre selected for conversion, the ADC conversion result with this channel shows wrong result." />
        <Enum name="B_0x1" start="0x1" description="Input Channel x (Vinp x) is pre selected for conversion" />
      </BitField>
    </Register>
    <Register start="+0x20" size="0" name="ADC_LTR1" access="Read/Write" description="ADC watchdog threshold register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LTR1" description="Analog watchdog 1 lower threshold These bits are written by software to define the lower threshold for the analog watchdog 1. Refer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy) Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0x24" size="0" name="ADC_HTR1" access="Read/Write" description="ADC watchdog threshold register 1" reset_value="0x03FFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="HTR1" description="Analog watchdog 1 higher threshold These bits are written by software to define the higher threshold for the analog watchdog 1. Refer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy) Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0x30" size="0" name="ADC_SQR1" access="Read/Write" description="ADC regular sequence register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="L" description="Regular channel sequence length These bits are written by software to define the total number of conversions in the regular channel conversion sequence. ... Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1 conversion" />
        <Enum name="B_0x1" start="0x1" description="2 conversions" />
        <Enum name="B_0xF" start="0xF" description="16 conversions" />
      </BitField>
      <BitField start="6" size="5" name="SQ1" description="1st conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 1st in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="12" size="5" name="SQ2" description="2nd conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 2nd in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="18" size="5" name="SQ3" description="3rd conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 3rd in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="24" size="5" name="SQ4" description="4th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 4th in the regular conversion sequence." />
    </Register>
    <Register start="+0x34" size="0" name="ADC_SQR2" access="Read/Write" description="ADC regular sequence register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SQ5" description="5th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 5th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="6" size="5" name="SQ6" description="6th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 6th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="12" size="5" name="SQ7" description="7th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 7th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="18" size="5" name="SQ8" description="8th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 8th in the regular conversion sequence Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="24" size="5" name="SQ9" description="9th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 9th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
    </Register>
    <Register start="+0x38" size="0" name="ADC_SQR3" access="Read/Write" description="ADC regular sequence register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SQ10" description="10th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 10th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="6" size="5" name="SQ11" description="11th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 11th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="12" size="5" name="SQ12" description="12th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 12th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="18" size="5" name="SQ13" description="13th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 13th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="24" size="5" name="SQ14" description="14th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 14th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
    </Register>
    <Register start="+0x3C" size="0" name="ADC_SQR4" access="Read/Write" description="ADC regular sequence register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SQ15" description="15th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 15th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="6" size="5" name="SQ16" description="16th conversion in regular sequence These bits are written by software with the channel number (0..19) assigned as the 16th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)." />
    </Register>
    <Register start="+0x40" size="0" name="ADC_DR" access="Read/Write" description="ADC regular Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDATA" description="Regular Data converted These bits are read-only. They contain the conversion result from the last converted regular channel. The data are left- or right-aligned as described in ." />
    </Register>
    <Register start="+0x4C" size="0" name="ADC_JSQR" access="Read/Write" description="ADC injected sequence register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="JL" description="Injected channel sequence length These bits are written by software to define the total number of conversions in the injected channel conversion sequence. Note: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1 conversion" />
        <Enum name="B_0x1" start="0x1" description="2 conversions" />
        <Enum name="B_0x2" start="0x2" description="3 conversions" />
        <Enum name="B_0x3" start="0x3" description="4 conversions" />
      </BitField>
      <BitField start="2" size="5" name="JEXTSEL" description="External trigger selection for injected group These bits select the external event used to trigger the start of conversion of an injected group: ... Note: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Event 0" />
        <Enum name="B_0x1" start="0x1" description="Event 1" />
        <Enum name="B_0x2" start="0x2" description="Event 2" />
        <Enum name="B_0x3" start="0x3" description="Event 3" />
        <Enum name="B_0x4" start="0x4" description="Event 4" />
        <Enum name="B_0x5" start="0x5" description="Event 5" />
        <Enum name="B_0x6" start="0x6" description="Event 6" />
        <Enum name="B_0x7" start="0x7" description="Event 7" />
        <Enum name="B_0x1F" start="0x1F" description="Event 31:" />
      </BitField>
      <BitField start="7" size="2" name="JEXTEN" description="External trigger enable and polarity selection for injected channels These bits are set and cleared by software to select the external trigger polarity and enable the trigger of an injected group. If JQDIS=1 (queue disabled), Hardware trigger detection disabled (conversions can be launched by software Note: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing). If JQM=1 and if the Queue of Context becomes empty, the software and hardware triggers of the injected sequence are both internally disabled (refer to Queue of context for injected conversions)">
        <Enum name="B_0x0" start="0x0" description="If JQDIS=0 (queue enabled), Hardware and software trigger detection disabled and" />
        <Enum name="B_0x1" start="0x1" description="Hardware trigger detection on the rising edge" />
        <Enum name="B_0x2" start="0x2" description="Hardware trigger detection on the falling edge" />
        <Enum name="B_0x3" start="0x3" description="Hardware trigger detection on both the rising and falling edges" />
      </BitField>
      <BitField start="9" size="5" name="JSQ1" description="1st conversion in the injected sequence These bits are written by software with the channel number (0..19) assigned as the 1st in the injected conversion sequence. Note: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing) unless the context queue is enabled (JQDIS=0 in ADC_CFGR register)." />
      <BitField start="15" size="5" name="JSQ2" description="2nd conversion in the injected sequence These bits are written by software with the channel number (0..19) assigned as the 2nd in the injected conversion sequence. Note: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing) unless the context queue is enabled (JQDIS=0 in ADC_CFGR register)." />
      <BitField start="21" size="5" name="JSQ3" description="3rd conversion in the injected sequence These bits are written by software with the channel number (0..19) assigned as the 3rd in the injected conversion sequence. Note: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing) unless the context queue is enabled (JQDIS=0 in ADC_CFGR register)." />
      <BitField start="27" size="5" name="JSQ4" description="4th conversion in the injected sequence These bits are written by software with the channel number (0..19) assigned as the 4th in the injected conversion sequence. Note: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing) unless the context queue is enabled (JQDIS=0 in ADC_CFGR register)." />
    </Register>
    <Register start="+0x60" size="0" name="ADC_OFR1" access="Read/Write" description="ADC injected channel 1 offset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="OFFSET1" description="Data offset y for the channel programmed into bits OFFSETy_CH[4:0] These bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). When OFFSETy[25:0] bitfield is reset, the offset compensation is disabled. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing). If several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction. Ex: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[25:0] which is subtracted when converting channel 4." />
      <BitField start="26" size="5" name="OFFSET1_CH" description="Channel selection for the Data offset y These bits are written by software to define the channel to which the offset programmed into bits OFFSETy[25:0] will apply. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
      <BitField start="31" size="1" name="SSATE" description="Signed saturation Enable This bit is written by software to enable or disable the Signed saturation feature. This bit can be enabled only for 8-bit and 16-bit data format (see alignment and offset (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT, RSHIFT, SSATE) for details). Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Offset is subtracted maintaining data integrity and extending result size (9-bit and 17-bit signed format)." />
        <Enum name="B_0x1" start="0x1" description="Offset is subtracted and result is saturated to maintain result size." />
      </BitField>
    </Register>
    <Register start="+0x64" size="0" name="ADC_OFR2" access="Read/Write" description="ADC injected channel 2 offset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="OFFSET2" description="Data offset y for the channel programmed into bits OFFSETy_CH[4:0] These bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). When OFFSETy[25:0] bitfield is reset, the offset compensation is disabled. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing). If several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction. Ex: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[25:0] which is subtracted when converting channel 4." />
      <BitField start="26" size="5" name="OFFSET2_CH" description="Channel selection for the Data offset y These bits are written by software to define the channel to which the offset programmed into bits OFFSETy[25:0] will apply. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
      <BitField start="31" size="1" name="SSATE" description="Signed saturation Enable This bit is written by software to enable or disable the Signed saturation feature. This bit can be enabled only for 8-bit and 16-bit data format (see alignment and offset (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT, RSHIFT, SSATE) for details). Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Offset is subtracted maintaining data integrity and extending result size (9-bit and 17-bit signed format)." />
        <Enum name="B_0x1" start="0x1" description="Offset is subtracted and result is saturated to maintain result size." />
      </BitField>
    </Register>
    <Register start="+0x68" size="0" name="ADC_OFR3" access="Read/Write" description="ADC injected channel 3 offset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="OFFSET3" description="Data offset y for the channel programmed into bits OFFSETy_CH[4:0] These bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). When OFFSETy[25:0] bitfield is reset, the offset compensation is disabled. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing). If several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction. Ex: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[25:0] which is subtracted when converting channel 4." />
      <BitField start="26" size="5" name="OFFSET3_CH" description="Channel selection for the Data offset y These bits are written by software to define the channel to which the offset programmed into bits OFFSETy[25:0] will apply. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
      <BitField start="31" size="1" name="SSATE" description="Signed saturation Enable This bit is written by software to enable or disable the Signed saturation feature. This bit can be enabled only for 8-bit and 16-bit data format (see alignment and offset (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT, RSHIFT, SSATE) for details). Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Offset is subtracted maintaining data integrity and extending result size (9-bit and 17-bit signed format)." />
        <Enum name="B_0x1" start="0x1" description="Offset is subtracted and result is saturated to maintain result size." />
      </BitField>
    </Register>
    <Register start="+0x6C" size="0" name="ADC_OFR4" access="Read/Write" description="ADC injected channel 4 offset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="OFFSET4" description="Data offset y for the channel programmed into bits OFFSETy_CH[4:0] These bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). When OFFSETy[25:0] bitfield is reset, the offset compensation is disabled. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing). If several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction. Ex: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[25:0] which is subtracted when converting channel 4." />
      <BitField start="26" size="5" name="OFFSET4_CH" description="Channel selection for the Data offset y These bits are written by software to define the channel to which the offset programmed into bits OFFSETy[25:0] will apply. Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
      <BitField start="31" size="1" name="SSATE" description="Signed saturation Enable This bit is written by software to enable or disable the Signed saturation feature. This bit can be enabled only for 8-bit and 16-bit data format (see alignment and offset (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT, RSHIFT, SSATE) for details). Note: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Offset is subtracted maintaining data integrity and extending result size (9-bit and 17-bit signed format)." />
        <Enum name="B_0x1" start="0x1" description="Offset is subtracted and result is saturated to maintain result size." />
      </BitField>
    </Register>
    <Register start="+0x80" size="0" name="ADC_JDR1" access="Read/Write" description="ADC injected channel 1 data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA" description="Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ." />
    </Register>
    <Register start="+0x84" size="0" name="ADC_JDR2" access="Read/Write" description="ADC injected channel 2 data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA" description="Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ." />
    </Register>
    <Register start="+0x88" size="0" name="ADC_JDR3" access="Read/Write" description="ADC injected channel 3 data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA" description="Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ." />
    </Register>
    <Register start="+0x8C" size="0" name="ADC_JDR4" access="Read/Write" description="ADC injected channel 4 data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA" description="Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ." />
    </Register>
    <Register start="+0xA0" size="0" name="ADC_AWD2CR" access="Read/Write" description="ADC analog watchdog 2 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="AWD2CH" description="Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel-i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel-i is monitored by AWD2 When AWD2CH[19:0] = 000..0, the analog Watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0xA4" size="0" name="ADC_AWD3CR" access="Read/Write" description="ADC analog watchdog 3 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="AWD3CH" description="Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel-i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel-i is monitored by AWD3 When AWD3CH[19:0] = 000..0, the analog Watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0xB0" size="0" name="ADC_LTR2" access="Read/Write" description="ADC watchdog lower threshold register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LTR2" description="Analog watchdog 2 lower threshold These bits are written by software to define the lower threshold for the analog watchdog 2. Refer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy). Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0xB4" size="0" name="ADC_HTR2" access="Read/Write" description="ADC watchdog higher threshold register 2" reset_value="0x03FFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="HTR2" description="Analog watchdog 2 higher threshold These bits are written by software to define the higher threshold for the analog watchdog 2. Refer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy). Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0xB8" size="0" name="ADC_LTR3" access="Read/Write" description="ADC watchdog lower threshold register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LTR3" description="Analog watchdog 3 lower threshold These bits are written by software to define the lower threshold for the analog watchdog 3. Refer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy) Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0xBC" size="0" name="ADC_HTR3" access="Read/Write" description="ADC watchdog higher threshold register 3" reset_value="0x03FFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="HTR3" description="Analog watchdog 3 higher threshold These bits are written by software to define the higher threshold for the analog watchdog 3. Refer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy) Note: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0xC0" size="0" name="ADC_DIFSEL" access="Read/Write" description="ADC differential mode selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="DIFSEL" description="Differential mode for channels 19 to 0 These bits are set and cleared by software. They allow to select if a channel is configured as single ended or differential mode. DIFSEL[i] = 0: ADC analog input channel-i is configured in single ended mode DIFSEL[i] = 1: ADC analog input channel-i is configured in differential mode Note: The software is allowed to write these bits only when the ADC is disabled (ADCAL=0, JADSTART=0, JADSTP=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0)." />
    </Register>
    <Register start="+0xC4" size="0" name="ADC_CALFACT" access="Read/Write" description="ADC calibration factors register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="CALFACT_S" description="Calibration Factors In Single-Ended mode These bits are written by hardware or by software. Once a single-ended inputs calibration is complete, they are updated by hardware with the calibration factors. Software can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it will then be applied once a new single-ended conversion is launched. Note: The software is allowed to write these bits only when ADEN=1, ADSTART=0 and JADSTART=0 (ADC is enabled and no calibration is ongoing and no conversion is ongoing)." />
      <BitField start="16" size="11" name="CALFACT_D" description="Calibration Factors in differential mode These bits are written by hardware or by software. Once a differential inputs calibration is complete, they are updated by hardware with the calibration factors. Software can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it will then be applied once a new differential conversion is launched. Note: The software is allowed to write these bits only when ADEN=1, ADSTART=0 and JADSTART=0 (ADC is enabled and no calibration is ongoing and no conversion is ongoing)." />
    </Register>
    <Register start="+0xC8" size="0" name="ADC_CALFACT2" access="Read/Write" description="ADC calibration factor register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="30" name="LINCALFACT" description="Linearity Calibration Factor These bits are written by hardware or by software. They hold 30-bit out of the 160-bit linearity calibration factor. Once a single-ended inputs calibration is complete, they are updated by hardware with the calibration factors. Software can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it will then be applied once a new single-ended calibration is launched. Note: The software is allowed to write these bits only when ADEN=1, ADSTART=0 and JADSTART=0 (ADC is enabled and no calibration is ongoing and no conversion is ongoing)." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC12_Common" start="0x40022300" description="Analog-to-Digital Converter">
    <Register start="+0x0" size="0" name="CSR" access="ReadOnly" description="ADC Common status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRDY_MST" description="Master ADC ready" />
      <BitField start="1" size="1" name="EOSMP_MST" description="End of Sampling phase flag of the master ADC" />
      <BitField start="2" size="1" name="EOC_MST" description="End of regular conversion of the master ADC" />
      <BitField start="3" size="1" name="EOS_MST" description="End of regular sequence flag of the master ADC" />
      <BitField start="4" size="1" name="OVR_MST" description="Overrun flag of the master ADC" />
      <BitField start="5" size="1" name="JEOC_MST" description="End of injected conversion flag of the master ADC" />
      <BitField start="6" size="1" name="JEOS_MST" description="End of injected sequence flag of the master ADC" />
      <BitField start="7" size="1" name="AWD1_MST" description="Analog watchdog 1 flag of the master ADC" />
      <BitField start="8" size="1" name="AWD2_MST" description="Analog watchdog 2 flag of the master ADC" />
      <BitField start="9" size="1" name="AWD3_MST" description="Analog watchdog 3 flag of the master ADC" />
      <BitField start="10" size="1" name="JQOVF_MST" description="Injected Context Queue Overflow flag of the master ADC" />
      <BitField start="16" size="1" name="ADRDY_SLV" description="Slave ADC ready" />
      <BitField start="17" size="1" name="EOSMP_SLV" description="End of Sampling phase flag of the slave ADC" />
      <BitField start="18" size="1" name="EOC_SLV" description="End of regular conversion of the slave ADC" />
      <BitField start="19" size="1" name="EOS_SLV" description="End of regular sequence flag of the slave ADC" />
      <BitField start="20" size="1" name="OVR_SLV" description="Overrun flag of the slave ADC" />
      <BitField start="21" size="1" name="JEOC_SLV" description="End of injected conversion flag of the slave ADC" />
      <BitField start="22" size="1" name="JEOS_SLV" description="End of injected sequence flag of the slave ADC" />
      <BitField start="23" size="1" name="AWD1_SLV" description="Analog watchdog 1 flag of the slave ADC" />
      <BitField start="24" size="1" name="AWD2_SLV" description="Analog watchdog 2 flag of the slave ADC" />
      <BitField start="25" size="1" name="AWD3_SLV" description="Analog watchdog 3 flag of the slave ADC" />
      <BitField start="26" size="1" name="JQOVF_SLV" description="Injected Context Queue Overflow flag of the slave ADC" />
    </Register>
    <Register start="+0x8" size="0" name="CCR" access="Read/Write" description="ADC common control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DUAL" description="Dual ADC mode selection" />
      <BitField start="8" size="4" name="DELAY" description="Delay between 2 sampling phases" />
      <BitField start="14" size="2" name="DAMDF" description="Dual ADC Mode Data Format" />
      <BitField start="16" size="2" name="CKMODE" description="ADC clock mode" />
      <BitField start="18" size="4" name="PRESC" description="ADC prescaler" />
      <BitField start="22" size="1" name="VREFEN" description="VREFINT enable" />
      <BitField start="23" size="1" name="VSENSEEN" description="Temperature sensor enable" />
      <BitField start="24" size="1" name="VBATEN" description="VBAT enable" />
    </Register>
    <Register start="+0xC" size="0" name="CDR" access="ReadOnly" description="ADC common regular data register for dual and triple modes" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RDATA_MST" description="Regular data of the master ADC" />
      <BitField start="16" size="16" name="RDATA_SLV" description="Regular data of the slave ADC" />
    </Register>
    <Register start="+0x10" size="0" name="CDR2" access="ReadOnly" description="ADC x common regular data register for 32-bit dual mode" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDATA_ALT" description="Regular data of the master/slave alternated ADCs" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC3" start="0x58026000" description="Analog-to-Digital Converter">
    <Register start="+0x0" size="0" name="ADC_ISR" access="Read/Write" description="ADC interrupt and status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRDY" description="ADC ready This bit is set by hardware after the ADC has been enabled (ADEN = 1) and when the ADC reaches a state where it is ready to accept conversion requests. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="ADC not yet ready to start conversion (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="ADC is ready to start conversion" />
      </BitField>
      <BitField start="1" size="1" name="EOSMP" description="End of sampling flag This bit is set by hardware during the conversion of any channel (only for regular channels), at the end of the sampling phase.">
        <Enum name="B_0x0" start="0x0" description="not at the end of the sampling phase (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="End of sampling phase reached" />
      </BitField>
      <BitField start="2" size="1" name="EOC" description="End of conversion flag This bit is set by hardware at the end of each regular conversion of a channel when a new data is available in the ADC_DR register. It is cleared by software writing 1 to it or by reading the ADC_DR register">
        <Enum name="B_0x0" start="0x0" description="Regular channel conversion not complete (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Regular channel conversion complete" />
      </BitField>
      <BitField start="3" size="1" name="EOS" description="End of regular sequence flag This bit is set by hardware at the end of the conversions of a regular sequence of channels. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="Regular Conversions sequence not complete (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Regular Conversions sequence complete" />
      </BitField>
      <BitField start="4" size="1" name="OVR" description="ADC overrun This bit is set by hardware when an overrun occurs on a regular channel, meaning that a new conversion has completed while the EOC flag was already set. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="No overrun occurred (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Overrun has occurred" />
      </BitField>
      <BitField start="5" size="1" name="JEOC" description="Injected channel end of conversion flag This bit is set by hardware at the end of each injected conversion of a channel when a new data is available in the corresponding ADC_JDRy register. It is cleared by software writing 1 to it or by reading the corresponding ADC_JDRy register">
        <Enum name="B_0x0" start="0x0" description="Injected channel conversion not complete (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Injected channel conversion complete" />
      </BitField>
      <BitField start="6" size="1" name="JEOS" description="Injected channel end of sequence flag This bit is set by hardware at the end of the conversions of all injected channels in the group. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="Injected conversion sequence not complete (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Injected conversions complete" />
      </BitField>
      <BitField start="7" size="1" name="AWD1" description="Analog watchdog 1 flag This bit is set by hardware when the converted voltage crosses the values programmed in the fields LT1[11:0] and HT1[11:0] of ADC_TR1 register. It is cleared by software. writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="No analog watchdog 1 event occurred (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 1 event occurred" />
      </BitField>
      <BitField start="8" size="1" name="AWD2" description="Analog watchdog 2 flag This bit is set by hardware when the converted voltage crosses the values programmed in the fields LT2[7:0] and HT2[7:0] of ADC_TR2 register. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="No analog watchdog 2 event occurred (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 2 event occurred" />
      </BitField>
      <BitField start="9" size="1" name="AWD3" description="Analog watchdog 3 flag This bit is set by hardware when the converted voltage crosses the values programmed in the fields LT3[7:0] and HT3[7:0] of ADC_TR3 register. It is cleared by software writing 1 to it.">
        <Enum name="B_0x0" start="0x0" description="No analog watchdog 3 event occurred (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 3 event occurred" />
      </BitField>
      <BitField start="10" size="1" name="JQOVF" description="Injected context queue overflow This bit is set by hardware when an Overflow of the Injected Queue of Context occurs. It is cleared by software writing 1 to it. Refer to for more information.">
        <Enum name="B_0x0" start="0x0" description="No injected context queue overflow occurred (or the flag event was already acknowledged and cleared by software)" />
        <Enum name="B_0x1" start="0x1" description="Injected context queue overflow has occurred" />
      </BitField>
    </Register>
    <Register start="+0x4" size="0" name="ADC_IER" access="Read/Write" description="ADC interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRDYIE" description="ADC ready interrupt enable This bit is set and cleared by software to enable/disable the ADC Ready interrupt. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADRDY interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="ADRDY interrupt enabled. An interrupt is generated when the ADRDY bit is set." />
      </BitField>
      <BitField start="1" size="1" name="EOSMPIE" description="End of sampling flag interrupt enable for regular conversions This bit is set and cleared by software to enable/disable the end of the sampling phase interrupt for regular conversions. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="EOSMP interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="EOSMP interrupt enabled. An interrupt is generated when the EOSMP bit is set." />
      </BitField>
      <BitField start="2" size="1" name="EOCIE" description="End of regular conversion interrupt enable This bit is set and cleared by software to enable/disable the end of a regular conversion interrupt. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="EOC interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="EOC interrupt enabled. An interrupt is generated when the EOC bit is set." />
      </BitField>
      <BitField start="3" size="1" name="EOSIE" description="End of regular sequence of conversions interrupt enable This bit is set and cleared by software to enable/disable the end of regular sequence of conversions interrupt. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="EOS interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="EOS interrupt enabled. An interrupt is generated when the EOS bit is set." />
      </BitField>
      <BitField start="4" size="1" name="OVRIE" description="Overrun interrupt enable This bit is set and cleared by software to enable/disable the Overrun interrupt of a regular conversion. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Overrun interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Overrun interrupt enabled. An interrupt is generated when the OVR bit is set." />
      </BitField>
      <BitField start="5" size="1" name="JEOCIE" description="End of injected conversion interrupt enable This bit is set and cleared by software to enable/disable the end of an injected conversion interrupt. Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="JEOC interrupt disabled." />
        <Enum name="B_0x1" start="0x1" description="JEOC interrupt enabled. An interrupt is generated when the JEOC bit is set." />
      </BitField>
      <BitField start="6" size="1" name="JEOSIE" description="End of injected sequence of conversions interrupt enable This bit is set and cleared by software to enable/disable the end of injected sequence of conversions interrupt. Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="JEOS interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="JEOS interrupt enabled. An interrupt is generated when the JEOS bit is set." />
      </BitField>
      <BitField start="7" size="1" name="AWD1IE" description="Analog watchdog 1 interrupt enable This bit is set and cleared by software to enable/disable the analog watchdog 1 interrupt. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog 1 interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 1 interrupt enabled" />
      </BitField>
      <BitField start="8" size="1" name="AWD2IE" description="Analog watchdog 2 interrupt enable This bit is set and cleared by software to enable/disable the analog watchdog 2 interrupt. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog 2 interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 2 interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="AWD3IE" description="Analog watchdog 3 interrupt enable This bit is set and cleared by software to enable/disable the analog watchdog 2 interrupt. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog 3 interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 3 interrupt enabled" />
      </BitField>
      <BitField start="10" size="1" name="JQOVFIE" description="Injected context queue overflow interrupt enable This bit is set and cleared by software to enable/disable the Injected Context Queue Overflow interrupt. Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Injected Context Queue Overflow interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected Context Queue Overflow interrupt enabled. An interrupt is generated when the JQOVF bit is set." />
      </BitField>
    </Register>
    <Register start="+0x8" size="0" name="ADC_CR" access="Read/Write" description="ADC control register" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADEN" description="ADC enable control This bit is set by software to enable the ADC. The ADC is effectively ready to operate once the flag ADRDY has been set. It is cleared by hardware when the ADC is disabled, after the execution of the ADDIS command. Note: The software is allowed to set ADEN only when all bits of ADC_CR registers are 0 (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0) except for bit ADVREGEN which must be 1 (and the software must have wait for the startup time of the voltage regulator)">
        <Enum name="B_0x0" start="0x0" description="ADC is disabled (OFF state)" />
        <Enum name="B_0x1" start="0x1" description="Write 1 to enable the ADC." />
      </BitField>
      <BitField start="1" size="1" name="ADDIS" description="ADC disable command This bit is set by software to disable the ADC (ADDIS command) and put it into power-down state (OFF state). It is cleared by hardware once the ADC is effectively disabled (ADEN is also cleared by hardware at this time). Note: The software is allowed to set ADDIS only when ADEN = 1 and both ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)">
        <Enum name="B_0x0" start="0x0" description="no ADDIS command ongoing" />
        <Enum name="B_0x1" start="0x1" description="Write 1 to disable the ADC. Read 1 means that an ADDIS command is in progress." />
      </BitField>
      <BitField start="2" size="1" name="ADSTART" description="ADC start of regular conversion This bit is set by software to start ADC conversion of regular channels. Depending on the configuration bits EXTEN, a conversion immediately starts (software trigger configuration) or once a regular hardware trigger event occurs (hardware trigger configuration). It is cleared by hardware: in Single conversion mode when software trigger is selected (EXTSEL = 0x0): at the assertion of the End of Regular Conversion Sequence (EOS) flag. in all cases: after the execution of the ADSTP command, at the same time that ADSTP is cleared by hardware. Note: The software is allowed to set ADSTART only when ADEN = 1 and ADDIS = 0 (ADC is enabled and there is no pending request to disable the ADC) In auto-injection mode (JAUTO = 1), regular and auto-injected conversions are started by setting bit ADSTART (JADSTART must be kept cleared)">
        <Enum name="B_0x0" start="0x0" description="No ADC regular conversion is ongoing." />
        <Enum name="B_0x1" start="0x1" description="Write 1 to start regular conversions. Read 1 means that the ADC is operating and eventually converting a regular channel." />
      </BitField>
      <BitField start="3" size="1" name="JADSTART" description="ADC start of injected conversion This bit is set by software to start ADC conversion of injected channels. Depending on the configuration bits JEXTEN, a conversion immediately starts (software trigger configuration) or once an injected hardware trigger event occurs (hardware trigger configuration). It is cleared by hardware: in Single conversion mode when software trigger is selected (JEXTSEL = 0x0): at the assertion of the End of Injected Conversion Sequence (JEOS) flag. in all cases: after the execution of the JADSTP command, at the same time that JADSTP is cleared by hardware. Note: The software is allowed to set JADSTART only when ADEN = 1 and ADDIS = 0 (ADC is enabled and there is no pending request to disable the ADC). In auto-injection mode (JAUTO = 1), regular and auto-injected conversions are started by setting bit ADSTART (JADSTART must be kept cleared)">
        <Enum name="B_0x0" start="0x0" description="No ADC injected conversion is ongoing." />
        <Enum name="B_0x1" start="0x1" description="Write 1 to start injected conversions. Read 1 means that the ADC is operating and eventually converting an injected channel." />
      </BitField>
      <BitField start="4" size="1" name="ADSTP" description="ADC stop of regular conversion command This bit is set by software to stop and discard an ongoing regular conversion (ADSTP Command). It is cleared by hardware when the conversion is effectively discarded and the ADC regular sequence and triggers can be re-configured. The ADC is then ready to accept a new start of regular conversions (ADSTART command). Note: The software is allowed to set ADSTP only when ADSTART = 1 and ADDIS = 0 (ADC is enabled and eventually converting a regular conversion and there is no pending request to disable the ADC). In auto-injection mode (JAUTO = 1), setting ADSTP bit aborts both regular and injected conversions (do not use JADSTP).">
        <Enum name="B_0x0" start="0x0" description="No ADC stop regular conversion command ongoing" />
        <Enum name="B_0x1" start="0x1" description="Write 1 to stop regular conversions ongoing. Read 1 means that an ADSTP command is in progress." />
      </BitField>
      <BitField start="5" size="1" name="JADSTP" description="ADC stop of injected conversion command This bit is set by software to stop and discard an ongoing injected conversion (JADSTP Command). It is cleared by hardware when the conversion is effectively discarded and the ADC injected sequence and triggers can be re-configured. The ADC is then ready to accept a new start of injected conversions (JADSTART command). Note: The software is allowed to set JADSTP only when JADSTART = 1 and ADDIS = 0 (ADC is enabled and eventually converting an injected conversion and there is no pending request to disable the ADC) In Auto-injection mode (JAUTO = 1), setting ADSTP bit aborts both regular and injected conversions (do not use JADSTP)">
        <Enum name="B_0x0" start="0x0" description="No ADC stop injected conversion command ongoing" />
        <Enum name="B_0x1" start="0x1" description="Write 1 to stop injected conversions ongoing. Read 1 means that an ADSTP command is in progress." />
      </BitField>
      <BitField start="28" size="1" name="ADVREGEN" description="ADC voltage regulator enable This bits is set by software to enable the ADC voltage regulator. Before performing any operation such as launching a calibration or enabling the ADC, the ADC voltage regulator must first be enabled and the software must wait for the regulator start-up time. For more details about the ADC voltage regulator enable and disable sequences, refer to (ADVREGEN). The software can program this bit field only when the ADC is disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).">
        <Enum name="B_0x0" start="0x0" description="ADC Voltage regulator disabled" />
        <Enum name="B_0x1" start="0x1" description="ADC Voltage regulator enabled." />
      </BitField>
      <BitField start="29" size="1" name="DEEPPWD" description="Deep-power-down enable This bit is set and cleared by software to put the ADC in Deep-power-down mode. Note: The software is allowed to write this bit only when the ADC is disabled (ADCAL = 0, JADSTART = 0, JADSTP = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).">
        <Enum name="B_0x0" start="0x0" description="ADC not in Deep-power down" />
        <Enum name="B_0x1" start="0x1" description="ADC in Deep-power-down (default reset state)" />
      </BitField>
      <BitField start="30" size="1" name="ADCALDIF" description="Differential mode for calibration This bit is set and cleared by software to configure the Single-ended or Differential inputs mode for the calibration. Note: The software is allowed to write this bit only when the ADC is disabled and is not calibrating (ADCAL = 0, JADSTART = 0, JADSTP = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).">
        <Enum name="B_0x0" start="0x0" description="Writing ADCAL launches a calibration in Single-ended inputs mode." />
        <Enum name="B_0x1" start="0x1" description="Writing ADCAL launches a calibration in Differential inputs mode." />
      </BitField>
      <BitField start="31" size="1" name="ADCAL" description="ADC calibration This bit is set by software to start the calibration of the ADC. Program first the bit ADCALDIF to determine if this calibration applies for Single-ended or Differential inputs mode. It is cleared by hardware after calibration is complete. Note: The software is allowed to launch a calibration by setting ADCAL only when ADEN = 0. The software is allowed to update the calibration factor by writing ADC_CALFACT only when ADEN = 1 and ADSTART = 0 and JADSTART = 0 (ADC enabled and no conversion is ongoing)">
        <Enum name="B_0x0" start="0x0" description="Calibration complete" />
        <Enum name="B_0x1" start="0x1" description="Write 1 to calibrate the ADC. Read at 1 means that a calibration in progress." />
      </BitField>
    </Register>
    <Register start="+0xC" size="0" name="ADC_CFGR" access="Read/Write" description="ADC configuration register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMAEN" description="Direct memory access enable This bit is set and cleared by software to enable the generation of DMA requests. This allows to use the DMA to manage automatically the converted data. For more details, refer to conversions using the DMA. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="DMA disabled" />
        <Enum name="B_0x1" start="0x1" description="DMA enabled" />
      </BitField>
      <BitField start="1" size="1" name="DMACFG" description="Direct memory access configuration This bit is set and cleared by software to select between two DMA modes of operation and is effective only when DMAEN = 1. For more details, refer to Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="DMA One Shot mode selected" />
        <Enum name="B_0x1" start="0x1" description="DMA Circular mode selected" />
      </BitField>
      <BitField start="2" size="1" name="DFSDMCFG" description="DFSDM mode configuration This bit is set and cleared by software to enable the DFSDM mode. It is effective only when DMAEN = 0. Note: To make sure no conversion is ongoing, the software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0.">
        <Enum name="B_0x0" start="0x0" description="DFSDM mode disabled" />
        <Enum name="B_0x1" start="0x1" description="DFSDM mode enabled" />
      </BitField>
      <BitField start="3" size="2" name="RES" description="Data resolution These bits are written by software to select the resolution of the conversion. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="12-bit" />
        <Enum name="B_0x1" start="0x1" description="10-bit" />
        <Enum name="B_0x2" start="0x2" description="8-bit" />
        <Enum name="B_0x3" start="0x3" description="6-bit" />
      </BitField>
      <BitField start="5" size="1" name="EXTSEL0" description="External trigger selection for regular group These bits select the external event used to trigger the start of conversion of a regular group: ... Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="adc_ext_trg0" />
        <Enum name="B_0x1" start="0x1" description="adc_ext_trg1" />
        <Enum name="B_0x2" start="0x2" description="adc_ext_trg2" />
        <Enum name="B_0x3" start="0x3" description="adc_ext_trg3" />
        <Enum name="B_0x4" start="0x4" description="adc_ext_trg4" />
        <Enum name="B_0x5" start="0x5" description="adc_ext_trg5" />
        <Enum name="B_0x6" start="0x6" description="adc_ext_trg6" />
        <Enum name="B_0x7" start="0x7" description="adc_ext_trg7" />
        <Enum name="B_0x1F" start="0x1F" description="adc_ext_trg31" />
      </BitField>
      <BitField start="6" size="1" name="EXTSEL1" description="External trigger selection for regular group These bits select the external event used to trigger the start of conversion of a regular group: ... Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="adc_ext_trg0" />
        <Enum name="B_0x1" start="0x1" description="adc_ext_trg1" />
        <Enum name="B_0x2" start="0x2" description="adc_ext_trg2" />
        <Enum name="B_0x3" start="0x3" description="adc_ext_trg3" />
        <Enum name="B_0x4" start="0x4" description="adc_ext_trg4" />
        <Enum name="B_0x5" start="0x5" description="adc_ext_trg5" />
        <Enum name="B_0x6" start="0x6" description="adc_ext_trg6" />
        <Enum name="B_0x7" start="0x7" description="adc_ext_trg7" />
        <Enum name="B_0x1F" start="0x1F" description="adc_ext_trg31" />
      </BitField>
      <BitField start="7" size="1" name="EXTSEL2" description="External trigger selection for regular group These bits select the external event used to trigger the start of conversion of a regular group: ... Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="adc_ext_trg0" />
        <Enum name="B_0x1" start="0x1" description="adc_ext_trg1" />
        <Enum name="B_0x2" start="0x2" description="adc_ext_trg2" />
        <Enum name="B_0x3" start="0x3" description="adc_ext_trg3" />
        <Enum name="B_0x4" start="0x4" description="adc_ext_trg4" />
        <Enum name="B_0x5" start="0x5" description="adc_ext_trg5" />
        <Enum name="B_0x6" start="0x6" description="adc_ext_trg6" />
        <Enum name="B_0x7" start="0x7" description="adc_ext_trg7" />
        <Enum name="B_0x1F" start="0x1F" description="adc_ext_trg31" />
      </BitField>
      <BitField start="8" size="1" name="EXTSEL3" description="External trigger selection for regular group These bits select the external event used to trigger the start of conversion of a regular group: ... Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="adc_ext_trg0" />
        <Enum name="B_0x1" start="0x1" description="adc_ext_trg1" />
        <Enum name="B_0x2" start="0x2" description="adc_ext_trg2" />
        <Enum name="B_0x3" start="0x3" description="adc_ext_trg3" />
        <Enum name="B_0x4" start="0x4" description="adc_ext_trg4" />
        <Enum name="B_0x5" start="0x5" description="adc_ext_trg5" />
        <Enum name="B_0x6" start="0x6" description="adc_ext_trg6" />
        <Enum name="B_0x7" start="0x7" description="adc_ext_trg7" />
        <Enum name="B_0x1F" start="0x1F" description="adc_ext_trg31" />
      </BitField>
      <BitField start="9" size="1" name="EXTSEL4" description="External trigger selection for regular group These bits select the external event used to trigger the start of conversion of a regular group: ... Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="adc_ext_trg0" />
        <Enum name="B_0x1" start="0x1" description="adc_ext_trg1" />
        <Enum name="B_0x2" start="0x2" description="adc_ext_trg2" />
        <Enum name="B_0x3" start="0x3" description="adc_ext_trg3" />
        <Enum name="B_0x4" start="0x4" description="adc_ext_trg4" />
        <Enum name="B_0x5" start="0x5" description="adc_ext_trg5" />
        <Enum name="B_0x6" start="0x6" description="adc_ext_trg6" />
        <Enum name="B_0x7" start="0x7" description="adc_ext_trg7" />
        <Enum name="B_0x1F" start="0x1F" description="adc_ext_trg31" />
      </BitField>
      <BitField start="10" size="2" name="EXTEN" description="External trigger enable and polarity selection for regular channels These bits are set and cleared by software to select the external trigger polarity and enable the trigger of a regular group. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Hardware trigger detection disabled (conversions can be launched by software)" />
        <Enum name="B_0x1" start="0x1" description="Hardware trigger detection on the rising edge" />
        <Enum name="B_0x2" start="0x2" description="Hardware trigger detection on the falling edge" />
        <Enum name="B_0x3" start="0x3" description="Hardware trigger detection on both the rising and falling edges" />
      </BitField>
      <BitField start="12" size="1" name="OVRMOD" description="Overrun mode This bit is set and cleared by software and configure the way data overrun is managed. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC_DR register is preserved with the old data when an overrun is detected." />
        <Enum name="B_0x1" start="0x1" description="ADC_DR register is overwritten with the last conversion result when an overrun is detected." />
      </BitField>
      <BitField start="13" size="1" name="CONT" description="Single / Continuous conversion mode for regular conversions This bit is set and cleared by software. If it is set, regular conversion takes place continuously until it is cleared. Note: It is not possible to have both Discontinuous mode and Continuous mode enabled: it is forbidden to set both DISCEN = 1 and CONT = 1. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Single conversion mode" />
        <Enum name="B_0x1" start="0x1" description="Continuous conversion mode" />
      </BitField>
      <BitField start="14" size="1" name="AUTDLY" description="Delayed conversion mode This bit is set and cleared by software to enable/disable the Auto Delayed Conversion mode.. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Auto-delayed conversion mode off" />
        <Enum name="B_0x1" start="0x1" description="Auto-delayed conversion mode on" />
      </BitField>
      <BitField start="15" size="1" name="ALIGN" description="Data alignment This bit is set and cleared by software to select right or left alignment. Refer to register, data alignment and offset (ADC_DR, OFFSET, OFFSET_CH, ALIGN). Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Right alignment" />
        <Enum name="B_0x1" start="0x1" description="Left alignment" />
      </BitField>
      <BitField start="16" size="1" name="DISCEN" description="Discontinuous mode for regular channels This bit is set and cleared by software to enable/disable Discontinuous mode for regular channels. Note: It is not possible to have both Discontinuous mode and Continuous mode enabled: it is forbidden to set both DISCEN = 1 and CONT = 1. It is not possible to use both auto-injected mode and Discontinuous mode simultaneously: the bits DISCEN and JDISCEN must be kept cleared by software when JAUTO is set. The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Discontinuous mode for regular channels disabled" />
        <Enum name="B_0x1" start="0x1" description="Discontinuous mode for regular channels enabled" />
      </BitField>
      <BitField start="17" size="3" name="DISCNUM" description="Discontinuous mode channel count These bits are written by software to define the number of regular channels to be converted in Discontinuous mode, after receiving an external trigger. ... Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1 channel" />
        <Enum name="B_0x1" start="0x1" description="2 channels" />
        <Enum name="B_0x7" start="0x7" description="8 channels" />
      </BitField>
      <BitField start="20" size="1" name="JDISCEN" description="Discontinuous mode on injected channels This bit is set and cleared by software to enable/disable Discontinuous mode on the injected channels of a group. Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing). It is not possible to use both auto-injected mode and Discontinuous mode simultaneously: the bits DISCEN and JDISCEN must be kept cleared by software when JAUTO is set.">
        <Enum name="B_0x0" start="0x0" description="Discontinuous mode on injected channels disabled" />
        <Enum name="B_0x1" start="0x1" description="Discontinuous mode on injected channels enabled" />
      </BitField>
      <BitField start="21" size="1" name="JQM" description="JSQR queue mode This bit is set and cleared by software. It defines how an empty Queue is managed. Refer to for more information. Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="JSQR mode 0: The Queue is never empty and maintains the last written configuration into JSQR." />
        <Enum name="B_0x1" start="0x1" description="JSQR mode 1: The Queue can be empty and when this occurs, the software and hardware triggers of the injected sequence are both internally disabled just after the completion of the last valid injected sequence." />
      </BitField>
      <BitField start="22" size="1" name="AWD1SGL" description="Enable the watchdog 1 on a single channel or on all channels This bit is set and cleared by software to enable the analog watchdog on the channel identified by the AWD1CH[4:0] bits or on all the channels Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog 1 enabled on all channels" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 1 enabled on a single channel" />
      </BitField>
      <BitField start="23" size="1" name="AWD1EN" description="Analog watchdog 1 enable on regular channels This bit is set and cleared by software Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog 1 disabled on regular channels" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 1 enabled on regular channels" />
      </BitField>
      <BitField start="24" size="1" name="JAWD1EN" description="Analog watchdog 1 enable on injected channels This bit is set and cleared by software Note: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Analog watchdog 1 disabled on injected channels" />
        <Enum name="B_0x1" start="0x1" description="Analog watchdog 1 enabled on injected channels" />
      </BitField>
      <BitField start="25" size="1" name="JAUTO" description="Automatic injected group conversion This bit is set and cleared by software to enable/disable automatic injected group conversion after regular group conversion. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no regular nor injected conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Automatic injected group conversion disabled" />
        <Enum name="B_0x1" start="0x1" description="Automatic injected group conversion enabled" />
      </BitField>
      <BitField start="26" size="5" name="AWD1CH" description="Analog watchdog 1 channel selection These bits are set and cleared by software. They select the input channel to be guarded by the analog watchdog. ..... others: reserved, must not be used Note: Some channels are not connected physically. Keep the corresponding AWD1CH[4:0] setting to the reset value. The channel selected by AWD1CH must be also selected into the SQRi or JSQRi registers. The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="ADC analog input channel 0 monitored by AWD1" />
        <Enum name="B_0x1" start="0x1" description="ADC analog input channel 1 monitored by AWD1" />
        <Enum name="B_0x12" start="0x12" description="ADC analog input channel 18 monitored by AWD1" />
      </BitField>
      <BitField start="31" size="1" name="JQDIS" description="Injected Queue disable These bits are set and cleared by software to disable the Injected Queue mechanism : Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no regular nor injected conversion is ongoing). A set or reset of JQDIS bit causes the injected queue to be flushed and the JSQR register is cleared.">
        <Enum name="B_0x0" start="0x0" description="Injected Queue enabled" />
        <Enum name="B_0x1" start="0x1" description="Injected Queue disabled" />
      </BitField>
    </Register>
    <Register start="+0x10" size="0" name="ADC_CFGR2" access="Read/Write" description="ADC configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ROVSE" description="Regular Oversampling Enable This bit is set and cleared by software to enable regular oversampling. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)">
        <Enum name="B_0x0" start="0x0" description="Regular Oversampling disabled" />
        <Enum name="B_0x1" start="0x1" description="Regular Oversampling enabled" />
      </BitField>
      <BitField start="1" size="1" name="JOVSE" description="Injected Oversampling Enable This bit is set and cleared by software to enable injected oversampling. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)">
        <Enum name="B_0x0" start="0x0" description="Injected Oversampling disabled" />
        <Enum name="B_0x1" start="0x1" description="Injected Oversampling enabled" />
      </BitField>
      <BitField start="2" size="3" name="OVSR" description="Oversampling ratio This bitfield is set and cleared by software to define the oversampling ratio. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="2x" />
        <Enum name="B_0x1" start="0x1" description="4x" />
        <Enum name="B_0x2" start="0x2" description="8x" />
        <Enum name="B_0x3" start="0x3" description="16x" />
        <Enum name="B_0x4" start="0x4" description="32x" />
        <Enum name="B_0x5" start="0x5" description="64x" />
        <Enum name="B_0x6" start="0x6" description="128x" />
        <Enum name="B_0x7" start="0x7" description="256x" />
      </BitField>
      <BitField start="5" size="4" name="OVSS" description="Oversampling shift This bitfield is set and cleared by software to define the right shifting applied to the raw oversampling result. Other codes reserved Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="No shift" />
        <Enum name="B_0x1" start="0x1" description="Shift 1-bit" />
        <Enum name="B_0x2" start="0x2" description="Shift 2-bits" />
        <Enum name="B_0x3" start="0x3" description="Shift 3-bits" />
        <Enum name="B_0x4" start="0x4" description="Shift 4-bits" />
        <Enum name="B_0x5" start="0x5" description="Shift 5-bits" />
        <Enum name="B_0x6" start="0x6" description="Shift 6-bits" />
        <Enum name="B_0x7" start="0x7" description="Shift 7-bits" />
        <Enum name="B_0x8" start="0x8" description="Shift 8-bits" />
      </BitField>
      <BitField start="9" size="1" name="TROVS" description="Triggered Regular Oversampling This bit is set and cleared by software to enable triggered oversampling Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="All oversampled conversions for a channel are done consecutively following a trigger" />
        <Enum name="B_0x1" start="0x1" description="Each oversampled conversion for a channel needs a new trigger" />
      </BitField>
      <BitField start="10" size="1" name="ROVSM" description="Regular Oversampling mode This bit is set and cleared by software to select the regular oversampling mode. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Continued mode: When injected conversions are triggered, the oversampling is temporary stopped and continued after the injection sequence (oversampling buffer is maintained during injected sequence)" />
        <Enum name="B_0x1" start="0x1" description="Resumed mode: When injected conversions are triggered, the current oversampling is aborted and resumed from start after the injection sequence (oversampling buffer is zeroed by injected sequence start)" />
      </BitField>
      <BitField start="25" size="1" name="SWTRIG" description="Software trigger bit for sampling time control trigger mode This bit is set and cleared by software to enable the bulb sampling mode. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Software trigger starts the conversion for sampling time control trigger mode" />
        <Enum name="B_0x1" start="0x1" description="Software trigger starts the sampling for sampling time control trigger mode" />
      </BitField>
      <BitField start="26" size="1" name="BULB" description="Bulb sampling mode This bit is set and cleared by software to enable the bulb sampling mode. SAMPTRIG bit must not be set when the BULB bit is set. The very first ADC conversion is performed with the sampling time specified in SMPx bits. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Bulb sampling mode disabled" />
        <Enum name="B_0x1" start="0x1" description="Bulb sampling mode enabled. The sampling period starts just after the previous end of conversion." />
      </BitField>
      <BitField start="27" size="1" name="SMPTRIG" description="Sampling time control trigger mode This bit is set and cleared by software to enable the sampling time control trigger mode. The sampling time starts on the trigger rising edge, and the conversion on the trigger falling edge. EXTEN bit should be set to 01. BULB bit must not be set when the SMPTRIG bit is set. When EXTEN bit is set to 00, set SWTRIG to start the sampling and clear SWTRIG bit to start the conversion. Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Sampling time control trigger mode disabled" />
        <Enum name="B_0x1" start="0x1" description="Sampling time control trigger mode enabled" />
      </BitField>
    </Register>
    <Register start="+0x14" size="0" name="ADC_SMPR1" access="Read/Write" description="ADC sample time register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMP0" description="Channel x sampling time selection These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.">
        <Enum name="B_0x0" start="0x0" description="2.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="6.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="12.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="24.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="47.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="92.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="247.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="640.5 ADC clock cycles" />
      </BitField>
      <BitField start="3" size="3" name="SMP1" description="Channel x sampling time selection These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.">
        <Enum name="B_0x0" start="0x0" description="2.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="6.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="12.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="24.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="47.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="92.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="247.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="640.5 ADC clock cycles" />
      </BitField>
      <BitField start="6" size="3" name="SMP2" description="Channel x sampling time selection These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.">
        <Enum name="B_0x0" start="0x0" description="2.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="6.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="12.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="24.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="47.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="92.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="247.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="640.5 ADC clock cycles" />
      </BitField>
      <BitField start="9" size="3" name="SMP3" description="Channel x sampling time selection These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.">
        <Enum name="B_0x0" start="0x0" description="2.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="6.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="12.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="24.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="47.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="92.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="247.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="640.5 ADC clock cycles" />
      </BitField>
      <BitField start="12" size="3" name="SMP4" description="Channel x sampling time selection These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.">
        <Enum name="B_0x0" start="0x0" description="2.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="6.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="12.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="24.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="47.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="92.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="247.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="640.5 ADC clock cycles" />
      </BitField>
      <BitField start="15" size="3" name="SMP5" description="Channel x sampling time selection These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.">
        <Enum name="B_0x0" start="0x0" description="2.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="6.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="12.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="24.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="47.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="92.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="247.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="640.5 ADC clock cycles" />
      </BitField>
      <BitField start="18" size="3" name="SMP6" description="Channel x sampling time selection These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.">
        <Enum name="B_0x0" start="0x0" description="2.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="6.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="12.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="24.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="47.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="92.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="247.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="640.5 ADC clock cycles" />
      </BitField>
      <BitField start="21" size="3" name="SMP7" description="Channel x sampling time selection These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.">
        <Enum name="B_0x0" start="0x0" description="2.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="6.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="12.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="24.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="47.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="92.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="247.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="640.5 ADC clock cycles" />
      </BitField>
      <BitField start="24" size="3" name="SMP8" description="Channel x sampling time selection These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.">
        <Enum name="B_0x0" start="0x0" description="2.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="6.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="12.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="24.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="47.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="92.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="247.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="640.5 ADC clock cycles" />
      </BitField>
      <BitField start="27" size="3" name="SMP9" description="Channel x sampling time selection These bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.">
        <Enum name="B_0x0" start="0x0" description="2.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="6.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="12.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="24.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="47.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="92.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="247.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="640.5 ADC clock cycles" />
      </BitField>
      <BitField start="31" size="1" name="SMPPLUS" description="Addition of one clock cycle to the sampling time. To make sure no conversion is ongoing, the software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0.">
        <Enum name="B_0x1" start="0x1" description="2.5 ADC clock cycle sampling time becomes 3.5 ADC clock cycles for the ADC_SMPR1 and ADC_SMPR2 registers." />
        <Enum name="B_0x0" start="0x0" description="The sampling time remains set to 2.5 ADC clock cycles remains" />
      </BitField>
    </Register>
    <Register start="+0x18" size="0" name="ADC_SMPR2" access="Read/Write" description="ADC sample time register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMP10" description="Channel x sampling time selection These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.">
        <Enum name="B_0x0" start="0x0" description="2.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="6.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="12.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="24.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="47.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="92.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="247.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="640.5 ADC clock cycles" />
      </BitField>
      <BitField start="3" size="3" name="SMP11" description="Channel x sampling time selection These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.">
        <Enum name="B_0x0" start="0x0" description="2.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="6.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="12.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="24.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="47.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="92.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="247.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="640.5 ADC clock cycles" />
      </BitField>
      <BitField start="6" size="3" name="SMP12" description="Channel x sampling time selection These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.">
        <Enum name="B_0x0" start="0x0" description="2.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="6.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="12.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="24.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="47.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="92.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="247.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="640.5 ADC clock cycles" />
      </BitField>
      <BitField start="9" size="3" name="SMP13" description="Channel x sampling time selection These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.">
        <Enum name="B_0x0" start="0x0" description="2.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="6.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="12.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="24.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="47.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="92.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="247.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="640.5 ADC clock cycles" />
      </BitField>
      <BitField start="12" size="3" name="SMP14" description="Channel x sampling time selection These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.">
        <Enum name="B_0x0" start="0x0" description="2.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="6.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="12.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="24.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="47.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="92.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="247.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="640.5 ADC clock cycles" />
      </BitField>
      <BitField start="15" size="3" name="SMP15" description="Channel x sampling time selection These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.">
        <Enum name="B_0x0" start="0x0" description="2.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="6.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="12.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="24.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="47.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="92.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="247.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="640.5 ADC clock cycles" />
      </BitField>
      <BitField start="18" size="3" name="SMP16" description="Channel x sampling time selection These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.">
        <Enum name="B_0x0" start="0x0" description="2.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="6.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="12.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="24.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="47.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="92.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="247.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="640.5 ADC clock cycles" />
      </BitField>
      <BitField start="21" size="3" name="SMP17" description="Channel x sampling time selection These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.">
        <Enum name="B_0x0" start="0x0" description="2.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="6.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="12.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="24.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="47.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="92.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="247.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="640.5 ADC clock cycles" />
      </BitField>
      <BitField start="24" size="3" name="SMP18" description="Channel x sampling time selection These bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value.">
        <Enum name="B_0x0" start="0x0" description="2.5 ADC clock cycles" />
        <Enum name="B_0x1" start="0x1" description="6.5 ADC clock cycles" />
        <Enum name="B_0x2" start="0x2" description="12.5 ADC clock cycles" />
        <Enum name="B_0x3" start="0x3" description="24.5 ADC clock cycles" />
        <Enum name="B_0x4" start="0x4" description="47.5 ADC clock cycles" />
        <Enum name="B_0x5" start="0x5" description="92.5 ADC clock cycles" />
        <Enum name="B_0x6" start="0x6" description="247.5 ADC clock cycles" />
        <Enum name="B_0x7" start="0x7" description="640.5 ADC clock cycles" />
      </BitField>
    </Register>
    <Register start="+0x20" size="0" name="ADC_TR1" access="Read/Write" description="ADC watchdog threshold register 1" reset_value="0x0FFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="LT1" description="Analog watchdog 1 lower threshold These bits are written by software to define the lower threshold for the analog watchdog 1. Refer to AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx) Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)." />
      <BitField start="12" size="3" name="AWDFILT" description="Analog watchdog filtering parameter This bit is set and cleared by software. ... Note: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="No filtering" />
        <Enum name="B_0x1" start="0x1" description="two consecutive detection generates an AWDx flag or an interrupt" />
        <Enum name="B_0x7" start="0x7" description="Eight consecutive detection generates an AWDx flag or an interrupt" />
      </BitField>
      <BitField start="16" size="12" name="HT1" description="Analog watchdog 1 higher threshold These bits are written by software to define the higher threshold for the analog watchdog 1. Refer to AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx) Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0x24" size="0" name="ADC_TR2" access="Read/Write" description="ADC watchdog threshold register 2" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LT2" description="Analog watchdog 2 lower threshold These bits are written by software to define the lower threshold for the analog watchdog 2. Refer to AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx) Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)." />
      <BitField start="16" size="8" name="HT2" description="Analog watchdog 2 higher threshold These bits are written by software to define the higher threshold for the analog watchdog 2. Refer to AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx) Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0x28" size="0" name="ADC_TR3" access="Read/Write" description="ADC watchdog threshold register 3" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LT3" description="Analog watchdog 3 lower threshold These bits are written by software to define the lower threshold for the analog watchdog 3. This watchdog compares the 8-bit of LT3 with the 8 MSB of the converted data. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)." />
      <BitField start="16" size="8" name="HT3" description="Analog watchdog 3 higher threshold These bits are written by software to define the higher threshold for the analog watchdog 3. Refer to AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx) Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0x30" size="0" name="ADC_SQR1" access="Read/Write" description="ADC regular sequence register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="L" description="Regular channel sequence length These bits are written by software to define the total number of conversions in the regular channel conversion sequence. ... Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1 conversion" />
        <Enum name="B_0x1" start="0x1" description="2 conversions" />
        <Enum name="B_0xF" start="0xF" description="16 conversions" />
      </BitField>
      <BitField start="6" size="5" name="SQ1" description="1st conversion in regular sequence These bits are written by software with the channel number (0 to 18) assigned as the 1st in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="12" size="5" name="SQ2" description="2nd conversion in regular sequence These bits are written by software with the channel number (0 to 18) assigned as the 2nd in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="18" size="5" name="SQ3" description="3rd conversion in regular sequence These bits are written by software with the channel number (0 to 18) assigned as the 3rd in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="24" size="5" name="SQ4" description="4th conversion in regular sequence These bits are written by software with the channel number (0 to 18) assigned as the 4th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)." />
    </Register>
    <Register start="+0x34" size="0" name="ADC_SQR2" access="Read/Write" description="ADC regular sequence register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SQ5" description="5th conversion in regular sequence These bits are written by software with the channel number (0 to 18) assigned as the 5th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="6" size="5" name="SQ6" description="6th conversion in regular sequence These bits are written by software with the channel number (0 to 18) assigned as the 6th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="12" size="5" name="SQ7" description="7th conversion in regular sequence These bits are written by software with the channel number (0 to 18) assigned as the 7th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="18" size="5" name="SQ8" description="8th conversion in regular sequence These bits are written by software with the channel number (0 to 18) assigned as the 8th in the regular conversion sequence Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="24" size="5" name="SQ9" description="9th conversion in regular sequence These bits are written by software with the channel number (0 to 18) assigned as the 9th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)." />
    </Register>
    <Register start="+0x38" size="0" name="ADC_SQR3" access="Read/Write" description="ADC regular sequence register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SQ10" description="10th conversion in regular sequence These bits are written by software with the channel number (0 to 18) assigned as the 10th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="6" size="5" name="SQ11" description="11th conversion in regular sequence These bits are written by software with the channel number (0 to 18) assigned as the 11th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="12" size="5" name="SQ12" description="12th conversion in regular sequence These bits are written by software with the channel number (0 to 18) assigned as the 12th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="18" size="5" name="SQ13" description="13th conversion in regular sequence These bits are written by software with the channel number (0 to 18) assigned as the 13th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="24" size="5" name="SQ14" description="14th conversion in regular sequence These bits are written by software with the channel number (0 to 18) assigned as the 14th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)." />
    </Register>
    <Register start="+0x3C" size="0" name="ADC_SQR4" access="Read/Write" description="ADC regular sequence register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SQ15" description="15th conversion in regular sequence These bits are written by software with the channel number (0 to 18) assigned as the 15th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)." />
      <BitField start="6" size="5" name="SQ16" description="16th conversion in regular sequence These bits are written by software with the channel number (0 to 18) assigned as the 16th in the regular conversion sequence. Note: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)." />
    </Register>
    <Register start="+0x40" size="0" name="ADC_DR" access="Read/Write" description="ADC regular data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RDATA" description="Regular data converted These bits are read-only. They contain the conversion result from the last converted regular channel. The data are left- or right-aligned as described in ." />
    </Register>
    <Register start="+0x4C" size="0" name="ADC_JSQR" access="Read/Write" description="ADC injected sequence register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="JL" description="Injected channel sequence length These bits are written by software to define the total number of conversions in the injected channel conversion sequence. Note: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="1 conversion" />
        <Enum name="B_0x1" start="0x1" description="2 conversions" />
        <Enum name="B_0x2" start="0x2" description="3 conversions" />
        <Enum name="B_0x3" start="0x3" description="4 conversions" />
      </BitField>
      <BitField start="2" size="5" name="JEXTSEL" description="External Trigger Selection for injected group These bits select the external event used to trigger the start of conversion of an injected group: ... Note: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="adc_jext_trg0" />
        <Enum name="B_0x1" start="0x1" description="adc_jext_trg1" />
        <Enum name="B_0x2" start="0x2" description="adc_jext_trg2" />
        <Enum name="B_0x3" start="0x3" description="adc_jext_trg3" />
        <Enum name="B_0x4" start="0x4" description="adc_jext_trg4" />
        <Enum name="B_0x5" start="0x5" description="adc_jext_trg5" />
        <Enum name="B_0x6" start="0x6" description="adc_jext_trg6" />
        <Enum name="B_0x7" start="0x7" description="adc_jext_trg7" />
        <Enum name="B_0x1F" start="0x1F" description="adc_jext_trg31" />
      </BitField>
      <BitField start="7" size="2" name="JEXTEN" description="External trigger enable and polarity selection for injected channels These bits are set and cleared by software to select the external trigger polarity and enable the trigger of an injected group. Note: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing). If JQM = 1 and if the Queue of Context becomes empty, the software and hardware triggers of the injected sequence are both internally disabled (refer to Queue of context for injected conversions)">
        <Enum name="B_0x0" start="0x0" description="If JQDIS = 0 (queue enabled), hardware and software trigger detection disabled. Otherwise, the queue is disabled as well as hardware trigger detection (conversions can be launched by software)" />
        <Enum name="B_0x1" start="0x1" description="Hardware trigger detection on the rising edge" />
        <Enum name="B_0x2" start="0x2" description="Hardware trigger detection on the falling edge" />
        <Enum name="B_0x3" start="0x3" description="Hardware trigger detection on both the rising and falling edges" />
      </BitField>
      <BitField start="9" size="5" name="JSQ1" description="1st conversion in the injected sequence These bits are written by software with the channel number (0 to 18) assigned as the 1st in the injected conversion sequence. Note: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing)." />
      <BitField start="15" size="5" name="JSQ2" description="2nd conversion in the injected sequence These bits are written by software with the channel number (0 to 18) assigned as the 2nd in the injected conversion sequence. Note: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing)." />
      <BitField start="21" size="5" name="JSQ3" description="3rd conversion in the injected sequence These bits are written by software with the channel number (0 to 18) assigned as the 3rd in the injected conversion sequence. Note: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing)." />
      <BitField start="27" size="5" name="JSQ4" description="4th conversion in the injected sequence These bits are written by software with the channel number (0 to 18) assigned as the 4th in the injected conversion sequence. Note: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing)." />
    </Register>
    <Register start="+0x60" size="0" name="ADC_OFR1" access="Read/Write" description="ADC offset 1 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="OFFSET" description="Data offset y for the channel programmed into bits OFFSET_CH[4:0] These bits are written by software to define the offset to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset must be programmed in the bits OFFSET_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). If several offset (OFFSET) point to the same channel, only the offset with the lowest x value is considered for the subtraction. Ex: if OFFSET1_CH[4:0] = 4 and OFFSET2_CH[4:0] = 4, this is OFFSET1[11:0] which is subtracted when converting channel 4." />
      <BitField start="24" size="1" name="OFFSETPOS" description="Positive offset This bit is set and cleared by software to enable the positive offset. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Negative offset" />
        <Enum name="B_0x1" start="0x1" description="Positive offset" />
      </BitField>
      <BitField start="25" size="1" name="SATEN" description="Saturation enable This bit is set and cleared by software to enable the saturation at 0x000 and 0xFFF for the offset function. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="No saturation control, offset result can be signed" />
        <Enum name="B_0x1" start="0x1" description="Saturation enabled, offset result unsigned and saturated at 0x000 and 0xFFF" />
      </BitField>
      <BitField start="26" size="5" name="OFFSET_CH" description="Channel selection for the data offset y These bits are written by software to define the channel to which the offset programmed into bits OFFSET[11:0] applies. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically and must not be selected for the data offset y. If OFFSET_EN is set, it is not allowed to select the same channel for different ADC_OFRy registers." />
      <BitField start="31" size="1" name="OFFSET_EN" description="Offset y enable This bit is written by software to enable or disable the offset programmed into bits OFFSET[11:0]. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0x64" size="0" name="ADC_OFR2" access="Read/Write" description="ADC offset 2 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="OFFSET" description="Data offset y for the channel programmed into bits OFFSET_CH[4:0] These bits are written by software to define the offset to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset must be programmed in the bits OFFSET_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). If several offset (OFFSET) point to the same channel, only the offset with the lowest x value is considered for the subtraction. Ex: if OFFSET1_CH[4:0] = 4 and OFFSET2_CH[4:0] = 4, this is OFFSET1[11:0] which is subtracted when converting channel 4." />
      <BitField start="24" size="1" name="OFFSETPOS" description="Positive offset This bit is set and cleared by software to enable the positive offset. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Negative offset" />
        <Enum name="B_0x1" start="0x1" description="Positive offset" />
      </BitField>
      <BitField start="25" size="1" name="SATEN" description="Saturation enable This bit is set and cleared by software to enable the saturation at 0x000 and 0xFFF for the offset function. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="No saturation control, offset result can be signed" />
        <Enum name="B_0x1" start="0x1" description="Saturation enabled, offset result unsigned and saturated at 0x000 and 0xFFF" />
      </BitField>
      <BitField start="26" size="5" name="OFFSET_CH" description="Channel selection for the data offset y These bits are written by software to define the channel to which the offset programmed into bits OFFSET[11:0] applies. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically and must not be selected for the data offset y. If OFFSET_EN is set, it is not allowed to select the same channel for different ADC_OFRy registers." />
      <BitField start="31" size="1" name="OFFSET_EN" description="Offset y enable This bit is written by software to enable or disable the offset programmed into bits OFFSET[11:0]. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0x68" size="0" name="ADC_OFR3" access="Read/Write" description="ADC offset 3 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="OFFSET" description="Data offset y for the channel programmed into bits OFFSET_CH[4:0] These bits are written by software to define the offset to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset must be programmed in the bits OFFSET_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). If several offset (OFFSET) point to the same channel, only the offset with the lowest x value is considered for the subtraction. Ex: if OFFSET1_CH[4:0] = 4 and OFFSET2_CH[4:0] = 4, this is OFFSET1[11:0] which is subtracted when converting channel 4." />
      <BitField start="24" size="1" name="OFFSETPOS" description="Positive offset This bit is set and cleared by software to enable the positive offset. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Negative offset" />
        <Enum name="B_0x1" start="0x1" description="Positive offset" />
      </BitField>
      <BitField start="25" size="1" name="SATEN" description="Saturation enable This bit is set and cleared by software to enable the saturation at 0x000 and 0xFFF for the offset function. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="No saturation control, offset result can be signed" />
        <Enum name="B_0x1" start="0x1" description="Saturation enabled, offset result unsigned and saturated at 0x000 and 0xFFF" />
      </BitField>
      <BitField start="26" size="5" name="OFFSET_CH" description="Channel selection for the data offset y These bits are written by software to define the channel to which the offset programmed into bits OFFSET[11:0] applies. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically and must not be selected for the data offset y. If OFFSET_EN is set, it is not allowed to select the same channel for different ADC_OFRy registers." />
      <BitField start="31" size="1" name="OFFSET_EN" description="Offset y enable This bit is written by software to enable or disable the offset programmed into bits OFFSET[11:0]. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0x6C" size="0" name="ADC_OFR4" access="Read/Write" description="ADC offset 4 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="OFFSET" description="Data offset y for the channel programmed into bits OFFSET_CH[4:0] These bits are written by software to define the offset to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset must be programmed in the bits OFFSET_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion). Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). If several offset (OFFSET) point to the same channel, only the offset with the lowest x value is considered for the subtraction. Ex: if OFFSET1_CH[4:0] = 4 and OFFSET2_CH[4:0] = 4, this is OFFSET1[11:0] which is subtracted when converting channel 4." />
      <BitField start="24" size="1" name="OFFSETPOS" description="Positive offset This bit is set and cleared by software to enable the positive offset. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="Negative offset" />
        <Enum name="B_0x1" start="0x1" description="Positive offset" />
      </BitField>
      <BitField start="25" size="1" name="SATEN" description="Saturation enable This bit is set and cleared by software to enable the saturation at 0x000 and 0xFFF for the offset function. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).">
        <Enum name="B_0x0" start="0x0" description="No saturation control, offset result can be signed" />
        <Enum name="B_0x1" start="0x1" description="Saturation enabled, offset result unsigned and saturated at 0x000 and 0xFFF" />
      </BitField>
      <BitField start="26" size="5" name="OFFSET_CH" description="Channel selection for the data offset y These bits are written by software to define the channel to which the offset programmed into bits OFFSET[11:0] applies. Note: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically and must not be selected for the data offset y. If OFFSET_EN is set, it is not allowed to select the same channel for different ADC_OFRy registers." />
      <BitField start="31" size="1" name="OFFSET_EN" description="Offset y enable This bit is written by software to enable or disable the offset programmed into bits OFFSET[11:0]. Note: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)." />
    </Register>
    <Register start="+0x80" size="0" name="ADC_JDR1" access="Read/Write" description="ADC injected channel 1 data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="JDATA" description="Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ." />
    </Register>
    <Register start="+0x84" size="0" name="ADC_JDR2" access="Read/Write" description="ADC injected channel 2 data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="JDATA" description="Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ." />
    </Register>
    <Register start="+0x88" size="0" name="ADC_JDR3" access="Read/Write" description="ADC injected channel 3 data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="JDATA" description="Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ." />
    </Register>
    <Register start="+0x8C" size="0" name="ADC_JDR4" access="Read/Write" description="ADC injected channel 4 data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="JDATA" description="Injected data These bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ." />
    </Register>
    <Register start="+0xA0" size="0" name="ADC_AWD2CR" access="Read/Write" description="ADC Analog Watchdog 2 Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="AWD2CH" description="Analog watchdog 2 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2. AWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2 AWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2 When AWD2CH[18:0] = 000..0, the analog Watchdog 2 is disabled Note: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers. The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically and must not be selected for the analog watchdog." />
    </Register>
    <Register start="+0xA4" size="0" name="ADC_AWD3CR" access="Read/Write" description="ADC Analog Watchdog 3 Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="AWD3CH" description="Analog watchdog 3 channel selection These bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3. AWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3 AWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3 When AWD3CH[18:0] = 000..0, the analog Watchdog 3 is disabled Note: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers. The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing). Some channels are not connected physically and must not be selected for the analog watchdog." />
    </Register>
    <Register start="+0xB0" size="0" name="ADC_DIFSEL" access="Read/Write" description="ADC Differential mode Selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="DIFSEL" description="Differential mode for channels 18 to 0. These bits are set and cleared by software. They allow to select if a channel is configured as Single-ended or Differential mode. DIFSEL[i] = 0: ADC analog input channel is configured in Single-ended mode DIFSEL[i] = 1: ADC analog input channel i is configured in Differential mode Note: The DIFSEL bits corresponding to channels that are either connected to a single-ended I/O port or to an internal channel must be kept their reset value (Single-ended input mode). The software is allowed to write these bits only when the ADC is disabled (ADCAL = 0, JADSTART = 0, JADSTP = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0)." />
    </Register>
    <Register start="+0xB4" size="0" name="ADC_CALFACT" access="Read/Write" description="ADC Calibration Factors" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CALFACT_S" description="Calibration Factors In Single-ended mode These bits are written by hardware or by software. Once a single-ended inputs calibration is complete, they are updated by hardware with the calibration factors. Software can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it is then applied once a new single-ended calibration is launched. Note: The software is allowed to write these bits only when ADEN = 1, ADSTART = 0 and JADSTART = 0 (ADC is enabled and no calibration is ongoing and no conversion is ongoing)." />
      <BitField start="16" size="7" name="CALFACT_D" description="Calibration Factors in differential mode These bits are written by hardware or by software. Once a differential inputs calibration is complete, they are updated by hardware with the calibration factors. Software can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it is then applied once a new differential calibration is launched. Note: The software is allowed to write these bits only when ADEN = 1, ADSTART = 0 and JADSTART = 0 (ADC is enabled and no calibration is ongoing and no conversion is ongoing)." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC3_Common" start="0x58026300" description="Analog-to-Digital Converter">
    <Register start="+0x0" size="0" name="ADC_CSR" access="Read/Write" description="ADC common status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRDY_MST" description="Master ADC ready This bit is a copy of the ADRDY bit in the corresponding ADC_ISR register." />
      <BitField start="1" size="1" name="EOSMP_MST" description="End of Sampling phase flag of the master ADC This bit is a copy of the EOSMP bit in the corresponding ADC_ISR register." />
      <BitField start="2" size="1" name="EOC_MST" description="End of regular conversion of the master ADC This bit is a copy of the EOC bit in the corresponding ADC_ISR register." />
      <BitField start="3" size="1" name="EOS_MST" description="End of regular sequence flag of the master ADC This bit is a copy of the EOS bit in the corresponding ADC_ISR register." />
      <BitField start="4" size="1" name="OVR_MST" description="Overrun flag of the master ADC This bit is a copy of the OVR bit in the corresponding ADC_ISR register." />
      <BitField start="5" size="1" name="JEOC_MST" description="End of injected conversion flag of the master ADC This bit is a copy of the JEOC bit in the corresponding ADC_ISR register." />
      <BitField start="6" size="1" name="JEOS_MST" description="End of injected sequence flag of the master ADC This bit is a copy of the JEOS bit in the corresponding ADC_ISR register." />
      <BitField start="7" size="1" name="AWD1_MST" description="Analog watchdog 1 flag of the master ADC This bit is a copy of the AWD1 bit in the corresponding ADC_ISR register." />
      <BitField start="8" size="1" name="AWD2_MST" description="Analog watchdog 2 flag of the master ADC This bit is a copy of the AWD2 bit in the corresponding ADC_ISR register." />
      <BitField start="9" size="1" name="AWD3_MST" description="Analog watchdog 3 flag of the master ADC This bit is a copy of the AWD3 bit in the corresponding ADC_ISR register." />
      <BitField start="10" size="1" name="JQOVF_MST" description="Injected Context Queue Overflow flag of the master ADC This bit is a copy of the JQOVF bit in the corresponding ADC_ISR register." />
    </Register>
    <Register start="+0x8" size="0" name="ADC_CCR" access="Read/Write" description="ADC common control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="2" name="CKMODE" description="ADC clock mode These bits are set and cleared by software to define the ADC clock scheme (which is common to both master and slave ADCs): In all synchronous clock modes, there is no jitter in the delay from a timer trigger to the start of a conversion. Note: The software is allowed to write these bits only when the ADCs are disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0).">
        <Enum name="B_0x0" start="0x0" description="adc_ker_ck (x = 3) (Asynchronous clock mode), generated at product level (refer to Section 6: Reset and clock control (RCC))" />
        <Enum name="B_0x1" start="0x1" description="adc_hclk/1 (Synchronous clock mode). This configuration must be enabled only if the AHB clock prescaler is set to 1 (HPRE[3:0] = 0XXX in RCC_CFGR register) and if the system clock has a 50% duty cycle." />
        <Enum name="B_0x2" start="0x2" description="adc_hclk/2 (Synchronous clock mode)" />
        <Enum name="B_0x3" start="0x3" description="adc_hclk/4 (Synchronous clock mode)" />
      </BitField>
      <BitField start="18" size="4" name="PRESC" description="ADC prescaler These bits are set and cleared by software to select the frequency of the clock to the ADC. The clock is common for all the ADCs. other: reserved Note: The software is allowed to write these bits only when the ADC is disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0). The ADC prescaler value is applied only when CKMODE[1:0] = 0b00.">
        <Enum name="B_0x0" start="0x0" description="input ADC clock not divided" />
        <Enum name="B_0x1" start="0x1" description="input ADC clock divided by 2" />
        <Enum name="B_0x2" start="0x2" description="input ADC clock divided by 4" />
        <Enum name="B_0x3" start="0x3" description="input ADC clock divided by 6" />
        <Enum name="B_0x4" start="0x4" description="input ADC clock divided by 8" />
        <Enum name="B_0x5" start="0x5" description="input ADC clock divided by 10" />
        <Enum name="B_0x6" start="0x6" description="input ADC clock divided by 12" />
        <Enum name="B_0x7" start="0x7" description="input ADC clock divided by 16" />
        <Enum name="B_0x8" start="0x8" description="input ADC clock divided by 32" />
        <Enum name="B_0x9" start="0x9" description="input ADC clock divided by 64" />
        <Enum name="B_0xA" start="0xA" description="input ADC clock divided by 128" />
        <Enum name="B_0xB" start="0xB" description="input ADC clock divided by 256" />
      </BitField>
      <BitField start="22" size="1" name="VREFEN" description="VREFINT enable This bit is set and cleared by software to enable/disable the VREFINT channel.">
        <Enum name="B_0x0" start="0x0" description="VREFINT channel disabled" />
        <Enum name="B_0x1" start="0x1" description="VREFINT channel enabled" />
      </BitField>
      <BitField start="23" size="1" name="TSEN" description="VSENSE enable This bit is set and cleared by software to control VSENSE.">
        <Enum name="B_0x0" start="0x0" description="Temperature sensor channel disabled" />
        <Enum name="B_0x1" start="0x1" description="Temperature sensor channel enabled" />
      </BitField>
      <BitField start="24" size="1" name="VBATEN" description="VBAT enable This bit is set and cleared by software to control.">
        <Enum name="B_0x0" start="0x0" description="VBAT channel disabled" />
        <Enum name="B_0x1" start="0x1" description="VBAT channel enabled" />
      </BitField>
    </Register>
    <Register start="+0xC" size="0" name="ADC_CDR" access="ReadOnly" description="ADC common regular data register for dual and triple modes" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RDATA_MST" description="Regular data of the master ADC" />
      <BitField start="16" size="16" name="RDATA_SLV" description="Regular data of the slave ADC" />
    </Register>
    <Register start="+0x10" size="0" name="ADC_CDR2" access="ReadOnly" description="ADC x common regular data register for 32-bit dual mode" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDATA_ALT" description="Regular data of the master/slave alternated ADCs" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AXI" start="0x51000000" description="AXI interconnect registers">
    <Register start="+0x1FD0" size="0" name="AXI_PERIPH_ID_4" access="ReadOnly" description="AXI interconnect - peripheral ID4 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="JEP106CON" description="JEP106 continuation code" />
      <BitField start="4" size="4" name="KCOUNT4" description="Register file size" />
    </Register>
    <Register start="+0x1FE0" size="0" name="AXI_PERIPH_ID_0" access="ReadOnly" description="AXI interconnect - peripheral ID0 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PARTNUM" description="Peripheral part number bits 0 to 7" />
    </Register>
    <Register start="+0x1FE4" size="0" name="AXI_PERIPH_ID_1" access="ReadOnly" description="AXI interconnect - peripheral ID1 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PARTNUM" description="Peripheral part number bits 8 to 11" />
      <BitField start="4" size="4" name="JEP106I" description="JEP106 identity bits 0 to 3" />
    </Register>
    <Register start="+0x1FE8" size="0" name="AXI_PERIPH_ID_2" access="ReadOnly" description="AXI interconnect - peripheral ID2 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JEP106ID" description="JEP106 Identity bits 4 to 6" />
      <BitField start="3" size="1" name="JEDEC" description="JEP106 code flag" />
      <BitField start="4" size="4" name="REVISION" description="Peripheral revision number" />
    </Register>
    <Register start="+0x1FEC" size="0" name="AXI_PERIPH_ID_3" access="ReadOnly" description="AXI interconnect - peripheral ID3 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CUST_MOD_NUM" description="Customer modification" />
      <BitField start="4" size="4" name="REV_AND" description="Customer version" />
    </Register>
    <Register start="+0x1FF0" size="0" name="AXI_COMP_ID_0" access="ReadOnly" description="AXI interconnect - component ID0 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PREAMBLE" description="Preamble bits 0 to 7" />
    </Register>
    <Register start="+0x1FF4" size="0" name="AXI_COMP_ID_1" access="ReadOnly" description="AXI interconnect - component ID1 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PREAMBLE" description="Preamble bits 8 to 11" />
      <BitField start="4" size="4" name="CLASS" description="Component class" />
    </Register>
    <Register start="+0x1FF8" size="0" name="AXI_COMP_ID_2" access="ReadOnly" description="AXI interconnect - component ID2 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PREAMBLE" description="Preamble bits 12 to 19" />
    </Register>
    <Register start="+0x1FFC" size="0" name="AXI_COMP_ID_3" access="ReadOnly" description="AXI interconnect - component ID3 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PREAMBLE" description="Preamble bits 20 to 27" />
    </Register>
    <Register start="+0x2008" size="0" name="AXI_TARG1_FN_MOD_ISS_BM" access="Read/Write" description="AXI interconnect - TARG x bus matrix issuing functionality register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="READ_ISS_OVERRIDE" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Switch matrix write issuing override for target" />
    </Register>
    <Register start="+0x3008" size="0" name="AXI_TARG2_FN_MOD_ISS_BM" access="Read/Write" description="AXI interconnect - TARG x bus matrix issuing functionality register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="READ_ISS_OVERRIDE" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Switch matrix write issuing override for target" />
    </Register>
    <Register start="+0x4008" size="0" name="AXI_TARG3_FN_MOD_ISS_BM" access="Read/Write" description="AXI interconnect - TARG x bus matrix issuing functionality register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="READ_ISS_OVERRIDE" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Switch matrix write issuing override for target" />
    </Register>
    <Register start="+0x5008" size="0" name="AXI_TARG4_FN_MOD_ISS_BM" access="Read/Write" description="AXI interconnect - TARG x bus matrix issuing functionality register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="READ_ISS_OVERRIDE" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Switch matrix write issuing override for target" />
    </Register>
    <Register start="+0x6008" size="0" name="AXI_TARG5_FN_MOD_ISS_BM" access="Read/Write" description="AXI interconnect - TARG x bus matrix issuing functionality register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="READ_ISS_OVERRIDE" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Switch matrix write issuing override for target" />
    </Register>
    <Register start="+0x7008" size="0" name="AXI_TARG6_FN_MOD_ISS_BM" access="Read/Write" description="AXI interconnect - TARG x bus matrix issuing functionality register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="READ_ISS_OVERRIDE" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Switch matrix write issuing override for target" />
    </Register>
    <Register start="+0x800C" size="0" name="AXI_TARG7_FN_MOD_ISS_BM" access="Read/Write" description="AXI interconnect - TARG x bus matrix issuing functionality register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="READ_ISS_OVERRIDE" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Switch matrix write issuing override for target" />
    </Register>
    <Register start="+0x2024" size="0" name="AXI_TARG1_FN_MOD2" access="Read/Write" description="AXI interconnect - TARG x bus matrix functionality 2 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BYPASS_MERGE" description="Disable packing of beats to match the output data width" />
    </Register>
    <Register start="+0x3024" size="0" name="AXI_TARG2_FN_MOD2" access="Read/Write" description="AXI interconnect - TARG x bus matrix functionality 2 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BYPASS_MERGE" description="Disable packing of beats to match the output data width" />
    </Register>
    <Register start="+0x8024" size="0" name="AXI_TARG7_FN_MOD2" access="Read/Write" description="AXI interconnect - TARG x bus matrix functionality 2 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BYPASS_MERGE" description="Disable packing of beats to match the output data width" />
    </Register>
    <Register start="+0x202C" size="0" name="AXI_TARG1_FN_MOD_LB" access="Read/Write" description="AXI interconnect - TARG x long burst functionality modification" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FN_MOD_LB" description="Controls burst breaking of long bursts" />
    </Register>
    <Register start="+0x302C" size="0" name="AXI_TARG2_FN_MOD_LB" access="Read/Write" description="AXI interconnect - TARG x long burst functionality modification" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FN_MOD_LB" description="Controls burst breaking of long bursts" />
    </Register>
    <Register start="+0x2108" size="0" name="AXI_TARG1_FN_MOD" access="Read/Write" description="AXI interconnect - TARG x long burst functionality modification" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override AMIB read issuing capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override AMIB write issuing capability" />
    </Register>
    <Register start="+0x3108" size="0" name="AXI_TARG2_FN_MOD" access="Read/Write" description="AXI interconnect - TARG x long burst functionality modification" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override AMIB read issuing capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override AMIB write issuing capability" />
    </Register>
    <Register start="+0x8108" size="0" name="AXI_TARG7_FN_MOD" access="Read/Write" description="AXI interconnect - TARG x long burst functionality modification" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override AMIB read issuing capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override AMIB write issuing capability" />
    </Register>
    <Register start="+0x42024" size="0" name="AXI_INI1_FN_MOD2" access="Read/Write" description="AXI interconnect - INI x functionality modification 2 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BYPASS_MERGE" description="Disables alteration of transactions by the up-sizer unless required by the protocol" />
    </Register>
    <Register start="+0x44024" size="0" name="AXI_INI3_FN_MOD2" access="Read/Write" description="AXI interconnect - INI x functionality modification 2 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BYPASS_MERGE" description="Disables alteration of transactions by the up-sizer unless required by the protocol" />
    </Register>
    <Register start="+0x42028" size="0" name="AXI_INI1_FN_MOD_AHB" access="Read/Write" description="AXI interconnect - INI x AHB functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RD_INC_OVERRIDE" description="Converts all AHB-Lite write transactions to a series of single beat AXI" />
      <BitField start="1" size="1" name="WR_INC_OVERRIDE" description="Converts all AHB-Lite read transactions to a series of single beat AXI" />
    </Register>
    <Register start="+0x44028" size="0" name="AXI_INI3_FN_MOD_AHB" access="Read/Write" description="AXI interconnect - INI x AHB functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RD_INC_OVERRIDE" description="Converts all AHB-Lite write transactions to a series of single beat AXI" />
      <BitField start="1" size="1" name="WR_INC_OVERRIDE" description="Converts all AHB-Lite read transactions to a series of single beat AXI" />
    </Register>
    <Register start="+0x42100" size="0" name="AXI_INI1_READ_QOS" access="Read/Write" description="AXI interconnect - INI x read QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AR_QOS" description="Read channel QoS setting" />
    </Register>
    <Register start="+0x43100" size="0" name="AXI_INI2_READ_QOS" access="Read/Write" description="AXI interconnect - INI x read QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AR_QOS" description="Read channel QoS setting" />
    </Register>
    <Register start="+0x44100" size="0" name="AXI_INI3_READ_QOS" access="Read/Write" description="AXI interconnect - INI x read QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AR_QOS" description="Read channel QoS setting" />
    </Register>
    <Register start="+0x45100" size="0" name="AXI_INI4_READ_QOS" access="Read/Write" description="AXI interconnect - INI x read QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AR_QOS" description="Read channel QoS setting" />
    </Register>
    <Register start="+0x46100" size="0" name="AXI_INI5_READ_QOS" access="Read/Write" description="AXI interconnect - INI x read QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AR_QOS" description="Read channel QoS setting" />
    </Register>
    <Register start="+0x47100" size="0" name="AXI_INI6_READ_QOS" access="Read/Write" description="AXI interconnect - INI x read QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AR_QOS" description="Read channel QoS setting" />
    </Register>
    <Register start="+0x42104" size="0" name="AXI_INI1_WRITE_QOS" access="Read/Write" description="AXI interconnect - INI x write QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AW_QOS" description="Write channel QoS setting" />
    </Register>
    <Register start="+0x43104" size="0" name="AXI_INI2_WRITE_QOS" access="Read/Write" description="AXI interconnect - INI x write QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AW_QOS" description="Write channel QoS setting" />
    </Register>
    <Register start="+0x44104" size="0" name="AXI_INI3_WRITE_QOS" access="Read/Write" description="AXI interconnect - INI x write QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AW_QOS" description="Write channel QoS setting" />
    </Register>
    <Register start="+0x45104" size="0" name="AXI_INI4_WRITE_QOS" access="Read/Write" description="AXI interconnect - INI x write QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AW_QOS" description="Write channel QoS setting" />
    </Register>
    <Register start="+0x46104" size="0" name="AXI_INI5_WRITE_QOS" access="Read/Write" description="AXI interconnect - INI x write QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AW_QOS" description="Write channel QoS setting" />
    </Register>
    <Register start="+0x47104" size="0" name="AXI_INI6_WRITE_QOS" access="Read/Write" description="AXI interconnect - INI x write QoS register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AW_QOS" description="Write channel QoS setting" />
    </Register>
    <Register start="+0x42108" size="0" name="AXI_INI1_FN_MOD" access="Read/Write" description="AXI interconnect - INI x issuing functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override ASIB read issuing capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override ASIB write issuing capability" />
    </Register>
    <Register start="+0x43108" size="0" name="AXI_INI2_FN_MOD" access="Read/Write" description="AXI interconnect - INI x issuing functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override ASIB read issuing capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override ASIB write issuing capability" />
    </Register>
    <Register start="+0x44108" size="0" name="AXI_INI3_FN_MOD" access="Read/Write" description="AXI interconnect - INI x issuing functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override ASIB read issuing capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override ASIB write issuing capability" />
    </Register>
    <Register start="+0x45108" size="0" name="AXI_INI4_FN_MOD" access="Read/Write" description="AXI interconnect - INI x issuing functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override ASIB read issuing capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override ASIB write issuing capability" />
    </Register>
    <Register start="+0x46108" size="0" name="AXI_INI5_FN_MOD" access="Read/Write" description="AXI interconnect - INI x issuing functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override ASIB read issuing capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override ASIB write issuing capability" />
    </Register>
    <Register start="+0x47108" size="0" name="AXI_INI6_FN_MOD" access="Read/Write" description="AXI interconnect - INI x issuing functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override ASIB read issuing capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override ASIB write issuing capability" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="BDMA" start="0x58025400" description="BDMA">
    <Register start="+0x0" size="0" name="BDMA_ISR" access="Read/Write" description="BDMA interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIF0" description="global interrupt flag for channel 0">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="1" size="1" name="TCIF0" description="transfer complete (TC) flag for channel 0">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="2" size="1" name="HTIF0" description="half transfer (HT) flag for channel 0">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="3" size="1" name="TEIF0" description="transfer error (TE) flag for channel 0">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="4" size="1" name="GIF1" description="global interrupt flag for channel 1">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="5" size="1" name="TCIF1" description="transfer complete (TC) flag for channel 1">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="6" size="1" name="HTIF1" description="half transfer (HT) flag for channel 1">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="7" size="1" name="TEIF1" description="transfer error (TE) flag for channel 1">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="8" size="1" name="GIF2" description="global interrupt flag for channel 2">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="9" size="1" name="TCIF2" description="transfer complete (TC) flag for channel 2">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="10" size="1" name="HTIF2" description="half transfer (HT) flag for channel 2">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="11" size="1" name="TEIF2" description="transfer error (TE) flag for channel 2">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="12" size="1" name="GIF3" description="global interrupt flag for channel 3">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="13" size="1" name="TCIF3" description="transfer complete (TC) flag for channel 3">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="14" size="1" name="HTIF3" description="half transfer (HT) flag for channel 3">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="15" size="1" name="TEIF3" description="transfer error (TE) flag for channel 3">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="16" size="1" name="GIF4" description="global interrupt flag for channel 4">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="17" size="1" name="TCIF4" description="transfer complete (TC) flag for channel 4">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="18" size="1" name="HTIF4" description="half transfer (HT) flag for channel 4">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="19" size="1" name="TEIF4" description="transfer error (TE) flag for channel 4">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="20" size="1" name="GIF5" description="global interrupt flag for channel 5">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="21" size="1" name="TCIF5" description="transfer complete (TC) flag for channel 5">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="22" size="1" name="HTIF5" description="half transfer (HT) flag for channel 5">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="23" size="1" name="TEIF5" description="transfer error (TE) flag for channel 5">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="24" size="1" name="GIF6" description="global interrupt flag for channel 6">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="25" size="1" name="TCIF6" description="transfer complete (TC) flag for channel 6">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="26" size="1" name="HTIF6" description="half transfer (HT) flag for channel 6">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="27" size="1" name="TEIF6" description="transfer error (TE) flag for channel 6">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
      <BitField start="28" size="1" name="GIF7" description="global interrupt flag for channel 7">
        <Enum name="B_0x0" start="0x0" description="no TE, HT or TC event" />
        <Enum name="B_0x1" start="0x1" description="a TE, HT or TC event occurred" />
      </BitField>
      <BitField start="29" size="1" name="TCIF7" description="transfer complete (TC) flag for channel 7">
        <Enum name="B_0x0" start="0x0" description="no TC event" />
        <Enum name="B_0x1" start="0x1" description="a TC event occurred" />
      </BitField>
      <BitField start="30" size="1" name="HTIF7" description="half transfer (HT) flag for channel 7">
        <Enum name="B_0x0" start="0x0" description="no HT event" />
        <Enum name="B_0x1" start="0x1" description="a HT event occurred" />
      </BitField>
      <BitField start="31" size="1" name="TEIF7" description="transfer error (TE) flag for channel 7">
        <Enum name="B_0x0" start="0x0" description="no TE event" />
        <Enum name="B_0x1" start="0x1" description="a TE event occurred" />
      </BitField>
    </Register>
    <Register start="+0x4" size="0" name="BDMA_IFCR" access="Read/Write" description="BDMA interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CGIF0" description="global interrupt flag clear for channel 0" />
      <BitField start="1" size="1" name="CTCIF0" description="transfer complete flag clear for channel 0" />
      <BitField start="2" size="1" name="CHTIF0" description="half transfer flag clear for channel 0" />
      <BitField start="3" size="1" name="CTEIF0" description="transfer error flag clear for channel 0" />
      <BitField start="4" size="1" name="CGIF1" description="global interrupt flag clear for channel 0" />
      <BitField start="5" size="1" name="CTCIF1" description="transfer complete flag clear for channel 1" />
      <BitField start="6" size="1" name="CHTIF1" description="half transfer flag clear for channel 1" />
      <BitField start="7" size="1" name="CTEIF1" description="transfer error flag clear for channel 1" />
      <BitField start="8" size="1" name="CGIF2" description="global interrupt flag clear for channel 2" />
      <BitField start="9" size="1" name="CTCIF2" description="transfer complete flag clear for channel 2" />
      <BitField start="10" size="1" name="CHTIF2" description="half transfer flag clear for channe2" />
      <BitField start="11" size="1" name="CTEIF2" description="transfer error flag clear for channel 2" />
      <BitField start="12" size="1" name="CGIF3" description="global interrupt flag clear for channel 3" />
      <BitField start="13" size="1" name="CTCIF3" description="transfer complete flag clear for channel 3" />
      <BitField start="14" size="1" name="CHTIF3" description="half transfer flag clear for channel 3" />
      <BitField start="15" size="1" name="CTEIF3" description="transfer error flag clear for channel 3" />
      <BitField start="16" size="1" name="CGIF4" description="global interrupt flag clear for channel 4" />
      <BitField start="17" size="1" name="CTCIF4" description="transfer complete flag clear for channel 4" />
      <BitField start="18" size="1" name="CHTIF4" description="half transfer flag clear for channel 4" />
      <BitField start="19" size="1" name="CTEIF4" description="transfer error flag clear for channel 4" />
      <BitField start="20" size="1" name="CGIF5" description="global interrupt flag clear for channel 5" />
      <BitField start="21" size="1" name="CTCIF5" description="transfer complete flag clear for channel 5" />
      <BitField start="22" size="1" name="CHTIF5" description="half transfer flag clear for channel 5" />
      <BitField start="23" size="1" name="CTEIF5" description="transfer error flag clear for channel 5" />
      <BitField start="24" size="1" name="CGIF6" description="global interrupt flag clear for channel 6" />
      <BitField start="25" size="1" name="CTCIF6" description="transfer complete flag clear for channel 6" />
      <BitField start="26" size="1" name="CHTIF6" description="half transfer flag clear for channel 6" />
      <BitField start="27" size="1" name="CTEIF6" description="transfer error flag clear for channel 6" />
      <BitField start="28" size="1" name="CGIF7" description="global interrupt flag clear for channel 7" />
      <BitField start="29" size="1" name="CTCIF7" description="transfer complete flag clear for channel 7" />
      <BitField start="30" size="1" name="CHTIF7" description="half transfer flag clear for channel 7" />
      <BitField start="31" size="1" name="CTEIF7" description="transfer error flag clear for channel 7" />
    </Register>
    <Register start="+0x8" size="0" name="BDMA_CCR0" access="Read/Write" description="BDMA channel 0 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the BDMA_ISR register is cleared (by setting the CTEIFx bit of the BDMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="15" size="1" name="DBM" description="double-buffer mode This bit must be set only in memory-to-peripheral and peripheral-to-memory transfers (MEM2MEM=0). The CIRC bit must also be set in double buffer mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled (no memory address switch at the end of the BDMA transfer)" />
        <Enum name="B_0x1" start="0x1" description="enabled (memory address switched at the end of the BDMA transfer)" />
      </BitField>
      <BitField start="16" size="1" name="CT" description="current target memory of DMA transfer in double-buffer mode This bit is toggled by hardware at the end of each channel transfer in double-buffer mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="memory 0 (addressed by the BDMA_CM0AR pointer)" />
        <Enum name="B_0x1" start="0x1" description="memory 1 (addressed by the BDMA_CM1AR pointer)" />
      </BitField>
    </Register>
    <Register start="+0xC" size="0" name="BDMA_CNDTR0" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216 - 1) This field is updated by hardware when the channel is enabled: It is decremented after each single BDMA &#xe2;&#x80;&#x98;read followed by write&#xe2;&#x80;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the BDMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x10" size="0" name="BDMA_CPAR0" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data is read/written. When PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR = 1 and the peripheral source address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x14" size="0" name="BDMA_CM0AR0" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data is read/written. When MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x18" size="0" name="BDMA_CM1AR0" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data is read/written. When MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x1C" size="0" name="BDMA_CCR1" access="Read/Write" description="BDMA channel 1 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the BDMA_ISR register is cleared (by setting the CTEIFx bit of the BDMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="15" size="1" name="DBM" description="double-buffer mode This bit must be set only in memory-to-peripheral and peripheral-to-memory transfers (MEM2MEM=0). The CIRC bit must also be set in double buffer mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled (no memory address switch at the end of the BDMA transfer)" />
        <Enum name="B_0x1" start="0x1" description="enabled (memory address switched at the end of the BDMA transfer)" />
      </BitField>
      <BitField start="16" size="1" name="CT" description="current target memory of DMA transfer in double-buffer mode This bit is toggled by hardware at the end of each channel transfer in double-buffer mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="memory 0 (addressed by the BDMA_CM0AR pointer)" />
        <Enum name="B_0x1" start="0x1" description="memory 1 (addressed by the BDMA_CM1AR pointer)" />
      </BitField>
    </Register>
    <Register start="+0x20" size="0" name="BDMA_CNDTR1" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216 - 1) This field is updated by hardware when the channel is enabled: It is decremented after each single BDMA &#xe2;&#x80;&#x98;read followed by write&#xe2;&#x80;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the BDMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x24" size="0" name="BDMA_CPAR1" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data is read/written. When PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR = 1 and the peripheral source address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x28" size="0" name="BDMA_CM0AR1" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data is read/written. When MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x2C" size="0" name="BDMA_CM1AR1" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data is read/written. When MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x30" size="0" name="BDMA_CCR2" access="Read/Write" description="BDMA channel 2 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the BDMA_ISR register is cleared (by setting the CTEIFx bit of the BDMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="15" size="1" name="DBM" description="double-buffer mode This bit must be set only in memory-to-peripheral and peripheral-to-memory transfers (MEM2MEM=0). The CIRC bit must also be set in double buffer mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled (no memory address switch at the end of the BDMA transfer)" />
        <Enum name="B_0x1" start="0x1" description="enabled (memory address switched at the end of the BDMA transfer)" />
      </BitField>
      <BitField start="16" size="1" name="CT" description="current target memory of DMA transfer in double-buffer mode This bit is toggled by hardware at the end of each channel transfer in double-buffer mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="memory 0 (addressed by the BDMA_CM0AR pointer)" />
        <Enum name="B_0x1" start="0x1" description="memory 1 (addressed by the BDMA_CM1AR pointer)" />
      </BitField>
    </Register>
    <Register start="+0x34" size="0" name="BDMA_CNDTR2" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216 - 1) This field is updated by hardware when the channel is enabled: It is decremented after each single BDMA &#xe2;&#x80;&#x98;read followed by write&#xe2;&#x80;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the BDMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x38" size="0" name="BDMA_CPAR2" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data is read/written. When PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR = 1 and the peripheral source address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x3C" size="0" name="BDMA_CM0AR2" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data is read/written. When MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x40" size="0" name="BDMA_CM1AR2" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data is read/written. When MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x44" size="0" name="BDMA_CCR3" access="Read/Write" description="BDMA channel 3 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the BDMA_ISR register is cleared (by setting the CTEIFx bit of the BDMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="15" size="1" name="DBM" description="double-buffer mode This bit must be set only in memory-to-peripheral and peripheral-to-memory transfers (MEM2MEM=0). The CIRC bit must also be set in double buffer mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled (no memory address switch at the end of the BDMA transfer)" />
        <Enum name="B_0x1" start="0x1" description="enabled (memory address switched at the end of the BDMA transfer)" />
      </BitField>
      <BitField start="16" size="1" name="CT" description="current target memory of DMA transfer in double-buffer mode This bit is toggled by hardware at the end of each channel transfer in double-buffer mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="memory 0 (addressed by the BDMA_CM0AR pointer)" />
        <Enum name="B_0x1" start="0x1" description="memory 1 (addressed by the BDMA_CM1AR pointer)" />
      </BitField>
    </Register>
    <Register start="+0x48" size="0" name="BDMA_CNDTR3" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216 - 1) This field is updated by hardware when the channel is enabled: It is decremented after each single BDMA &#xe2;&#x80;&#x98;read followed by write&#xe2;&#x80;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the BDMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x4C" size="0" name="BDMA_CPAR3" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data is read/written. When PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR = 1 and the peripheral source address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x50" size="0" name="BDMA_CM0AR3" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data is read/written. When MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x54" size="0" name="BDMA_CM1AR3" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data is read/written. When MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x58" size="0" name="BDMA_CCR4" access="Read/Write" description="BDMA channel 4 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the BDMA_ISR register is cleared (by setting the CTEIFx bit of the BDMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="15" size="1" name="DBM" description="double-buffer mode This bit must be set only in memory-to-peripheral and peripheral-to-memory transfers (MEM2MEM=0). The CIRC bit must also be set in double buffer mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled (no memory address switch at the end of the BDMA transfer)" />
        <Enum name="B_0x1" start="0x1" description="enabled (memory address switched at the end of the BDMA transfer)" />
      </BitField>
      <BitField start="16" size="1" name="CT" description="current target memory of DMA transfer in double-buffer mode This bit is toggled by hardware at the end of each channel transfer in double-buffer mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="memory 0 (addressed by the BDMA_CM0AR pointer)" />
        <Enum name="B_0x1" start="0x1" description="memory 1 (addressed by the BDMA_CM1AR pointer)" />
      </BitField>
    </Register>
    <Register start="+0x5C" size="0" name="BDMA_CNDTR4" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216 - 1) This field is updated by hardware when the channel is enabled: It is decremented after each single BDMA &#xe2;&#x80;&#x98;read followed by write&#xe2;&#x80;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the BDMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x60" size="0" name="BDMA_CPAR4" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data is read/written. When PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR = 1 and the peripheral source address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x64" size="0" name="BDMA_CM0AR4" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data is read/written. When MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x68" size="0" name="BDMA_CM1AR4" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data is read/written. When MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x6C" size="0" name="BDMA_CCR5" access="Read/Write" description="BDMA channel 5 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the BDMA_ISR register is cleared (by setting the CTEIFx bit of the BDMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="15" size="1" name="DBM" description="double-buffer mode This bit must be set only in memory-to-peripheral and peripheral-to-memory transfers (MEM2MEM=0). The CIRC bit must also be set in double buffer mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled (no memory address switch at the end of the BDMA transfer)" />
        <Enum name="B_0x1" start="0x1" description="enabled (memory address switched at the end of the BDMA transfer)" />
      </BitField>
      <BitField start="16" size="1" name="CT" description="current target memory of DMA transfer in double-buffer mode This bit is toggled by hardware at the end of each channel transfer in double-buffer mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="memory 0 (addressed by the BDMA_CM0AR pointer)" />
        <Enum name="B_0x1" start="0x1" description="memory 1 (addressed by the BDMA_CM1AR pointer)" />
      </BitField>
    </Register>
    <Register start="+0x70" size="0" name="BDMA_CNDTR5" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216 - 1) This field is updated by hardware when the channel is enabled: It is decremented after each single BDMA &#xe2;&#x80;&#x98;read followed by write&#xe2;&#x80;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the BDMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x74" size="0" name="BDMA_CPAR5" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data is read/written. When PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR = 1 and the peripheral source address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x78" size="0" name="BDMA_CM0AR5" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data is read/written. When MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x7C" size="0" name="BDMA_CM1AR5" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data is read/written. When MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x80" size="0" name="BDMA_CCR6" access="Read/Write" description="BDMA channel 6 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the BDMA_ISR register is cleared (by setting the CTEIFx bit of the BDMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="15" size="1" name="DBM" description="double-buffer mode This bit must be set only in memory-to-peripheral and peripheral-to-memory transfers (MEM2MEM=0). The CIRC bit must also be set in double buffer mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled (no memory address switch at the end of the BDMA transfer)" />
        <Enum name="B_0x1" start="0x1" description="enabled (memory address switched at the end of the BDMA transfer)" />
      </BitField>
      <BitField start="16" size="1" name="CT" description="current target memory of DMA transfer in double-buffer mode This bit is toggled by hardware at the end of each channel transfer in double-buffer mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="memory 0 (addressed by the BDMA_CM0AR pointer)" />
        <Enum name="B_0x1" start="0x1" description="memory 1 (addressed by the BDMA_CM1AR pointer)" />
      </BitField>
    </Register>
    <Register start="+0x84" size="0" name="BDMA_CNDTR6" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216 - 1) This field is updated by hardware when the channel is enabled: It is decremented after each single BDMA &#xe2;&#x80;&#x98;read followed by write&#xe2;&#x80;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the BDMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x88" size="0" name="BDMA_CPAR6" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data is read/written. When PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR = 1 and the peripheral source address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x8C" size="0" name="BDMA_CM0AR6" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data is read/written. When MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x90" size="0" name="BDMA_CM1AR6" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data is read/written. When MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x94" size="0" name="BDMA_CCR7" access="Read/Write" description="BDMA channel 7 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable When a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the BDMA_ISR register is cleared (by setting the CTEIFx bit of the BDMA_IFCR register). Note: this bit is set and cleared by software.">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="1" size="1" name="TCIE" description="transfer complete interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="2" size="1" name="HTIE" description="half transfer interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="3" size="1" name="TEIE" description="transfer error interrupt enable Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="4" size="1" name="DIR" description="data transfer direction This bit must be set only in memory-to-peripheral and peripheral-to-memory modes. Source attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode. Destination attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode. Destination attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode. Source attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="read from peripheral" />
        <Enum name="B_0x1" start="0x1" description="read from memory" />
      </BitField>
      <BitField start="5" size="1" name="CIRC" description="circular mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="6" size="1" name="PINC" description="peripheral increment mode Defines the increment mode for each DMA transfer to the identified peripheral. n memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="1" name="MINC" description="memory increment mode Defines the increment mode for each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="8" size="2" name="PSIZE" description="peripheral size Defines the data size of each DMA transfer to the identified peripheral. In memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="10" size="2" name="MSIZE" description="memory size Defines the data size of each DMA transfer to the identified memory. In memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0. In peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0. Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="8 bits" />
        <Enum name="B_0x1" start="0x1" description="16 bits" />
        <Enum name="B_0x2" start="0x2" description="32 bits" />
      </BitField>
      <BitField start="12" size="2" name="PL" description="priority level Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="low" />
        <Enum name="B_0x1" start="0x1" description="medium" />
        <Enum name="B_0x2" start="0x2" description="high" />
        <Enum name="B_0x3" start="0x3" description="very high" />
      </BitField>
      <BitField start="14" size="1" name="MEM2MEM" description="memory-to-memory mode Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled" />
        <Enum name="B_0x1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="15" size="1" name="DBM" description="double-buffer mode This bit must be set only in memory-to-peripheral and peripheral-to-memory transfers (MEM2MEM=0). The CIRC bit must also be set in double buffer mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="disabled (no memory address switch at the end of the BDMA transfer)" />
        <Enum name="B_0x1" start="0x1" description="enabled (memory address switched at the end of the BDMA transfer)" />
      </BitField>
      <BitField start="16" size="1" name="CT" description="current target memory of DMA transfer in double-buffer mode This bit is toggled by hardware at the end of each channel transfer in double-buffer mode. Note: this bit is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1).">
        <Enum name="B_0x0" start="0x0" description="memory 0 (addressed by the BDMA_CM0AR pointer)" />
        <Enum name="B_0x1" start="0x1" description="memory 1 (addressed by the BDMA_CM1AR pointer)" />
      </BitField>
    </Register>
    <Register start="+0x98" size="0" name="BDMA_CNDTR7" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="number of data to transfer (0 to 216 - 1) This field is updated by hardware when the channel is enabled: It is decremented after each single BDMA &#xe2;&#x80;&#x98;read followed by write&#xe2;&#x80;&#x99; transfer, indicating the remaining amount of data items to transfer. It is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the BDMA_CCRx register). It is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1). If this field is zero, no transfer can be served whatever the channel status (enabled or not). Note: this field is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0x9C" size="0" name="BDMA_CPAR7" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="peripheral address It contains the base address of the peripheral data register from/to which the data is read/written. When PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address. When PSIZE = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR = 1 and the peripheral source address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0xA0" size="0" name="BDMA_CM0AR7" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data is read/written. When MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
    <Register start="+0xA4" size="0" name="BDMA_CM1AR7" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="peripheral address It contains the base address of the memory from/to which the data is read/written. When MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address. When MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address. In memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0. In peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0. Note: this register is set and cleared by software. It must not be written when the channel is enabled (EN = 1). It is not read-only when the channel is enabled (EN = 1)." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CAN_CCU" start="0x4000A800" description="CCU registers">
    <Register start="+0x0" size="0" name="CREL" access="Read/Write" description="Clock Calibration Unit Core Release Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DAY" description="Time Stamp Day" />
      <BitField start="8" size="8" name="MON" description="Time Stamp Month" />
      <BitField start="16" size="4" name="YEAR" description="Time Stamp Year" />
      <BitField start="20" size="4" name="SUBSTEP" description="Sub-step of Core Release" />
      <BitField start="24" size="4" name="STEP" description="Step of Core Release" />
      <BitField start="28" size="4" name="REL" description="Core Release" />
    </Register>
    <Register start="+0x4" size="0" name="CCFG" access="Read/Write" description="Calibration Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TQBT" description="Time Quanta per Bit Time" />
      <BitField start="6" size="1" name="BCC" description="Bypass Clock Calibration" />
      <BitField start="7" size="1" name="CFL" description="Calibration Field Length" />
      <BitField start="8" size="8" name="OCPM" description="Oscillator Clock Periods Minimum" />
      <BitField start="16" size="4" name="CDIV" description="Clock Divider" />
      <BitField start="31" size="1" name="SWR" description="Software Reset" />
    </Register>
    <Register start="+0x8" size="0" name="CSTAT" access="Read/Write" description="Calibration Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="OCPC" description="Oscillator Clock Period Counter" />
      <BitField start="18" size="11" name="TQC" description="Time Quanta Counter" />
      <BitField start="30" size="2" name="CALS" description="Calibration State" />
    </Register>
    <Register start="+0xC" size="0" name="CWD" access="Read/Write" description="Calibration Watchdog Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDC" description="WDC" />
      <BitField start="16" size="16" name="WDV" description="WDV" />
    </Register>
    <Register start="+0x10" size="0" name="IR" access="Read/Write" description="Clock Calibration Unit Interrupt Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CWE" description="Calibration Watchdog Event" />
      <BitField start="1" size="1" name="CSC" description="Calibration State Changed" />
    </Register>
    <Register start="+0x14" size="0" name="IE" access="Read/Write" description="Clock Calibration Unit Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CWEE" description="Calibration Watchdog Event Enable" />
      <BitField start="1" size="1" name="CSCE" description="Calibration State Changed Enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CEC" start="0x40006C00" description="CEC">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="CEC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CECEN" description="CEC Enable The CECEN bit is set and cleared by software. CECEN=1 starts message reception and enables the TXSOM control. CECEN=0 disables the CEC peripheral, clears all bits of CEC_CR register and aborts any on-going reception or transmission." />
      <BitField start="1" size="1" name="TXSOM" description="Tx Start Of Message TXSOM is set by software to command transmission of the first byte of a CEC message. If the CEC message consists of only one byte, TXEOM must be set before of TXSOM. Start-Bit is effectively started on the CEC line after SFT is counted. If TXSOM is set while a message reception is ongoing, transmission will start after the end of reception. TXSOM is cleared by hardware after the last byte of the message is sent with a positive acknowledge (TXEND=1), in case of transmission underrun (TXUDR=1), negative acknowledge (TXACKE=1), and transmission error (TXERR=1). It is also cleared by CECEN=0. It is not cleared and transmission is automatically retried in case of arbitration lost (ARBLST=1). TXSOM can be also used as a status bit informing application whether any transmission request is pending or under execution. The application can abort a transmission request at any time by clearing the CECEN bit. Note: TXSOM must be set when CECEN=1 TXSOM must be set when transmission data is available into TXDR HEADERs first four bits containing own peripheral address are taken from TXDR[7:4], not from CEC_CFGR.OAR which is used only for reception" />
      <BitField start="2" size="1" name="TXEOM" description="Tx End Of Message The TXEOM bit is set by software to command transmission of the last byte of a CEC message. TXEOM is cleared by hardware at the same time and under the same conditions as for TXSOM. Note: TXEOM must be set when CECEN=1 TXEOM must be set before writing transmission data to TXDR If TXEOM is set when TXSOM=0, transmitted message will consist of 1 byte (HEADER) only (PING message)" />
    </Register>
    <Register start="+0x4" size="0" name="CFGR" access="Read/Write" description="This register is used to configure the HDMI-CEC controller. It is mandatory to write CEC_CFGR only when CECEN=0." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SFT" description="Signal Free Time SFT bits are set by software. In the SFT=0x0 configuration the number of nominal data bit periods waited before transmission is ruled by hardware according to the transmission history. In all the other configurations the SFT number is determined by software. * 0x0 ** 2.5 Data-Bit periods if CEC is the last bus initiator with unsuccessful transmission (ARBLST=1, TXERR=1, TXUDR=1 or TXACKE= 1) ** 4 Data-Bit periods if CEC is the new bus initiator ** 6 Data-Bit periods if CEC is the last bus initiator with successful transmission (TXEOM=1) * 0x1: 0.5 nominal data bit periods * 0x2: 1.5 nominal data bit periods * 0x3: 2.5 nominal data bit periods * 0x4: 3.5 nominal data bit periods * 0x5: 4.5 nominal data bit periods * 0x6: 5.5 nominal data bit periods * 0x7: 6.5 nominal data bit periods" />
      <BitField start="3" size="1" name="RXTOL" description="Rx-Tolerance The RXTOL bit is set and cleared by software. ** Start-Bit, +/- 200 s rise, +/- 200 s fall. ** Data-Bit: +/- 200 s rise. +/- 350 s fall. ** Start-Bit: +/- 400 s rise, +/- 400 s fall ** Data-Bit: +/-300 s rise, +/- 500 s fall" />
      <BitField start="4" size="1" name="BRESTP" description="Rx-Stop on Bit Rising Error The BRESTP bit is set and cleared by software." />
      <BitField start="5" size="1" name="BREGEN" description="Generate Error-Bit on Bit Rising Error The BREGEN bit is set and cleared by software. Note: If BRDNOGEN=0, an Error-bit is generated upon BRE detection with BRESTP=1 in broadcast even if BREGEN=0" />
      <BitField start="6" size="1" name="LBPEGEN" description="Generate Error-Bit on Long Bit Period Error The LBPEGEN bit is set and cleared by software. Note: If BRDNOGEN=0, an Error-bit is generated upon LBPE detection in broadcast even if LBPEGEN=0" />
      <BitField start="7" size="1" name="BRDNOGEN" description="Avoid Error-Bit Generation in Broadcast The BRDNOGEN bit is set and cleared by software." />
      <BitField start="8" size="1" name="SFTOPT" description="SFT Option Bit The SFTOPT bit is set and cleared by software." />
      <BitField start="16" size="15" name="OAR" description="Own addresses configuration The OAR bits are set by software to select which destination logical addresses has to be considered in receive mode. Each bit, when set, enables the CEC logical address identified by the given bit position. At the end of HEADER reception, the received destination address is compared with the enabled addresses. In case of matching address, the incoming message is acknowledged and received. In case of non-matching address, the incoming message is received only in listen mode (LSTN=1), but without acknowledge sent. Broadcast messages are always received. Example: OAR = 0b000 0000 0010 0001 means that CEC acknowledges addresses 0x0 and 0x5. Consequently, each message directed to one of these addresses is received." />
      <BitField start="31" size="1" name="LSTN" description="Listen mode LSTN bit is set and cleared by software." />
    </Register>
    <Register start="+0x8" size="0" name="TXDR" access="WriteOnly" description="CEC Tx data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXD" description="Tx Data register. TXD is a write-only register containing the data byte to be transmitted. Note: TXD must be written when TXSTART=1" />
    </Register>
    <Register start="+0xC" size="0" name="RXDR" access="ReadOnly" description="CEC Rx Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXD" description="Rx Data register. RXD is read-only and contains the last data byte which has been received from the CEC line." />
    </Register>
    <Register start="+0x10" size="0" name="ISR" access="Read/Write" description="CEC Interrupt and Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXBR" description="Rx-Byte Received The RXBR bit is set by hardware to inform application that a new byte has been received from the CEC line and stored into the RXD buffer. RXBR is cleared by software write at 1." />
      <BitField start="1" size="1" name="RXEND" description="End Of Reception RXEND is set by hardware to inform application that the last byte of a CEC message is received from the CEC line and stored into the RXD buffer. RXEND is set at the same time of RXBR. RXEND is cleared by software write at 1." />
      <BitField start="2" size="1" name="RXOVR" description="Rx-Overrun RXOVR is set by hardware if RXBR is not yet cleared at the time a new byte is received on the CEC line and stored into RXD. RXOVR assertion stops message reception so that no acknowledge is sent. In case of broadcast, a negative acknowledge is sent. RXOVR is cleared by software write at 1." />
      <BitField start="3" size="1" name="BRE" description="Rx-Bit Rising Error BRE is set by hardware in case a Data-Bit waveform is detected with Bit Rising Error. BRE is set either at the time the misplaced rising edge occurs, or at the end of the maximum BRE tolerance allowed by RXTOL, in case rising edge is still longing. BRE stops message reception if BRESTP=1. BRE generates an Error-Bit on the CEC line if BREGEN=1. BRE is cleared by software write at 1." />
      <BitField start="4" size="1" name="SBPE" description="Rx-Short Bit Period Error SBPE is set by hardware in case a Data-Bit waveform is detected with Short Bit Period Error. SBPE is set at the time the anticipated falling edge occurs. SBPE generates an Error-Bit on the CEC line. SBPE is cleared by software write at 1." />
      <BitField start="5" size="1" name="LBPE" description="Rx-Long Bit Period Error LBPE is set by hardware in case a Data-Bit waveform is detected with Long Bit Period Error. LBPE is set at the end of the maximum bit-extension tolerance allowed by RXTOL, in case falling edge is still longing. LBPE always stops reception of the CEC message. LBPE generates an Error-Bit on the CEC line if LBPEGEN=1. In case of broadcast, Error-Bit is generated even in case of LBPEGEN=0. LBPE is cleared by software write at 1." />
      <BitField start="6" size="1" name="RXACKE" description="Rx-Missing Acknowledge In receive mode, RXACKE is set by hardware to inform application that no acknowledge was seen on the CEC line. RXACKE applies only for broadcast messages and in listen mode also for not directly addressed messages (destination address not enabled in OAR). RXACKE aborts message reception. RXACKE is cleared by software write at 1." />
      <BitField start="7" size="1" name="ARBLST" description="Arbitration Lost ARBLST is set by hardware to inform application that CEC device is switching to reception due to arbitration lost event following the TXSOM command. ARBLST can be due either to a contending CEC device starting earlier or starting at the same time but with higher HEADER priority. After ARBLST assertion TXSOM bit keeps pending for next transmission attempt. ARBLST is cleared by software write at 1." />
      <BitField start="8" size="1" name="TXBR" description="Tx-Byte Request TXBR is set by hardware to inform application that the next transmission data has to be written to TXDR. TXBR is set when the 4th bit of currently transmitted byte is sent. Application must write the next byte to TXDR within 6 nominal data-bit periods before transmission underrun error occurs (TXUDR). TXBR is cleared by software write at 1." />
      <BitField start="9" size="1" name="TXEND" description="End of Transmission TXEND is set by hardware to inform application that the last byte of the CEC message has been successfully transmitted. TXEND clears the TXSOM and TXEOM control bits. TXEND is cleared by software write at 1." />
      <BitField start="10" size="1" name="TXUDR" description="Tx-Buffer Underrun In transmission mode, TXUDR is set by hardware if application was not in time to load TXDR before of next byte transmission. TXUDR aborts message transmission and clears TXSOM and TXEOM control bits. TXUDR is cleared by software write at 1" />
      <BitField start="11" size="1" name="TXERR" description="Tx-Error In transmission mode, TXERR is set by hardware if the CEC initiator detects low impedance on the CEC line while it is released. TXERR aborts message transmission and clears TXSOM and TXEOM controls. TXERR is cleared by software write at 1." />
      <BitField start="12" size="1" name="TXACKE" description="Tx-Missing Acknowledge Error In transmission mode, TXACKE is set by hardware to inform application that no acknowledge was received. In case of broadcast transmission, TXACKE informs application that a negative acknowledge was received. TXACKE aborts message transmission and clears TXSOM and TXEOM controls. TXACKE is cleared by software write at 1." />
    </Register>
    <Register start="+0x14" size="0" name="IER" access="Read/Write" description="CEC interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXBRIE" description="Rx-Byte Received Interrupt Enable The RXBRIE bit is set and cleared by software." />
      <BitField start="1" size="1" name="RXENDIE" description="End Of Reception Interrupt Enable The RXENDIE bit is set and cleared by software." />
      <BitField start="2" size="1" name="RXOVRIE" description="Rx-Buffer Overrun Interrupt Enable The RXOVRIE bit is set and cleared by software." />
      <BitField start="3" size="1" name="BREIE" description="Bit Rising Error Interrupt Enable The BREIE bit is set and cleared by software." />
      <BitField start="4" size="1" name="SBPEIE" description="Short Bit Period Error Interrupt Enable The SBPEIE bit is set and cleared by software." />
      <BitField start="5" size="1" name="LBPEIE" description="Long Bit Period Error Interrupt Enable The LBPEIE bit is set and cleared by software." />
      <BitField start="6" size="1" name="RXACKIE" description="Rx-Missing Acknowledge Error Interrupt Enable The RXACKIE bit is set and cleared by software." />
      <BitField start="7" size="1" name="ARBLSTIE" description="Arbitration Lost Interrupt Enable The ARBLSTIE bit is set and cleared by software." />
      <BitField start="8" size="1" name="TXBRIE" description="Tx-Byte Request Interrupt Enable The TXBRIE bit is set and cleared by software." />
      <BitField start="9" size="1" name="TXENDIE" description="Tx-End Of Message Interrupt Enable The TXENDIE bit is set and cleared by software." />
      <BitField start="10" size="1" name="TXUDRIE" description="Tx-Underrun Interrupt Enable The TXUDRIE bit is set and cleared by software." />
      <BitField start="11" size="1" name="TXERRIE" description="Tx-Error Interrupt Enable The TXERRIE bit is set and cleared by software." />
      <BitField start="12" size="1" name="TXACKIE" description="Tx-Missing Acknowledge Error Interrupt Enable The TXACKEIE bit is set and cleared by software." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="COMP1" start="0x58003800" description="COMP1">
    <Register start="+0x0" size="0" name="SR" access="ReadOnly" description="Comparator status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="C1VAL" description="COMP channel 1 output status bit" />
      <BitField start="1" size="1" name="C2VAL" description="COMP channel 2 output status bit" />
      <BitField start="16" size="1" name="C1IF" description="COMP channel 1 Interrupt Flag" />
      <BitField start="17" size="1" name="C2IF" description="COMP channel 2 Interrupt Flag" />
    </Register>
    <Register start="+0x4" size="0" name="ICFR" access="WriteOnly" description="Comparator interrupt clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="CC1IF" description="Clear COMP channel 1 Interrupt Flag" />
      <BitField start="17" size="1" name="CC2IF" description="Clear COMP channel 2 Interrupt Flag" />
    </Register>
    <Register start="+0x8" size="0" name="OR" access="Read/Write" description="Comparator option register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="AFOP" description="Selection of source for alternate function of output ports" />
      <BitField start="11" size="21" name="OR" description="Option Register" />
    </Register>
    <Register start="+0xC" size="0" name="CFGR1" access="Read/Write" description="Comparator configuration register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="COMP channel 1 enable bit" />
      <BitField start="1" size="1" name="BRGEN" description="Scaler bridge enable" />
      <BitField start="2" size="1" name="SCALEN" description="Voltage scaler enable bit" />
      <BitField start="3" size="1" name="POLARITY" description="COMP channel 1 polarity selection bit" />
      <BitField start="6" size="1" name="ITEN" description="COMP channel 1 interrupt enable" />
      <BitField start="8" size="2" name="HYST" description="COMP channel 1 hysteresis selection bits" />
      <BitField start="12" size="2" name="PWRMODE" description="Power Mode of the COMP channel 1" />
      <BitField start="16" size="3" name="INMSEL" description="COMP channel 1 inverting input selection field" />
      <BitField start="20" size="1" name="INPSEL" description="COMP channel 1 non-inverting input selection bit" />
      <BitField start="24" size="4" name="BLANKING" description="COMP channel 1 blanking source selection bits" />
      <BitField start="31" size="1" name="LOCK" description="Lock bit" />
    </Register>
    <Register start="+0x10" size="0" name="CFGR2" access="Read/Write" description="Comparator configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="COMP channel 1 enable bit" />
      <BitField start="1" size="1" name="BRGEN" description="Scaler bridge enable" />
      <BitField start="2" size="1" name="SCALEN" description="Voltage scaler enable bit" />
      <BitField start="3" size="1" name="POLARITY" description="COMP channel 1 polarity selection bit" />
      <BitField start="4" size="1" name="WINMODE" description="Window comparator mode selection bit" />
      <BitField start="6" size="1" name="ITEN" description="COMP channel 1 interrupt enable" />
      <BitField start="8" size="2" name="HYST" description="COMP channel 1 hysteresis selection bits" />
      <BitField start="12" size="2" name="PWRMODE" description="Power Mode of the COMP channel 1" />
      <BitField start="16" size="3" name="INMSEL" description="COMP channel 1 inverting input selection field" />
      <BitField start="20" size="1" name="INPSEL" description="COMP channel 1 non-inverting input selection bit" />
      <BitField start="24" size="4" name="BLANKING" description="COMP channel 1 blanking source selection bits" />
      <BitField start="31" size="1" name="LOCK" description="Lock bit" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CORDIC" start="0x48024400" description="CORDIC register block">
    <Register start="+0x0" size="0" name="CORDIC_CSR" access="Read/Write" description="CORDIC control/status register" reset_value="0x00000050" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="FUNC" description="Function">
        <Enum name="B_0x0" start="0x0" description="Cosine" />
        <Enum name="B_0x1" start="0x1" description="Sine" />
      </BitField>
      <BitField start="4" size="4" name="PRECISION" description="Precision required (number of iterations) To determine the number of iterations needed for a given accuracy refer to . Note that for most functions, the recommended range for this field is 3 to 6.">
        <Enum name="B_0x1" start="0x1" description="(Number of iterations)/4" />
        <Enum name="B_0x2" start="0x2" description="(Number of iterations)/4" />
        <Enum name="B_0x3" start="0x3" description="(Number of iterations)/4" />
        <Enum name="B_0x4" start="0x4" description="(Number of iterations)/4" />
        <Enum name="B_0x5" start="0x5" description="(Number of iterations)/4" />
        <Enum name="B_0x6" start="0x6" description="(Number of iterations)/4" />
        <Enum name="B_0x7" start="0x7" description="(Number of iterations)/4" />
        <Enum name="B_0x8" start="0x8" description="(Number of iterations)/4" />
        <Enum name="B_0x9" start="0x9" description="(Number of iterations)/4" />
        <Enum name="B_0xa" start="0xa" description="(Number of iterations)/4" />
        <Enum name="B_0xb" start="0xb" description="(Number of iterations)/4" />
        <Enum name="B_0xc" start="0xc" description="(Number of iterations)/4" />
        <Enum name="B_0xd" start="0xd" description="(Number of iterations)/4" />
        <Enum name="B_0xe" start="0xe" description="(Number of iterations)/4" />
        <Enum name="B_0xf" start="0xf" description="(Number of iterations)/4" />
      </BitField>
      <BitField start="8" size="3" name="SCALE" description="Scaling factor The value of this field indicates the scaling factor applied to the arguments and/or results. A value n implies that the arguments have been multiplied by a factor 2-n, and/or the results need to be multiplied by 2n. Refer to for the applicability of the scaling factor for each function and the appropriate range." />
      <BitField start="16" size="1" name="IEN" description="Enable interrupt. This bit is set and cleared by software. A read returns the current state of the bit.">
        <Enum name="B_0x0" start="0x0" description="Disabled. No interrupt requests are generated." />
        <Enum name="B_0x1" start="0x1" description="Enabled. An interrupt request is generated whenever the RRDY flag is set." />
      </BitField>
      <BitField start="17" size="1" name="DMAREN" description="Enable DMA read channel This bit is set and cleared by software. A read returns the current state of the bit.">
        <Enum name="B_0x0" start="0x0" description="Disabled. No DMA read requests are generated." />
        <Enum name="B_0x1" start="0x1" description="Enabled. Requests are generated on the DMA read channel whenever the RRDY flag is set." />
      </BitField>
      <BitField start="18" size="1" name="DMAWEN" description="Enable DMA write channel This bit is set and cleared by software. A read returns the current state of the bit.">
        <Enum name="B_0x0" start="0x0" description="Disabled. No DMA write requests are generated." />
        <Enum name="B_0x1" start="0x1" description="Enabled. Requests are generated on the DMA write channel whenever no operation is pending" />
      </BitField>
      <BitField start="19" size="1" name="NRES" description="Number of results in the CORDIC_RDATA register Reads return the current state of the bit.">
        <Enum name="B_0x0" start="0x0" description="Only one 32-bit value (or two 16-bit values if RESSIZE = 1) is transferred to the CORDIC_RDATA register on completion of the next calculation. One read from CORDIC_RDATA resets the RRDY flag." />
        <Enum name="B_0x1" start="0x1" description="Two 32-bit values are transferred to the CORDIC_RDATA register on completion of the next calculation. Two reads from CORDIC_RDATA are necessary to reset the RRDY flag." />
      </BitField>
      <BitField start="20" size="1" name="NARGS" description="Number of arguments expected by the CORDIC_WDATA register Reads return the current state of the bit.">
        <Enum name="B_0x0" start="0x0" description="Only one 32-bit write (or two 16-bit values if ARGSIZE = 1) is needed for the next calculation." />
        <Enum name="B_0x1" start="0x1" description="Two 32-bit values must be written to the CORDIC_WDATA register to trigger the next calculation." />
      </BitField>
      <BitField start="21" size="1" name="RESSIZE" description="Width of output data RESSIZE selects the number of bits used to represent output data. If 32-bit data is selected, the CORDIC_RDATA register contains results in q1.31 format. If 16-bit data is selected, the least significant half-word of CORDIC_RDATA contains the primary result (RES1) in q1.15 format, and the most significant half-word contains the secondary result (RES2), also in q1.15 format.">
        <Enum name="B_0x0" start="0x0" description="32-bit" />
        <Enum name="B_0x1" start="0x1" description="16-bit" />
      </BitField>
      <BitField start="22" size="1" name="ARGSIZE" description="Width of input data ARGSIZE selects the number of bits used to represent input data. If 32-bit data is selected, the CORDIC_WDATA register expects arguments in q1.31 format. If 16-bit data is selected, the CORDIC_WDATA register expects arguments in q1.15 format. The primary argument (ARG1) is written to the least significant half-word, and the secondary argument (ARG2) to the most significant half-word.">
        <Enum name="B_0x0" start="0x0" description="32-bit" />
        <Enum name="B_0x1" start="0x1" description="16-bit" />
      </BitField>
      <BitField start="31" size="1" name="RRDY" description="Result ready flag This bit is set by hardware when a CORDIC operation completes. It is reset by hardware when the CORDIC_RDATA register is read (NRES+1) times. When this bit is set, if the IEN bit is also set, the CORDIC interrupt is asserted. If the DMAREN bit is set, a DMA read channel request is generated. While this bit is set, no new calculation is started.">
        <Enum name="B_0x0" start="0x0" description="No new result in output register" />
        <Enum name="B_0x1" start="0x1" description="CORDIC_RDATA register contains new data." />
      </BitField>
    </Register>
    <Register start="+0x4" size="0" name="CORDIC_WDATA" access="Read/Write" description="CORDIC argument register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="32" name="ARG" description="Function input arguments This register is programmed with the input arguments for the function selected in the CORDIC_CSR register FUNC field. If 32-bit format is selected (CORDIC_CSR.ARGSIZE = 0) and two input arguments are required (CORDIC_CSR.NARGS = 1), two successive writes are required to this register. The first writes the primary argument (ARG1), the second writes the secondary argument (ARG2). If 32-bit format is selected and only one input argument is required (NARGS = 0), only one write is required to this register, containing the primary argument (ARG1). If 16-bit format is selected (CORDIC_CSR.ARGSIZE = 1), one write to this register contains both arguments. The primary argument (ARG1) is in the lower half, ARG[15:0], and the secondary argument (ARG2) is in the upper half, ARG[31:16]. In this case, NARGS must be set to 0. Refer to for the arguments required by each function, and their permitted range. When the required number of arguments has been written, the CORDIC evaluates the function designated by CORDIC_CSR.FUNC using the supplied input arguments, provided any previous calculation has completed. If a calculation is ongoing, the ARG1 and ARG 2 values are held pending until the calculation is completed and the results read. During this time, a write to the register cancels the pending operation and overwrite the argument data." />
    </Register>
    <Register start="+0x8" size="0" name="CORDIC_RDATA" access="Read/Write" description="CORDIC result register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RES" description="Function result If 32-bit format is selected (CORDIC_CSR.RESSIZE = 0) and two output values are expected (CORDIC_CSR.NRES = 1), this register must be read twice when the RRDY flag is set. The first read fetches the primary result (RES1). The second read fetches the secondary result (RES2) and resets RRDY. If 32-bit format is selected and only one output value is expected (NRES = 0), only one read of this register is required to fetch the primary result (RES1) and reset the RRDY flag. If 16-bit format is selected (CORDIC_CSR.RESSIZE = 1), this register contains the primary result (RES1) in the lower half, RES[15:0], and the secondary result (RES2) in the upper half, RES[31:16]. In this case, NRES must be set to 0, and only one read performed. A read from this register resets the RRDY flag in the CORDIC_CSR register." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRC" start="0x58024C00" description="Cryptographic processor">
    <Register start="+0x0" size="0" name="DR" access="Read/Write" description="Data register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DR" description="Data Register" />
    </Register>
    <Register start="+0x4" size="0" name="IDR" access="Read/Write" description="Independent Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IDR" description="Independent Data register" />
    </Register>
    <Register start="+0x8" size="0" name="CR" access="Read/Write" description="Control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RESET" description="RESET bit" />
      <BitField start="3" size="2" name="POLYSIZE" description="Polynomial size" />
      <BitField start="5" size="2" name="REV_IN" description="Reverse input data" />
      <BitField start="7" size="1" name="REV_OUT" description="Reverse output data" />
    </Register>
    <Register start="+0x10" size="0" name="INIT" access="Read/Write" description="Initial CRC value" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRC_INIT" description="Programmable initial CRC value" />
    </Register>
    <Register start="+0x14" size="0" name="POL" access="Read/Write" description="CRC polynomial" reset_value="0x04C11DB7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="POL" description="Programmable polynomial" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRS" start="0x40008400" description="Clock Recovery System">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="CRS control register" reset_value="0x00002000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SYNCOKIE" description="SYNC event OK interrupt enable" />
      <BitField start="1" size="1" name="SYNCWARNIE" description="SYNC warning interrupt enable" />
      <BitField start="2" size="1" name="ERRIE" description="Synchronization or trimming error interrupt enable" />
      <BitField start="3" size="1" name="ESYNCIE" description="Expected SYNC interrupt enable" />
      <BitField start="5" size="1" name="CEN" description="Frequency error counter enable This bit enables the oscillator clock for the frequency error counter. When this bit is set, the CRS_CFGR register is write-protected and cannot be modified." />
      <BitField start="6" size="1" name="AUTOTRIMEN" description="Automatic trimming enable This bit enables the automatic hardware adjustment of TRIM bits according to the measured frequency error between two SYNC events. If this bit is set, the TRIM bits are read-only. The TRIM value can be adjusted by hardware by one or two steps at a time, depending on the measured frequency error value. Refer to Section7.3.4: Frequency error evaluation and automatic trimming for more details." />
      <BitField start="7" size="1" name="SWSYNC" description="Generate software SYNC event This bit is set by software in order to generate a software SYNC event. It is automatically cleared by hardware." />
      <BitField start="8" size="6" name="TRIM" description="HSI48 oscillator smooth trimming These bits provide a user-programmable trimming value to the HSI48 oscillator. They can be programmed to adjust to variations in voltage and temperature that influence the frequency of the HSI48. The default value is 32, which corresponds to the middle of the trimming interval. The trimming step is around 67 kHz between two consecutive TRIM steps. A higher TRIM value corresponds to a higher output frequency. When the AUTOTRIMEN bit is set, this field is controlled by hardware and is read-only." />
    </Register>
    <Register start="+0x4" size="0" name="CFGR" access="Read/Write" description="This register can be written only when the frequency error counter is disabled (CEN bit is cleared in CRS_CR). When the counter is enabled, this register is write-protected." reset_value="0x2022BB7F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RELOAD" description="Counter reload value RELOAD is the value to be loaded in the frequency error counter with each SYNC event. Refer to Section7.3.3: Frequency error measurement for more details about counter behavior." />
      <BitField start="16" size="8" name="FELIM" description="Frequency error limit FELIM contains the value to be used to evaluate the captured frequency error value latched in the FECAP[15:0] bits of the CRS_ISR register. Refer to Section7.3.4: Frequency error evaluation and automatic trimming for more details about FECAP evaluation." />
      <BitField start="24" size="3" name="SYNCDIV" description="SYNC divider These bits are set and cleared by software to control the division factor of the SYNC signal." />
      <BitField start="28" size="2" name="SYNCSRC" description="SYNC signal source selection These bits are set and cleared by software to select the SYNC signal source. Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the periodic USB SOF will not be generated by the host. No SYNC signal will therefore be provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs should be used as SYNC signal." />
      <BitField start="31" size="1" name="SYNCPOL" description="SYNC polarity selection This bit is set and cleared by software to select the input polarity for the SYNC signal source." />
    </Register>
    <Register start="+0x8" size="0" name="ISR" access="ReadOnly" description="CRS interrupt and status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SYNCOKF" description="SYNC event OK flag This flag is set by hardware when the measured frequency error is smaller than FELIM * 3. This means that either no adjustment of the TRIM value is needed or that an adjustment by one trimming step is enough to compensate the frequency error. An interrupt is generated if the SYNCOKIE bit is set in the CRS_CR register. It is cleared by software by setting the SYNCOKC bit in the CRS_ICR register." />
      <BitField start="1" size="1" name="SYNCWARNF" description="SYNC warning flag This flag is set by hardware when the measured frequency error is greater than or equal to FELIM * 3, but smaller than FELIM * 128. This means that to compensate the frequency error, the TRIM value must be adjusted by two steps or more. An interrupt is generated if the SYNCWARNIE bit is set in the CRS_CR register. It is cleared by software by setting the SYNCWARNC bit in the CRS_ICR register." />
      <BitField start="2" size="1" name="ERRF" description="Error flag This flag is set by hardware in case of any synchronization or trimming error. It is the logical OR of the TRIMOVF, SYNCMISS and SYNCERR bits. An interrupt is generated if the ERRIE bit is set in the CRS_CR register. It is cleared by software in reaction to setting the ERRC bit in the CRS_ICR register, which clears the TRIMOVF, SYNCMISS and SYNCERR bits." />
      <BitField start="3" size="1" name="ESYNCF" description="Expected SYNC flag This flag is set by hardware when the frequency error counter reached a zero value. An interrupt is generated if the ESYNCIE bit is set in the CRS_CR register. It is cleared by software by setting the ESYNCC bit in the CRS_ICR register." />
      <BitField start="8" size="1" name="SYNCERR" description="SYNC error This flag is set by hardware when the SYNC pulse arrives before the ESYNC event and the measured frequency error is greater than or equal to FELIM * 128. This means that the frequency error is too big (internal frequency too low) to be compensated by adjusting the TRIM value, and that some other action should be taken. An interrupt is generated if the ERRIE bit is set in the CRS_CR register. It is cleared by software by setting the ERRC bit in the CRS_ICR register." />
      <BitField start="9" size="1" name="SYNCMISS" description="SYNC missed This flag is set by hardware when the frequency error counter reached value FELIM * 128 and no SYNC was detected, meaning either that a SYNC pulse was missed or that the frequency error is too big (internal frequency too high) to be compensated by adjusting the TRIM value, and that some other action should be taken. At this point, the frequency error counter is stopped (waiting for a next SYNC) and an interrupt is generated if the ERRIE bit is set in the CRS_CR register. It is cleared by software by setting the ERRC bit in the CRS_ICR register." />
      <BitField start="10" size="1" name="TRIMOVF" description="Trimming overflow or underflow This flag is set by hardware when the automatic trimming tries to over- or under-flow the TRIM value. An interrupt is generated if the ERRIE bit is set in the CRS_CR register. It is cleared by software by setting the ERRC bit in the CRS_ICR register." />
      <BitField start="15" size="1" name="FEDIR" description="Frequency error direction FEDIR is the counting direction of the frequency error counter latched in the time of the last SYNC event. It shows whether the actual frequency is below or above the target." />
      <BitField start="16" size="16" name="FECAP" description="Frequency error capture FECAP is the frequency error counter value latched in the time of the last SYNC event. Refer to Section7.3.4: Frequency error evaluation and automatic trimming for more details about FECAP usage." />
    </Register>
    <Register start="+0xC" size="0" name="ICR" access="Read/Write" description="CRS interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SYNCOKC" description="SYNC event OK clear flag Writing 1 to this bit clears the SYNCOKF flag in the CRS_ISR register." />
      <BitField start="1" size="1" name="SYNCWARNC" description="SYNC warning clear flag Writing 1 to this bit clears the SYNCWARNF flag in the CRS_ISR register." />
      <BitField start="2" size="1" name="ERRC" description="Error clear flag Writing 1 to this bit clears TRIMOVF, SYNCMISS and SYNCERR bits and consequently also the ERRF flag in the CRS_ISR register." />
      <BitField start="3" size="1" name="ESYNCC" description="Expected SYNC clear flag Writing 1 to this bit clears the ESYNCF flag in the CRS_ISR register." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DAC" start="0x40007400" description="DAC">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="DAC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN1" description="DAC channel1 enable This bit is set and cleared by software to enable/disable DAC channel1." />
      <BitField start="1" size="1" name="TEN1" description="DAC channel1 trigger enable" />
      <BitField start="2" size="3" name="TSEL1" description="DAC channel1 trigger selection These bits select the external event used to trigger DAC channel1. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled)." />
      <BitField start="6" size="2" name="WAVE1" description="DAC channel1 noise/triangle wave generation enable These bits are set and cleared by software. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled)." />
      <BitField start="8" size="4" name="MAMP1" description="DAC channel1 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095" />
      <BitField start="12" size="1" name="DMAEN1" description="DAC channel1 DMA enable This bit is set and cleared by software." />
      <BitField start="13" size="1" name="DMAUDRIE1" description="DAC channel1 DMA Underrun Interrupt enable This bit is set and cleared by software." />
      <BitField start="14" size="1" name="CEN1" description="DAC Channel 1 calibration enable This bit is set and cleared by software to enable/disable DAC channel 1 calibration, it can be written only if bit EN1=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored." />
      <BitField start="16" size="1" name="EN2" description="DAC channel2 enable This bit is set and cleared by software to enable/disable DAC channel2." />
      <BitField start="17" size="1" name="TEN2" description="DAC channel2 trigger enable" />
      <BitField start="18" size="3" name="TSEL2" description="DAC channel2 trigger selection These bits select the external event used to trigger DAC channel2 Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled)." />
      <BitField start="22" size="2" name="WAVE2" description="DAC channel2 noise/triangle wave generation enable These bits are set/reset by software. 1x: Triangle wave generation enabled Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled)" />
      <BitField start="24" size="4" name="MAMP2" description="DAC channel2 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095" />
      <BitField start="28" size="1" name="DMAEN2" description="DAC channel2 DMA enable This bit is set and cleared by software." />
      <BitField start="29" size="1" name="DMAUDRIE2" description="DAC channel2 DMA underrun interrupt enable This bit is set and cleared by software." />
      <BitField start="30" size="1" name="CEN2" description="DAC Channel 2 calibration enable This bit is set and cleared by software to enable/disable DAC channel 2 calibration, it can be written only if bit EN2=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored." />
    </Register>
    <Register start="+0x4" size="0" name="SWTRGR" access="WriteOnly" description="DAC software trigger register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWTRIG1" description="DAC channel1 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR1 register value has been loaded into the DAC_DOR1 register." />
      <BitField start="1" size="1" name="SWTRIG2" description="DAC channel2 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR2 register value has been loaded into the DAC_DOR2 register." />
    </Register>
    <Register start="+0x8" size="0" name="DHR12R1" access="Read/Write" description="DAC channel1 12-bit right-aligned data holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DACC1DHR" description="DAC channel1 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel1." />
    </Register>
    <Register start="+0xC" size="0" name="DHR12L1" access="Read/Write" description="DAC channel1 12-bit left aligned data holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="12" name="DACC1DHR" description="DAC channel1 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel1." />
    </Register>
    <Register start="+0x10" size="0" name="DHR8R1" access="Read/Write" description="DAC channel1 8-bit right aligned data holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DACC1DHR" description="DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1." />
    </Register>
    <Register start="+0x14" size="0" name="DHR12R2" access="Read/Write" description="DAC channel2 12-bit right aligned data holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DACC2DHR" description="DAC channel2 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel2." />
    </Register>
    <Register start="+0x18" size="0" name="DHR12L2" access="Read/Write" description="DAC channel2 12-bit left aligned data holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="12" name="DACC2DHR" description="DAC channel2 12-bit left-aligned data These bits are written by software which specify 12-bit data for DAC channel2." />
    </Register>
    <Register start="+0x1C" size="0" name="DHR8R2" access="Read/Write" description="DAC channel2 8-bit right-aligned data holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DACC2DHR" description="DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2." />
    </Register>
    <Register start="+0x20" size="0" name="DHR12RD" access="Read/Write" description="Dual DAC 12-bit right-aligned data holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DACC1DHR" description="DAC channel1 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel1." />
      <BitField start="16" size="12" name="DACC2DHR" description="DAC channel2 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel2." />
    </Register>
    <Register start="+0x24" size="0" name="DHR12LD" access="Read/Write" description="DUAL DAC 12-bit left aligned data holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="12" name="DACC1DHR" description="DAC channel1 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel1." />
      <BitField start="20" size="12" name="DACC2DHR" description="DAC channel2 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel2." />
    </Register>
    <Register start="+0x28" size="0" name="DHR8RD" access="Read/Write" description="DUAL DAC 8-bit right aligned data holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DACC1DHR" description="DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1." />
      <BitField start="8" size="8" name="DACC2DHR" description="DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2." />
    </Register>
    <Register start="+0x2C" size="0" name="DOR1" access="ReadOnly" description="DAC channel1 data output register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DACC1DOR" description="DAC channel1 data output These bits are read-only, they contain data output for DAC channel1." />
    </Register>
    <Register start="+0x30" size="0" name="DOR2" access="ReadOnly" description="DAC channel2 data output register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DACC2DOR" description="DAC channel2 data output These bits are read-only, they contain data output for DAC channel2." />
    </Register>
    <Register start="+0x34" size="0" name="SR" access="Read/Write" description="DAC status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="13" size="1" name="DMAUDR1" description="DAC channel1 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1)." />
      <BitField start="14" size="1" name="CAL_FLAG1" description="DAC Channel 1 calibration offset status This bit is set and cleared by hardware" />
      <BitField start="15" size="1" name="BWST1" description="DAC Channel 1 busy writing sample time flag This bit is systematically set just after Sample &amp; Hold mode enable and is set each time the software writes the register DAC_SHSR1, It is cleared by hardware when the write operation of DAC_SHSR1 is complete. (It takes about 3LSI periods of synchronization)." />
      <BitField start="29" size="1" name="DMAUDR2" description="DAC channel2 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1)." />
      <BitField start="30" size="1" name="CAL_FLAG2" description="DAC Channel 2 calibration offset status This bit is set and cleared by hardware" />
      <BitField start="31" size="1" name="BWST2" description="DAC Channel 2 busy writing sample time flag This bit is systematically set just after Sample &amp; Hold mode enable and is set each time the software writes the register DAC_SHSR2, It is cleared by hardware when the write operation of DAC_SHSR2 is complete. (It takes about 3 LSI periods of synchronization)." />
    </Register>
    <Register start="+0x38" size="0" name="CCR" access="Read/Write" description="DAC calibration control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="OTRIM1" description="DAC Channel 1 offset trimming value" />
      <BitField start="16" size="5" name="OTRIM2" description="DAC Channel 2 offset trimming value" />
    </Register>
    <Register start="+0x3C" size="0" name="MCR" access="Read/Write" description="DAC mode control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MODE1" description="DAC Channel 1 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN1=0 and bit CEN1 =0 in the DAC_CR register). If EN1=1 or CEN1 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 1 mode: DAC Channel 1 in normal Mode DAC Channel 1 in sample &amp;amp; hold mode" />
      <BitField start="16" size="3" name="MODE2" description="DAC Channel 2 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN2=0 and bit CEN2 =0 in the DAC_CR register). If EN2=1 or CEN2 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 2 mode: DAC Channel 2 in normal Mode DAC Channel 2 in sample &amp;amp; hold mode" />
    </Register>
    <Register start="+0x40" size="0" name="SHSR1" access="Read/Write" description="DAC Sample and Hold sample time register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="TSAMPLE1" description="DAC Channel 1 sample Time (only valid in sample &amp;amp; hold mode) These bits can be written when the DAC channel1 is disabled or also during normal operation. in the latter case, the write can be done only when BWSTx of DAC_SR register is low, If BWSTx=1, the write operation is ignored." />
    </Register>
    <Register start="+0x44" size="0" name="SHSR2" access="Read/Write" description="DAC Sample and Hold sample time register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="TSAMPLE2" description="DAC Channel 2 sample Time (only valid in sample &amp;amp; hold mode) These bits can be written when the DAC channel2 is disabled or also during normal operation. in the latter case, the write can be done only when BWSTx of DAC_SR register is low, if BWSTx=1, the write operation is ignored." />
    </Register>
    <Register start="+0x48" size="0" name="SHHR" access="Read/Write" description="DAC Sample and Hold hold time register" reset_value="0x00010001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="THOLD1" description="DAC Channel 1 hold Time (only valid in sample &amp;amp; hold mode) Hold time= (THOLD[9:0]) x T LSI" />
      <BitField start="16" size="10" name="THOLD2" description="DAC Channel 2 hold time (only valid in sample &amp;amp; hold mode). Hold time= (THOLD[9:0]) x T LSI" />
    </Register>
    <Register start="+0x4C" size="0" name="SHRR" access="Read/Write" description="DAC Sample and Hold refresh time register" reset_value="0x00010001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TREFRESH1" description="DAC Channel 1 refresh Time (only valid in sample &amp;amp; hold mode) Refresh time= (TREFRESH[7:0]) x T LSI" />
      <BitField start="16" size="8" name="TREFRESH2" description="DAC Channel 2 refresh Time (only valid in sample &amp;amp; hold mode) Refresh time= (TREFRESH[7:0]) x T LSI" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DBGMCU" start="0x5C001000" description="Microcontroller Debug Unit">
    <Register start="+0x0" size="0" name="IDC" access="ReadOnly" description="DBGMCU Identity Code Register" reset_value="0x10006450" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DEV_ID" description="Device ID" />
      <BitField start="16" size="16" name="REV_ID" description="Revision" />
    </Register>
    <Register start="+0x4" size="0" name="CR" access="Read/Write" description="DBGMCU Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DBGSLPD1" description="Allow D1 domain debug in Sleep mode" />
      <BitField start="1" size="1" name="DBGSTPD1" description="Allow D1 domain debug in Stop mode" />
      <BitField start="2" size="1" name="DBGSTBD1" description="Allow D1 domain debug in Standby mode" />
      <BitField start="3" size="1" name="DBGSLPD2" description="Allow D2 domain debug in Sleep mode" />
      <BitField start="4" size="1" name="DBGSTPD2" description="Allow D2 domain debug in Stop mode" />
      <BitField start="5" size="1" name="DBGSTBD2" description="Allow D2 domain debug in Standby mode" />
      <BitField start="7" size="1" name="DBGSTPD3" description="Allow debug in D3 Stop mode" />
      <BitField start="8" size="1" name="DBGSTBD3" description="Allow debug in D3 Standby mode" />
      <BitField start="20" size="1" name="TRACECLKEN" description="Trace port clock enable" />
      <BitField start="21" size="1" name="D1DBGCKEN" description="D1 debug clock enable" />
      <BitField start="22" size="1" name="D3DBGCKEN" description="D3 debug clock enable" />
      <BitField start="28" size="1" name="TRGOEN" description="External trigger output enable" />
    </Register>
    <Register start="+0x34" size="0" name="APB3FZ1" access="Read/Write" description="DBGMCU APB3 peripheral freeze register CPU1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="WWDG1" description="WWDG1 stop in debug" />
    </Register>
    <Register start="+0x38" size="0" name="APB3FZ2" access="Read/Write" description="DBGMCU APB3 peripheral freeze register CPU2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="WWDG1" description="WWDG1 stop in debug" />
    </Register>
    <Register start="+0x3C" size="0" name="APB1LFZ1" access="Read/Write" description="DBGMCU APB1L peripheral freeze register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DBG_TIM2" description="TIM2 stop in debug" />
      <BitField start="1" size="1" name="DBG_TIM3" description="TIM3 stop in debug" />
      <BitField start="2" size="1" name="DBG_TIM4" description="TIM4 stop in debug" />
      <BitField start="3" size="1" name="DBG_TIM5" description="TIM5 stop in debug" />
      <BitField start="4" size="1" name="DBG_TIM6" description="TIM6 stop in debug" />
      <BitField start="5" size="1" name="DBG_TIM7" description="TIM7 stop in debug" />
      <BitField start="6" size="1" name="DBG_TIM12" description="TIM12 stop in debug" />
      <BitField start="7" size="1" name="DBG_TIM13" description="TIM13 stop in debug" />
      <BitField start="8" size="1" name="DBG_TIM14" description="TIM14 stop in debug" />
      <BitField start="9" size="1" name="DBG_LPTIM1" description="LPTIM1 stop in debug" />
      <BitField start="11" size="1" name="DBG_WWDG2" description="WWDG2 stop in debug" />
      <BitField start="21" size="1" name="DBG_I2C1" description="I2C1 SMBUS timeout stop in debug" />
      <BitField start="22" size="1" name="DBG_I2C2" description="I2C2 SMBUS timeout stop in debug" />
      <BitField start="23" size="1" name="DBG_I2C3" description="I2C3 SMBUS timeout stop in debug" />
    </Register>
    <Register start="+0x40" size="0" name="APB1LFZ2" access="Read/Write" description="DBGMCU APB1L peripheral freeze register CPU2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DBG_TIM2" description="TIM2 stop in debug" />
      <BitField start="1" size="1" name="DBG_TIM3" description="TIM3 stop in debug" />
      <BitField start="2" size="1" name="DBG_TIM4" description="TIM4 stop in debug" />
      <BitField start="3" size="1" name="DBG_TIM5" description="TIM5 stop in debug" />
      <BitField start="4" size="1" name="DBG_TIM6" description="TIM6 stop in debug" />
      <BitField start="5" size="1" name="DBG_TIM7" description="TIM4 stop in debug" />
      <BitField start="6" size="1" name="DBG_TIM12" description="TIM12 stop in debug" />
      <BitField start="7" size="1" name="DBG_TIM13" description="TIM13 stop in debug" />
      <BitField start="8" size="1" name="DBG_TIM14" description="TIM14 stop in debug" />
      <BitField start="9" size="1" name="DBG_LPTIM1" description="LPTIM1 stop in debug" />
      <BitField start="11" size="1" name="DBG_WWDG2" description="WWDG2 stop in debug" />
      <BitField start="21" size="1" name="DBG_I2C1" description="I2C1 SMBUS timeout stop in debug" />
      <BitField start="22" size="1" name="DBG_I2C2" description="I2C2 SMBUS timeout stop in debug" />
      <BitField start="23" size="1" name="DBG_I2C3" description="I2C3 SMBUS timeout stop in debug" />
    </Register>
    <Register start="+0x4C" size="0" name="APB2FZ1" access="Read/Write" description="DBGMCU APB2 peripheral freeze register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DBG_TIM1" description="TIM1 stop in debug" />
      <BitField start="1" size="1" name="DBG_TIM8" description="TIM8 stop in debug" />
      <BitField start="16" size="1" name="DBG_TIM15" description="TIM15 stop in debug" />
      <BitField start="17" size="1" name="DBG_TIM16" description="TIM16 stop in debug" />
      <BitField start="18" size="1" name="DBG_TIM17" description="TIM17 stop in debug" />
    </Register>
    <Register start="+0x50" size="0" name="APB2FZ2" access="Read/Write" description="DBGMCU APB2 peripheral freeze register CPU2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DBG_TIM1" description="TIM1 stop in debug" />
      <BitField start="1" size="1" name="DBG_TIM8" description="TIM8 stop in debug" />
      <BitField start="16" size="1" name="DBG_TIM15" description="TIM15 stop in debug" />
      <BitField start="17" size="1" name="DBG_TIM16" description="TIM16 stop in debug" />
      <BitField start="18" size="1" name="DBG_TIM17" description="TIM17 stop in debug" />
    </Register>
    <Register start="+0x54" size="0" name="APB4FZ1" access="Read/Write" description="DBGMCU APB4 peripheral freeze register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="DBG_I2C4" description="I2C4 SMBUS timeout stop in debug" />
      <BitField start="9" size="1" name="DBG_LPTIM2" description="LPTIM2 stop in debug" />
      <BitField start="10" size="1" name="DBG_LPTIM3" description="LPTIM2 stop in debug" />
      <BitField start="11" size="1" name="DBG_LPTIM4" description="LPTIM4 stop in debug" />
      <BitField start="12" size="1" name="DBG_LPTIM5" description="LPTIM5 stop in debug" />
      <BitField start="16" size="1" name="DBG_RTC" description="RTC stop in debug" />
      <BitField start="18" size="1" name="DBG_WDGLSD1" description="Independent watchdog for D1 stop in debug" />
      <BitField start="19" size="1" name="DBG_WDGLSD2" description="Independent watchdog for D2 stop in debug" />
    </Register>
    <Register start="+0x58" size="0" name="APB4FZ2" access="Read/Write" description="DBGMCU APB4 peripheral freeze register CPU2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="DBG_I2C4" description="I2C4 SMBUS timeout stop in debug" />
      <BitField start="9" size="1" name="DBG_LPTIM2" description="LPTIM2 stop in debug" />
      <BitField start="10" size="1" name="DBG_LPTIM3" description="LPTIM2 stop in debug" />
      <BitField start="11" size="1" name="DBG_LPTIM4" description="LPTIM4 stop in debug" />
      <BitField start="12" size="1" name="DBG_LPTIM5" description="LPTIM5 stop in debug" />
      <BitField start="16" size="1" name="DBG_RTC" description="RTC stop in debug" />
      <BitField start="18" size="1" name="DBG_WDGLSD1" description="LS watchdog for D1 stop in debug" />
      <BitField start="19" size="1" name="DBG_WDGLSD2" description="LS watchdog for D2 stop in debug" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DCMI" start="0x48020000" description="Digital camera interface">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CAPTURE" description="Capture enable" />
      <BitField start="1" size="1" name="CM" description="Capture mode" />
      <BitField start="2" size="1" name="CROP" description="Crop feature" />
      <BitField start="3" size="1" name="JPEG" description="JPEG format" />
      <BitField start="4" size="1" name="ESS" description="Embedded synchronization select" />
      <BitField start="5" size="1" name="PCKPOL" description="Pixel clock polarity" />
      <BitField start="6" size="1" name="HSPOL" description="Horizontal synchronization polarity" />
      <BitField start="7" size="1" name="VSPOL" description="Vertical synchronization polarity" />
      <BitField start="8" size="2" name="FCRC" description="Frame capture rate control" />
      <BitField start="10" size="2" name="EDM" description="Extended data mode" />
      <BitField start="14" size="1" name="ENABLE" description="DCMI enable" />
      <BitField start="16" size="2" name="BSM" description="Byte Select mode" />
      <BitField start="18" size="1" name="OEBS" description="Odd/Even Byte Select (Byte Select Start)" />
      <BitField start="19" size="1" name="LSM" description="Line Select mode" />
      <BitField start="20" size="1" name="OELS" description="Odd/Even Line Select (Line Select Start)" />
    </Register>
    <Register start="+0x4" size="0" name="SR" access="ReadOnly" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HSYNC" description="HSYNC" />
      <BitField start="1" size="1" name="VSYNC" description="VSYNC" />
      <BitField start="2" size="1" name="FNE" description="FIFO not empty" />
    </Register>
    <Register start="+0x8" size="0" name="RIS" access="ReadOnly" description="raw interrupt status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRAME_RIS" description="Capture complete raw interrupt status" />
      <BitField start="1" size="1" name="OVR_RIS" description="Overrun raw interrupt status" />
      <BitField start="2" size="1" name="ERR_RIS" description="Synchronization error raw interrupt status" />
      <BitField start="3" size="1" name="VSYNC_RIS" description="VSYNC raw interrupt status" />
      <BitField start="4" size="1" name="LINE_RIS" description="Line raw interrupt status" />
    </Register>
    <Register start="+0xC" size="0" name="IER" access="Read/Write" description="interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRAME_IE" description="Capture complete interrupt enable" />
      <BitField start="1" size="1" name="OVR_IE" description="Overrun interrupt enable" />
      <BitField start="2" size="1" name="ERR_IE" description="Synchronization error interrupt enable" />
      <BitField start="3" size="1" name="VSYNC_IE" description="VSYNC interrupt enable" />
      <BitField start="4" size="1" name="LINE_IE" description="Line interrupt enable" />
    </Register>
    <Register start="+0x10" size="0" name="MIS" access="ReadOnly" description="masked interrupt status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRAME_MIS" description="Capture complete masked interrupt status" />
      <BitField start="1" size="1" name="OVR_MIS" description="Overrun masked interrupt status" />
      <BitField start="2" size="1" name="ERR_MIS" description="Synchronization error masked interrupt status" />
      <BitField start="3" size="1" name="VSYNC_MIS" description="VSYNC masked interrupt status" />
      <BitField start="4" size="1" name="LINE_MIS" description="Line masked interrupt status" />
    </Register>
    <Register start="+0x14" size="0" name="ICR" access="WriteOnly" description="interrupt clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRAME_ISC" description="Capture complete interrupt status clear" />
      <BitField start="1" size="1" name="OVR_ISC" description="Overrun interrupt status clear" />
      <BitField start="2" size="1" name="ERR_ISC" description="Synchronization error interrupt status clear" />
      <BitField start="3" size="1" name="VSYNC_ISC" description="Vertical synch interrupt status clear" />
      <BitField start="4" size="1" name="LINE_ISC" description="line interrupt status clear" />
    </Register>
    <Register start="+0x18" size="0" name="ESCR" access="Read/Write" description="embedded synchronization code register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FSC" description="Frame start delimiter code" />
      <BitField start="8" size="8" name="LSC" description="Line start delimiter code" />
      <BitField start="16" size="8" name="LEC" description="Line end delimiter code" />
      <BitField start="24" size="8" name="FEC" description="Frame end delimiter code" />
    </Register>
    <Register start="+0x1C" size="0" name="ESUR" access="Read/Write" description="embedded synchronization unmask register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FSU" description="Frame start delimiter unmask" />
      <BitField start="8" size="8" name="LSU" description="Line start delimiter unmask" />
      <BitField start="16" size="8" name="LEU" description="Line end delimiter unmask" />
      <BitField start="24" size="8" name="FEU" description="Frame end delimiter unmask" />
    </Register>
    <Register start="+0x20" size="0" name="CWSTRT" access="Read/Write" description="crop window start" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="HOFFCNT" description="Horizontal offset count" />
      <BitField start="16" size="13" name="VST" description="Vertical start line count" />
    </Register>
    <Register start="+0x24" size="0" name="CWSIZE" access="Read/Write" description="crop window size" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="CAPCNT" description="Capture count" />
      <BitField start="16" size="14" name="VLINE" description="Vertical line count" />
    </Register>
    <Register start="+0x28" size="0" name="DR" access="ReadOnly" description="data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="Byte0" description="Data byte 0" />
      <BitField start="8" size="8" name="Byte1" description="Data byte 1" />
      <BitField start="16" size="8" name="Byte2" description="Data byte 2" />
      <BitField start="24" size="8" name="Byte3" description="Data byte 3" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DELAY_Block_SDMMC1" start="0x52008000" description="DELAY_Block_SDMMC1">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="DLYB control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DEN" description="Delay block enable bit" />
      <BitField start="1" size="1" name="SEN" description="Sampler length enable bit" />
    </Register>
    <Register start="+0x4" size="0" name="CFGR" access="Read/Write" description="DLYB configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SEL" description="Select the phase for the Output clock" />
      <BitField start="8" size="7" name="UNIT" description="Delay Defines the delay of a Unit delay cell" />
      <BitField start="16" size="12" name="LNG" description="Delay line length value" />
      <BitField start="31" size="1" name="LNGF" description="Length valid flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DELAY_Block_SDMMC2" start="0x48022800" description="DELAY_Block_SDMMC1">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="DLYB control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DEN" description="Delay block enable bit" />
      <BitField start="1" size="1" name="SEN" description="Sampler length enable bit" />
    </Register>
    <Register start="+0x4" size="0" name="CFGR" access="Read/Write" description="DLYB configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SEL" description="Select the phase for the Output clock" />
      <BitField start="8" size="7" name="UNIT" description="Delay Defines the delay of a Unit delay cell" />
      <BitField start="16" size="12" name="LNG" description="Delay line length value" />
      <BitField start="31" size="1" name="LNGF" description="Length valid flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DFSDM" start="0x40017800" description="Digital filter for sigma delta modulators">
    <Register start="+0x0" size="0" name="CH0CFGR1" access="Read/Write" description="channel configuration y register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="SITP" />
      <BitField start="2" size="2" name="SPICKSEL" description="SPICKSEL" />
      <BitField start="5" size="1" name="SCDEN" description="SCDEN" />
      <BitField start="6" size="1" name="CKABEN" description="CKABEN" />
      <BitField start="7" size="1" name="CHEN" description="CHEN" />
      <BitField start="8" size="1" name="CHINSEL" description="CHINSEL" />
      <BitField start="12" size="2" name="DATMPX" description="DATMPX" />
      <BitField start="14" size="2" name="DATPACK" description="DATPACK" />
      <BitField start="16" size="8" name="CKOUTDIV" description="CKOUTDIV" />
      <BitField start="30" size="1" name="CKOUTSRC" description="CKOUTSRC" />
      <BitField start="31" size="1" name="DFSDMEN" description="DFSDMEN" />
    </Register>
    <Register start="+0x4" size="0" name="CH0CFGR2" access="Read/Write" description="channel configuration y register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="DTRBS" />
      <BitField start="8" size="24" name="OFFSET" description="OFFSET" />
    </Register>
    <Register start="+0x8" size="0" name="CH0AWSCDR" access="Read/Write" description="analog watchdog and short-circuit detector register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="SCDT" />
      <BitField start="12" size="4" name="BKSCD" description="BKSCD" />
      <BitField start="16" size="5" name="AWFOSR" description="AWFOSR" />
      <BitField start="22" size="2" name="AWFORD" description="AWFORD" />
    </Register>
    <Register start="+0xC" size="0" name="CH0WDATR" access="Read/Write" description="channel watchdog filter data register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="WDATA" />
    </Register>
    <Register start="+0x10" size="0" name="CH0DATINR" access="Read/Write" description="channel data input register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="INDAT0" />
      <BitField start="16" size="16" name="INDAT1" description="INDAT1" />
    </Register>
    <Register start="+0x14" size="0" name="CH0DLYR" access="Read/Write" description="channel y delay register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="PLSSKP" />
    </Register>
    <Register start="+0x20" size="0" name="CH1CFGR1" access="Read/Write" description="CH1CFGR1" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="SITP" />
      <BitField start="2" size="2" name="SPICKSEL" description="SPICKSEL" />
      <BitField start="5" size="1" name="SCDEN" description="SCDEN" />
      <BitField start="6" size="1" name="CKABEN" description="CKABEN" />
      <BitField start="7" size="1" name="CHEN" description="CHEN" />
      <BitField start="8" size="1" name="CHINSEL" description="CHINSEL" />
      <BitField start="12" size="2" name="DATMPX" description="DATMPX" />
      <BitField start="14" size="2" name="DATPACK" description="DATPACK" />
    </Register>
    <Register start="+0x24" size="0" name="CH1CFGR2" access="Read/Write" description="CH1CFGR2" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="DTRBS" />
      <BitField start="8" size="24" name="OFFSET" description="OFFSET" />
    </Register>
    <Register start="+0x28" size="0" name="CH1AWSCDR" access="Read/Write" description="CH1AWSCDR" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="SCDT" />
      <BitField start="12" size="4" name="BKSCD" description="BKSCD" />
      <BitField start="16" size="5" name="AWFOSR" description="AWFOSR" />
      <BitField start="22" size="2" name="AWFORD" description="AWFORD" />
    </Register>
    <Register start="+0x2C" size="0" name="CH1WDATR" access="Read/Write" description="CH1WDATR" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="WDATA" />
    </Register>
    <Register start="+0x30" size="0" name="CH1DATINR" access="Read/Write" description="CH1DATINR" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="INDAT0" />
      <BitField start="16" size="16" name="INDAT1" description="INDAT1" />
    </Register>
    <Register start="+0x34" size="0" name="CH1DLYR" access="Read/Write" description="channel y delay register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="PLSSKP" />
    </Register>
    <Register start="+0x40" size="0" name="CH2CFGR1" access="Read/Write" description="CH2CFGR1" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="SITP" />
      <BitField start="2" size="2" name="SPICKSEL" description="SPICKSEL" />
      <BitField start="5" size="1" name="SCDEN" description="SCDEN" />
      <BitField start="6" size="1" name="CKABEN" description="CKABEN" />
      <BitField start="7" size="1" name="CHEN" description="CHEN" />
      <BitField start="8" size="1" name="CHINSEL" description="CHINSEL" />
      <BitField start="12" size="2" name="DATMPX" description="DATMPX" />
      <BitField start="14" size="2" name="DATPACK" description="DATPACK" />
    </Register>
    <Register start="+0x44" size="0" name="CH2CFGR2" access="Read/Write" description="CH2CFGR2" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="DTRBS" />
      <BitField start="8" size="24" name="OFFSET" description="OFFSET" />
    </Register>
    <Register start="+0x48" size="0" name="CH2AWSCDR" access="Read/Write" description="CH2AWSCDR" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="SCDT" />
      <BitField start="12" size="4" name="BKSCD" description="BKSCD" />
      <BitField start="16" size="5" name="AWFOSR" description="AWFOSR" />
      <BitField start="22" size="2" name="AWFORD" description="AWFORD" />
    </Register>
    <Register start="+0x4C" size="0" name="CH2WDATR" access="Read/Write" description="CH2WDATR" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="WDATA" />
    </Register>
    <Register start="+0x50" size="0" name="CH2DATINR" access="Read/Write" description="CH2DATINR" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="INDAT0" />
      <BitField start="16" size="16" name="INDAT1" description="INDAT1" />
    </Register>
    <Register start="+0x54" size="0" name="CH2DLYR" access="Read/Write" description="channel y delay register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="PLSSKP" />
    </Register>
    <Register start="+0x60" size="0" name="CH3CFGR1" access="Read/Write" description="CH3CFGR1" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="SITP" />
      <BitField start="2" size="2" name="SPICKSEL" description="SPICKSEL" />
      <BitField start="5" size="1" name="SCDEN" description="SCDEN" />
      <BitField start="6" size="1" name="CKABEN" description="CKABEN" />
      <BitField start="7" size="1" name="CHEN" description="CHEN" />
      <BitField start="8" size="1" name="CHINSEL" description="CHINSEL" />
      <BitField start="12" size="2" name="DATMPX" description="DATMPX" />
      <BitField start="14" size="2" name="DATPACK" description="DATPACK" />
    </Register>
    <Register start="+0x64" size="0" name="CH3CFGR2" access="Read/Write" description="CH3CFGR2" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="DTRBS" />
      <BitField start="8" size="24" name="OFFSET" description="OFFSET" />
    </Register>
    <Register start="+0x68" size="0" name="CH3AWSCDR" access="Read/Write" description="CH3AWSCDR" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="SCDT" />
      <BitField start="12" size="4" name="BKSCD" description="BKSCD" />
      <BitField start="16" size="5" name="AWFOSR" description="AWFOSR" />
      <BitField start="22" size="2" name="AWFORD" description="AWFORD" />
    </Register>
    <Register start="+0x6C" size="0" name="CH3WDATR" access="Read/Write" description="CH3WDATR" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="WDATA" />
    </Register>
    <Register start="+0x70" size="0" name="CH3DATINR" access="Read/Write" description="CH3DATINR" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="INDAT0" />
      <BitField start="16" size="16" name="INDAT1" description="INDAT1" />
    </Register>
    <Register start="+0x74" size="0" name="CH3DLYR" access="Read/Write" description="channel y delay register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="PLSSKP" />
    </Register>
    <Register start="+0x80" size="0" name="CH4CFGR1" access="Read/Write" description="CH4CFGR1" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="SITP" />
      <BitField start="2" size="2" name="SPICKSEL" description="SPICKSEL" />
      <BitField start="5" size="1" name="SCDEN" description="SCDEN" />
      <BitField start="6" size="1" name="CKABEN" description="CKABEN" />
      <BitField start="7" size="1" name="CHEN" description="CHEN" />
      <BitField start="8" size="1" name="CHINSEL" description="CHINSEL" />
      <BitField start="12" size="2" name="DATMPX" description="DATMPX" />
      <BitField start="14" size="2" name="DATPACK" description="DATPACK" />
    </Register>
    <Register start="+0x84" size="0" name="CH4CFGR2" access="Read/Write" description="CH4CFGR2" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="DTRBS" />
      <BitField start="8" size="24" name="OFFSET" description="OFFSET" />
    </Register>
    <Register start="+0x88" size="0" name="CH4AWSCDR" access="Read/Write" description="CH4AWSCDR" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="SCDT" />
      <BitField start="12" size="4" name="BKSCD" description="BKSCD" />
      <BitField start="16" size="5" name="AWFOSR" description="AWFOSR" />
      <BitField start="22" size="2" name="AWFORD" description="AWFORD" />
    </Register>
    <Register start="+0x8C" size="0" name="CH4WDATR" access="Read/Write" description="CH4WDATR" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="WDATA" />
    </Register>
    <Register start="+0x90" size="0" name="CH4DATINR" access="Read/Write" description="CH4DATINR" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="INDAT0" />
      <BitField start="16" size="16" name="INDAT1" description="INDAT1" />
    </Register>
    <Register start="+0x94" size="0" name="CH4DLYR" access="Read/Write" description="channel y delay register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="PLSSKP" />
    </Register>
    <Register start="+0xA0" size="0" name="CH5CFGR1" access="Read/Write" description="CH5CFGR1" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="SITP" />
      <BitField start="2" size="2" name="SPICKSEL" description="SPICKSEL" />
      <BitField start="5" size="1" name="SCDEN" description="SCDEN" />
      <BitField start="6" size="1" name="CKABEN" description="CKABEN" />
      <BitField start="7" size="1" name="CHEN" description="CHEN" />
      <BitField start="8" size="1" name="CHINSEL" description="CHINSEL" />
      <BitField start="12" size="2" name="DATMPX" description="DATMPX" />
      <BitField start="14" size="2" name="DATPACK" description="DATPACK" />
    </Register>
    <Register start="+0xA4" size="0" name="CH5CFGR2" access="Read/Write" description="CH5CFGR2" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="DTRBS" />
      <BitField start="8" size="24" name="OFFSET" description="OFFSET" />
    </Register>
    <Register start="+0xA8" size="0" name="CH5AWSCDR" access="Read/Write" description="CH5AWSCDR" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="SCDT" />
      <BitField start="12" size="4" name="BKSCD" description="BKSCD" />
      <BitField start="16" size="5" name="AWFOSR" description="AWFOSR" />
      <BitField start="22" size="2" name="AWFORD" description="AWFORD" />
    </Register>
    <Register start="+0xAC" size="0" name="CH5WDATR" access="Read/Write" description="CH5WDATR" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="WDATA" />
    </Register>
    <Register start="+0xB0" size="0" name="CH5DATINR" access="Read/Write" description="CH5DATINR" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="INDAT0" />
      <BitField start="16" size="16" name="INDAT1" description="INDAT1" />
    </Register>
    <Register start="+0xB4" size="0" name="CH5DLYR" access="Read/Write" description="channel y delay register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="PLSSKP" />
    </Register>
    <Register start="+0xC0" size="0" name="CH6CFGR1" access="Read/Write" description="CH6CFGR1" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="SITP" />
      <BitField start="2" size="2" name="SPICKSEL" description="SPICKSEL" />
      <BitField start="5" size="1" name="SCDEN" description="SCDEN" />
      <BitField start="6" size="1" name="CKABEN" description="CKABEN" />
      <BitField start="7" size="1" name="CHEN" description="CHEN" />
      <BitField start="8" size="1" name="CHINSEL" description="CHINSEL" />
      <BitField start="12" size="2" name="DATMPX" description="DATMPX" />
      <BitField start="14" size="2" name="DATPACK" description="DATPACK" />
    </Register>
    <Register start="+0xC4" size="0" name="CH6CFGR2" access="Read/Write" description="CH6CFGR2" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="DTRBS" />
      <BitField start="8" size="24" name="OFFSET" description="OFFSET" />
    </Register>
    <Register start="+0xC8" size="0" name="CH6AWSCDR" access="Read/Write" description="CH6AWSCDR" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="SCDT" />
      <BitField start="12" size="4" name="BKSCD" description="BKSCD" />
      <BitField start="16" size="5" name="AWFOSR" description="AWFOSR" />
      <BitField start="22" size="2" name="AWFORD" description="AWFORD" />
    </Register>
    <Register start="+0xCC" size="0" name="CH6WDATR" access="Read/Write" description="CH6WDATR" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="WDATA" />
    </Register>
    <Register start="+0xD0" size="0" name="CH6DATINR" access="Read/Write" description="CH6DATINR" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="INDAT0" />
      <BitField start="16" size="16" name="INDAT1" description="INDAT1" />
    </Register>
    <Register start="+0xD4" size="0" name="CH6DLYR" access="Read/Write" description="channel y delay register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="PLSSKP" />
    </Register>
    <Register start="+0xE0" size="0" name="CH7CFGR1" access="Read/Write" description="CH7CFGR1" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="SITP" />
      <BitField start="2" size="2" name="SPICKSEL" description="SPICKSEL" />
      <BitField start="5" size="1" name="SCDEN" description="SCDEN" />
      <BitField start="6" size="1" name="CKABEN" description="CKABEN" />
      <BitField start="7" size="1" name="CHEN" description="CHEN" />
      <BitField start="8" size="1" name="CHINSEL" description="CHINSEL" />
      <BitField start="12" size="2" name="DATMPX" description="DATMPX" />
      <BitField start="14" size="2" name="DATPACK" description="DATPACK" />
    </Register>
    <Register start="+0xE4" size="0" name="CH7CFGR2" access="Read/Write" description="CH7CFGR2" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="DTRBS" />
      <BitField start="8" size="24" name="OFFSET" description="OFFSET" />
    </Register>
    <Register start="+0xE8" size="0" name="CH7AWSCDR" access="Read/Write" description="CH7AWSCDR" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="SCDT" />
      <BitField start="12" size="4" name="BKSCD" description="BKSCD" />
      <BitField start="16" size="5" name="AWFOSR" description="AWFOSR" />
      <BitField start="22" size="2" name="AWFORD" description="AWFORD" />
    </Register>
    <Register start="+0xEC" size="0" name="CH7WDATR" access="Read/Write" description="CH7WDATR" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="WDATA" />
    </Register>
    <Register start="+0xF0" size="0" name="CH7DATINR" access="Read/Write" description="CH7DATINR" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="INDAT0" />
      <BitField start="16" size="16" name="INDAT1" description="INDAT1" />
    </Register>
    <Register start="+0xF4" size="0" name="CH7DLYR" access="Read/Write" description="channel y delay register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PLSSKP" description="PLSSKP" />
    </Register>
    <Register start="+0x100" size="0" name="DFSDM_FLT0CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM enable" />
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group of channels" />
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion synchronously with the DFSDM0 JSWSTART trigger" />
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected conversions" />
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the injected channel group" />
      <BitField start="8" size="3" name="JEXTSEL" description="Trigger signal selection for launching injected conversions" />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge selection for injected conversions" />
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the regular channel" />
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular conversions" />
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously with DFSDM0" />
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the regular conversion" />
      <BitField start="24" size="3" name="RCH" description="Regular channel selection" />
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for regular conversions" />
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode select" />
    </Register>
    <Register start="+0x104" size="0" name="DFSDM_FLT0CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt enable" />
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt enable" />
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt enable" />
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt enable" />
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt enable" />
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt enable" />
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt enable" />
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel selection" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel selection" />
    </Register>
    <Register start="+0x108" size="0" name="DFSDM_FLT0ISR" access="ReadOnly" description="interrupt and status register" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion flag" />
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion flag" />
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun flag" />
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun flag" />
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog" />
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress status" />
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress status" />
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector flag" />
    </Register>
    <Register start="+0x10C" size="0" name="DFSDM_FLT0ICR" access="Read/Write" description="interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun flag" />
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun flag" />
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence flag" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector flag" />
    </Register>
    <Register start="+0x110" size="0" name="DFSDM_FLT0JCHGR" access="Read/Write" description="injected channel group selection register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group selection" />
    </Register>
    <Register start="+0x114" size="0" name="DFSDM_FLT0FCR" access="Read/Write" description="filter control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging length)" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio (decimation rate)" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order" />
    </Register>
    <Register start="+0x118" size="0" name="DFSDM_FLT0JDATAR" access="ReadOnly" description="data register for injected group" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently converted" />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion data" />
    </Register>
    <Register start="+0x11C" size="0" name="DFSDM_FLT0RDATAR" access="ReadOnly" description="data register for the regular channel" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently converted" />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending data" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion data" />
    </Register>
    <Register start="+0x120" size="0" name="DFSDM_FLT0AWHTR" access="Read/Write" description="analog watchdog high threshold register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high threshold" />
    </Register>
    <Register start="+0x124" size="0" name="DFSDM_FLT0AWLTR" access="Read/Write" description="analog watchdog low threshold register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low threshold" />
    </Register>
    <Register start="+0x128" size="0" name="DFSDM_FLT0AWSR" access="ReadOnly" description="analog watchdog status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold flag" />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold flag" />
    </Register>
    <Register start="+0x12C" size="0" name="DFSDM_FLT0AWCFR" access="Read/Write" description="analog watchdog clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold flag" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold flag" />
    </Register>
    <Register start="+0x130" size="0" name="DFSDM_FLT0EXMAX" access="ReadOnly" description="Extremes detector maximum register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data channel" />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum value" />
    </Register>
    <Register start="+0x134" size="0" name="DFSDM_FLT0EXMIN" access="ReadOnly" description="Extremes detector minimum register" reset_value="0x7FFFFF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data channel" />
      <BitField start="8" size="24" name="EXMIN" description="EXMIN" />
    </Register>
    <Register start="+0x138" size="0" name="DFSDM_FLT0CNVTIMR" access="ReadOnly" description="conversion timer register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDM_CKIN" />
    </Register>
    <Register start="+0x180" size="0" name="DFSDM_FLT1CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM enable" />
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group of channels" />
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion synchronously with the DFSDM0 JSWSTART trigger" />
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected conversions" />
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the injected channel group" />
      <BitField start="8" size="3" name="JEXTSEL" description="Trigger signal selection for launching injected conversions" />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge selection for injected conversions" />
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the regular channel" />
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular conversions" />
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously with DFSDM0" />
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the regular conversion" />
      <BitField start="24" size="3" name="RCH" description="Regular channel selection" />
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for regular conversions" />
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode select" />
    </Register>
    <Register start="+0x184" size="0" name="DFSDM_FLT1CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt enable" />
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt enable" />
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt enable" />
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt enable" />
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt enable" />
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt enable" />
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt enable" />
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel selection" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel selection" />
    </Register>
    <Register start="+0x188" size="0" name="DFSDM_FLT1ISR" access="ReadOnly" description="interrupt and status register" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion flag" />
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion flag" />
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun flag" />
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun flag" />
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog" />
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress status" />
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress status" />
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector flag" />
    </Register>
    <Register start="+0x18C" size="0" name="DFSDM_FLT1ICR" access="Read/Write" description="interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun flag" />
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun flag" />
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence flag" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector flag" />
    </Register>
    <Register start="+0x190" size="0" name="DFSDM_FLT1CHGR" access="Read/Write" description="injected channel group selection register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group selection" />
    </Register>
    <Register start="+0x194" size="0" name="DFSDM_FLT1FCR" access="Read/Write" description="filter control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging length)" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio (decimation rate)" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order" />
    </Register>
    <Register start="+0x198" size="0" name="DFSDM_FLT1JDATAR" access="ReadOnly" description="data register for injected group" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently converted" />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion data" />
    </Register>
    <Register start="+0x19C" size="0" name="DFSDM_FLT1RDATAR" access="ReadOnly" description="data register for the regular channel" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently converted" />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending data" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion data" />
    </Register>
    <Register start="+0x1A0" size="0" name="DFSDM_FLT1AWHTR" access="Read/Write" description="analog watchdog high threshold register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high threshold" />
    </Register>
    <Register start="+0x1A4" size="0" name="DFSDM_FLT1AWLTR" access="Read/Write" description="analog watchdog low threshold register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low threshold" />
    </Register>
    <Register start="+0x1A8" size="0" name="DFSDM_FLT1AWSR" access="ReadOnly" description="analog watchdog status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold flag" />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold flag" />
    </Register>
    <Register start="+0x1AC" size="0" name="DFSDM_FLT1AWCFR" access="Read/Write" description="analog watchdog clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold flag" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold flag" />
    </Register>
    <Register start="+0x1B0" size="0" name="DFSDM_FLT1EXMAX" access="ReadOnly" description="Extremes detector maximum register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data channel" />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum value" />
    </Register>
    <Register start="+0x1B4" size="0" name="DFSDM_FLT1EXMIN" access="ReadOnly" description="Extremes detector minimum register" reset_value="0x7FFFFF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data channel" />
      <BitField start="8" size="24" name="EXMIN" description="EXMIN" />
    </Register>
    <Register start="+0x1B8" size="0" name="DFSDM_FLT1CNVTIMR" access="ReadOnly" description="conversion timer register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDM_CKIN" />
    </Register>
    <Register start="+0x200" size="0" name="DFSDM_FLT2CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM enable" />
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group of channels" />
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion synchronously with the DFSDM0 JSWSTART trigger" />
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected conversions" />
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the injected channel group" />
      <BitField start="8" size="3" name="JEXTSEL" description="Trigger signal selection for launching injected conversions" />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge selection for injected conversions" />
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the regular channel" />
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular conversions" />
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously with DFSDM0" />
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the regular conversion" />
      <BitField start="24" size="3" name="RCH" description="Regular channel selection" />
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for regular conversions" />
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode select" />
    </Register>
    <Register start="+0x204" size="0" name="DFSDM_FLT2CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt enable" />
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt enable" />
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt enable" />
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt enable" />
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt enable" />
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt enable" />
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt enable" />
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel selection" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel selection" />
    </Register>
    <Register start="+0x208" size="0" name="DFSDM_FLT2ISR" access="ReadOnly" description="interrupt and status register" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion flag" />
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion flag" />
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun flag" />
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun flag" />
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog" />
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress status" />
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress status" />
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector flag" />
    </Register>
    <Register start="+0x20C" size="0" name="DFSDM_FLT2ICR" access="Read/Write" description="interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun flag" />
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun flag" />
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence flag" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector flag" />
    </Register>
    <Register start="+0x210" size="0" name="DFSDM_FLT2JCHGR" access="Read/Write" description="injected channel group selection register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group selection" />
    </Register>
    <Register start="+0x214" size="0" name="DFSDM_FLT2FCR" access="Read/Write" description="filter control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging length)" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio (decimation rate)" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order" />
    </Register>
    <Register start="+0x218" size="0" name="DFSDM_FLT2JDATAR" access="ReadOnly" description="data register for injected group" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently converted" />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion data" />
    </Register>
    <Register start="+0x21C" size="0" name="DFSDM_FLT2RDATAR" access="ReadOnly" description="data register for the regular channel" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently converted" />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending data" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion data" />
    </Register>
    <Register start="+0x220" size="0" name="DFSDM_FLT2AWHTR" access="Read/Write" description="analog watchdog high threshold register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high threshold" />
    </Register>
    <Register start="+0x224" size="0" name="DFSDM_FLT2AWLTR" access="Read/Write" description="analog watchdog low threshold register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low threshold" />
    </Register>
    <Register start="+0x228" size="0" name="DFSDM_FLT2AWSR" access="ReadOnly" description="analog watchdog status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold flag" />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold flag" />
    </Register>
    <Register start="+0x22C" size="0" name="DFSDM_FLT2AWCFR" access="Read/Write" description="analog watchdog clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold flag" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold flag" />
    </Register>
    <Register start="+0x230" size="0" name="DFSDM_FLT2EXMAX" access="ReadOnly" description="Extremes detector maximum register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data channel" />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum value" />
    </Register>
    <Register start="+0x234" size="0" name="DFSDM_FLT2EXMIN" access="ReadOnly" description="Extremes detector minimum register" reset_value="0x7FFFFF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data channel" />
      <BitField start="8" size="24" name="EXMIN" description="EXMIN" />
    </Register>
    <Register start="+0x238" size="0" name="DFSDM_FLT2CNVTIMR" access="ReadOnly" description="conversion timer register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDM_CKIN" />
    </Register>
    <Register start="+0x280" size="0" name="DFSDM_FLT3CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM enable" />
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group of channels" />
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion synchronously with the DFSDM0 JSWSTART trigger" />
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected conversions" />
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the injected channel group" />
      <BitField start="8" size="3" name="JEXTSEL" description="Trigger signal selection for launching injected conversions" />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge selection for injected conversions" />
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the regular channel" />
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular conversions" />
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously with DFSDM0" />
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the regular conversion" />
      <BitField start="24" size="3" name="RCH" description="Regular channel selection" />
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for regular conversions" />
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode select" />
    </Register>
    <Register start="+0x284" size="0" name="DFSDM_FLT3CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt enable" />
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt enable" />
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt enable" />
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt enable" />
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt enable" />
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt enable" />
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt enable" />
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel selection" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel selection" />
    </Register>
    <Register start="+0x288" size="0" name="DFSDM_FLT3ISR" access="ReadOnly" description="interrupt and status register" reset_value="0x00FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion flag" />
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion flag" />
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun flag" />
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun flag" />
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog" />
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress status" />
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress status" />
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector flag" />
    </Register>
    <Register start="+0x28C" size="0" name="DFSDM_FLT3ICR" access="Read/Write" description="interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun flag" />
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun flag" />
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence flag" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector flag" />
    </Register>
    <Register start="+0x290" size="0" name="DFSDM_FLT3JCHGR" access="Read/Write" description="injected channel group selection register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group selection" />
    </Register>
    <Register start="+0x294" size="0" name="DFSDM_FLT3FCR" access="Read/Write" description="filter control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging length)" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio (decimation rate)" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order" />
    </Register>
    <Register start="+0x298" size="0" name="DFSDM_FLT3JDATAR" access="ReadOnly" description="data register for injected group" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently converted" />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion data" />
    </Register>
    <Register start="+0x29C" size="0" name="DFSDM_FLT3RDATAR" access="ReadOnly" description="data register for the regular channel" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently converted" />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending data" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion data" />
    </Register>
    <Register start="+0x2A0" size="0" name="DFSDM_FLT3AWHTR" access="Read/Write" description="analog watchdog high threshold register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high threshold" />
    </Register>
    <Register start="+0x2A4" size="0" name="DFSDM_FLT3AWLTR" access="Read/Write" description="analog watchdog low threshold register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low threshold" />
    </Register>
    <Register start="+0x2A8" size="0" name="DFSDM_FLT3AWSR" access="ReadOnly" description="analog watchdog status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold flag" />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold flag" />
    </Register>
    <Register start="+0x2AC" size="0" name="DFSDM_FLT3AWCFR" access="Read/Write" description="analog watchdog clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold flag" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold flag" />
    </Register>
    <Register start="+0x2B0" size="0" name="DFSDM_FLT3EXMAX" access="ReadOnly" description="Extremes detector maximum register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data channel" />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum value" />
    </Register>
    <Register start="+0x2B4" size="0" name="DFSDM_FLT3EXMIN" access="ReadOnly" description="Extremes detector minimum register" reset_value="0x7FFFFF00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data channel" />
      <BitField start="8" size="24" name="EXMIN" description="EXMIN" />
    </Register>
    <Register start="+0x2B8" size="0" name="DFSDM_FLT3CNVTIMR" access="ReadOnly" description="conversion timer register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDM_CKIN" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA1" start="0x40020000" description="DMA controller">
    <Register start="+0x0" size="0" name="LISR" access="ReadOnly" description="low interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FEIF0" description="Stream x FIFO error interrupt flag (x=3..0)" />
      <BitField start="2" size="1" name="DMEIF0" description="Stream x direct mode error interrupt flag (x=3..0)" />
      <BitField start="3" size="1" name="TEIF0" description="Stream x transfer error interrupt flag (x=3..0)" />
      <BitField start="4" size="1" name="HTIF0" description="Stream x half transfer interrupt flag (x=3..0)" />
      <BitField start="5" size="1" name="TCIF0" description="Stream x transfer complete interrupt flag (x = 3..0)" />
      <BitField start="6" size="1" name="FEIF1" description="Stream x FIFO error interrupt flag (x=3..0)" />
      <BitField start="8" size="1" name="DMEIF1" description="Stream x direct mode error interrupt flag (x=3..0)" />
      <BitField start="9" size="1" name="TEIF1" description="Stream x transfer error interrupt flag (x=3..0)" />
      <BitField start="10" size="1" name="HTIF1" description="Stream x half transfer interrupt flag (x=3..0)" />
      <BitField start="11" size="1" name="TCIF1" description="Stream x transfer complete interrupt flag (x = 3..0)" />
      <BitField start="16" size="1" name="FEIF2" description="Stream x FIFO error interrupt flag (x=3..0)" />
      <BitField start="18" size="1" name="DMEIF2" description="Stream x direct mode error interrupt flag (x=3..0)" />
      <BitField start="19" size="1" name="TEIF2" description="Stream x transfer error interrupt flag (x=3..0)" />
      <BitField start="20" size="1" name="HTIF2" description="Stream x half transfer interrupt flag (x=3..0)" />
      <BitField start="21" size="1" name="TCIF2" description="Stream x transfer complete interrupt flag (x = 3..0)" />
      <BitField start="22" size="1" name="FEIF3" description="Stream x FIFO error interrupt flag (x=3..0)" />
      <BitField start="24" size="1" name="DMEIF3" description="Stream x direct mode error interrupt flag (x=3..0)" />
      <BitField start="25" size="1" name="TEIF3" description="Stream x transfer error interrupt flag (x=3..0)" />
      <BitField start="26" size="1" name="HTIF3" description="Stream x half transfer interrupt flag (x=3..0)" />
      <BitField start="27" size="1" name="TCIF3" description="Stream x transfer complete interrupt flag (x = 3..0)" />
    </Register>
    <Register start="+0x4" size="0" name="HISR" access="ReadOnly" description="high interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FEIF4" description="Stream x FIFO error interrupt flag (x=7..4)" />
      <BitField start="2" size="1" name="DMEIF4" description="Stream x direct mode error interrupt flag (x=7..4)" />
      <BitField start="3" size="1" name="TEIF4" description="Stream x transfer error interrupt flag (x=7..4)" />
      <BitField start="4" size="1" name="HTIF4" description="Stream x half transfer interrupt flag (x=7..4)" />
      <BitField start="5" size="1" name="TCIF4" description="Stream x transfer complete interrupt flag (x=7..4)" />
      <BitField start="6" size="1" name="FEIF5" description="Stream x FIFO error interrupt flag (x=7..4)" />
      <BitField start="8" size="1" name="DMEIF5" description="Stream x direct mode error interrupt flag (x=7..4)" />
      <BitField start="9" size="1" name="TEIF5" description="Stream x transfer error interrupt flag (x=7..4)" />
      <BitField start="10" size="1" name="HTIF5" description="Stream x half transfer interrupt flag (x=7..4)" />
      <BitField start="11" size="1" name="TCIF5" description="Stream x transfer complete interrupt flag (x=7..4)" />
      <BitField start="16" size="1" name="FEIF6" description="Stream x FIFO error interrupt flag (x=7..4)" />
      <BitField start="18" size="1" name="DMEIF6" description="Stream x direct mode error interrupt flag (x=7..4)" />
      <BitField start="19" size="1" name="TEIF6" description="Stream x transfer error interrupt flag (x=7..4)" />
      <BitField start="20" size="1" name="HTIF6" description="Stream x half transfer interrupt flag (x=7..4)" />
      <BitField start="21" size="1" name="TCIF6" description="Stream x transfer complete interrupt flag (x=7..4)" />
      <BitField start="22" size="1" name="FEIF7" description="Stream x FIFO error interrupt flag (x=7..4)" />
      <BitField start="24" size="1" name="DMEIF7" description="Stream x direct mode error interrupt flag (x=7..4)" />
      <BitField start="25" size="1" name="TEIF7" description="Stream x transfer error interrupt flag (x=7..4)" />
      <BitField start="26" size="1" name="HTIF7" description="Stream x half transfer interrupt flag (x=7..4)" />
      <BitField start="27" size="1" name="TCIF7" description="Stream x transfer complete interrupt flag (x=7..4)" />
    </Register>
    <Register start="+0x8" size="0" name="LIFCR" access="Read/Write" description="low interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CFEIF0" description="Stream x clear FIFO error interrupt flag (x = 3..0)" />
      <BitField start="2" size="1" name="CDMEIF0" description="Stream x clear direct mode error interrupt flag (x = 3..0)" />
      <BitField start="3" size="1" name="CTEIF0" description="Stream x clear transfer error interrupt flag (x = 3..0)" />
      <BitField start="4" size="1" name="CHTIF0" description="Stream x clear half transfer interrupt flag (x = 3..0)" />
      <BitField start="5" size="1" name="CTCIF0" description="Stream x clear transfer complete interrupt flag (x = 3..0)" />
      <BitField start="6" size="1" name="CFEIF1" description="Stream x clear FIFO error interrupt flag (x = 3..0)" />
      <BitField start="8" size="1" name="CDMEIF1" description="Stream x clear direct mode error interrupt flag (x = 3..0)" />
      <BitField start="9" size="1" name="CTEIF1" description="Stream x clear transfer error interrupt flag (x = 3..0)" />
      <BitField start="10" size="1" name="CHTIF1" description="Stream x clear half transfer interrupt flag (x = 3..0)" />
      <BitField start="11" size="1" name="CTCIF1" description="Stream x clear transfer complete interrupt flag (x = 3..0)" />
      <BitField start="16" size="1" name="CFEIF2" description="Stream x clear FIFO error interrupt flag (x = 3..0)" />
      <BitField start="18" size="1" name="CDMEIF2" description="Stream x clear direct mode error interrupt flag (x = 3..0)" />
      <BitField start="19" size="1" name="CTEIF2" description="Stream x clear transfer error interrupt flag (x = 3..0)" />
      <BitField start="20" size="1" name="CHTIF2" description="Stream x clear half transfer interrupt flag (x = 3..0)" />
      <BitField start="21" size="1" name="CTCIF2" description="Stream x clear transfer complete interrupt flag (x = 3..0)" />
      <BitField start="22" size="1" name="CFEIF3" description="Stream x clear FIFO error interrupt flag (x = 3..0)" />
      <BitField start="24" size="1" name="CDMEIF3" description="Stream x clear direct mode error interrupt flag (x = 3..0)" />
      <BitField start="25" size="1" name="CTEIF3" description="Stream x clear transfer error interrupt flag (x = 3..0)" />
      <BitField start="26" size="1" name="CHTIF3" description="Stream x clear half transfer interrupt flag (x = 3..0)" />
      <BitField start="27" size="1" name="CTCIF3" description="Stream x clear transfer complete interrupt flag (x = 3..0)" />
    </Register>
    <Register start="+0xC" size="0" name="HIFCR" access="Read/Write" description="high interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CFEIF4" description="Stream x clear FIFO error interrupt flag (x = 7..4)" />
      <BitField start="2" size="1" name="CDMEIF4" description="Stream x clear direct mode error interrupt flag (x = 7..4)" />
      <BitField start="3" size="1" name="CTEIF4" description="Stream x clear transfer error interrupt flag (x = 7..4)" />
      <BitField start="4" size="1" name="CHTIF4" description="Stream x clear half transfer interrupt flag (x = 7..4)" />
      <BitField start="5" size="1" name="CTCIF4" description="Stream x clear transfer complete interrupt flag (x = 7..4)" />
      <BitField start="6" size="1" name="CFEIF5" description="Stream x clear FIFO error interrupt flag (x = 7..4)" />
      <BitField start="8" size="1" name="CDMEIF5" description="Stream x clear direct mode error interrupt flag (x = 7..4)" />
      <BitField start="9" size="1" name="CTEIF5" description="Stream x clear transfer error interrupt flag (x = 7..4)" />
      <BitField start="10" size="1" name="CHTIF5" description="Stream x clear half transfer interrupt flag (x = 7..4)" />
      <BitField start="11" size="1" name="CTCIF5" description="Stream x clear transfer complete interrupt flag (x = 7..4)" />
      <BitField start="16" size="1" name="CFEIF6" description="Stream x clear FIFO error interrupt flag (x = 7..4)" />
      <BitField start="18" size="1" name="CDMEIF6" description="Stream x clear direct mode error interrupt flag (x = 7..4)" />
      <BitField start="19" size="1" name="CTEIF6" description="Stream x clear transfer error interrupt flag (x = 7..4)" />
      <BitField start="20" size="1" name="CHTIF6" description="Stream x clear half transfer interrupt flag (x = 7..4)" />
      <BitField start="21" size="1" name="CTCIF6" description="Stream x clear transfer complete interrupt flag (x = 7..4)" />
      <BitField start="22" size="1" name="CFEIF7" description="Stream x clear FIFO error interrupt flag (x = 7..4)" />
      <BitField start="24" size="1" name="CDMEIF7" description="Stream x clear direct mode error interrupt flag (x = 7..4)" />
      <BitField start="25" size="1" name="CTEIF7" description="Stream x clear transfer error interrupt flag (x = 7..4)" />
      <BitField start="26" size="1" name="CHTIF7" description="Stream x clear half transfer interrupt flag (x = 7..4)" />
      <BitField start="27" size="1" name="CTCIF7" description="Stream x clear transfer complete interrupt flag (x = 7..4)" />
    </Register>
    <Register start="+0x10" size="0" name="S0CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x14" size="0" name="S0NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x18" size="0" name="S0PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x1C" size="0" name="S0M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x20" size="0" name="S0M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x24" size="0" name="S0FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0x28" size="0" name="S1CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x2C" size="0" name="S1NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x30" size="0" name="S1PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x34" size="0" name="S1M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x38" size="0" name="S1M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x3C" size="0" name="S1FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0x40" size="0" name="S2CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x44" size="0" name="S2NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x48" size="0" name="S2PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x4C" size="0" name="S2M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x50" size="0" name="S2M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x54" size="0" name="S2FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0x58" size="0" name="S3CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x5C" size="0" name="S3NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x60" size="0" name="S3PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x64" size="0" name="S3M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x68" size="0" name="S3M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x6C" size="0" name="S3FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0x70" size="0" name="S4CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x74" size="0" name="S4NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x78" size="0" name="S4PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x7C" size="0" name="S4M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x80" size="0" name="S4M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x84" size="0" name="S4FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0x88" size="0" name="S5CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x8C" size="0" name="S5NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x90" size="0" name="S5PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x94" size="0" name="S5M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x98" size="0" name="S5M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x9C" size="0" name="S5FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0xA0" size="0" name="S6CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0xA4" size="0" name="S6NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0xA8" size="0" name="S6PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0xAC" size="0" name="S6M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0xB0" size="0" name="S6M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0xB4" size="0" name="S6FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0xB8" size="0" name="S7CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0xBC" size="0" name="S7NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0xC0" size="0" name="S7PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0xC4" size="0" name="S7M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0xC8" size="0" name="S7M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0xCC" size="0" name="S7FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA2" start="0x40020400" description="DMA controller">
    <Register start="+0x0" size="0" name="LISR" access="ReadOnly" description="low interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FEIF0" description="Stream x FIFO error interrupt flag (x=3..0)" />
      <BitField start="2" size="1" name="DMEIF0" description="Stream x direct mode error interrupt flag (x=3..0)" />
      <BitField start="3" size="1" name="TEIF0" description="Stream x transfer error interrupt flag (x=3..0)" />
      <BitField start="4" size="1" name="HTIF0" description="Stream x half transfer interrupt flag (x=3..0)" />
      <BitField start="5" size="1" name="TCIF0" description="Stream x transfer complete interrupt flag (x = 3..0)" />
      <BitField start="6" size="1" name="FEIF1" description="Stream x FIFO error interrupt flag (x=3..0)" />
      <BitField start="8" size="1" name="DMEIF1" description="Stream x direct mode error interrupt flag (x=3..0)" />
      <BitField start="9" size="1" name="TEIF1" description="Stream x transfer error interrupt flag (x=3..0)" />
      <BitField start="10" size="1" name="HTIF1" description="Stream x half transfer interrupt flag (x=3..0)" />
      <BitField start="11" size="1" name="TCIF1" description="Stream x transfer complete interrupt flag (x = 3..0)" />
      <BitField start="16" size="1" name="FEIF2" description="Stream x FIFO error interrupt flag (x=3..0)" />
      <BitField start="18" size="1" name="DMEIF2" description="Stream x direct mode error interrupt flag (x=3..0)" />
      <BitField start="19" size="1" name="TEIF2" description="Stream x transfer error interrupt flag (x=3..0)" />
      <BitField start="20" size="1" name="HTIF2" description="Stream x half transfer interrupt flag (x=3..0)" />
      <BitField start="21" size="1" name="TCIF2" description="Stream x transfer complete interrupt flag (x = 3..0)" />
      <BitField start="22" size="1" name="FEIF3" description="Stream x FIFO error interrupt flag (x=3..0)" />
      <BitField start="24" size="1" name="DMEIF3" description="Stream x direct mode error interrupt flag (x=3..0)" />
      <BitField start="25" size="1" name="TEIF3" description="Stream x transfer error interrupt flag (x=3..0)" />
      <BitField start="26" size="1" name="HTIF3" description="Stream x half transfer interrupt flag (x=3..0)" />
      <BitField start="27" size="1" name="TCIF3" description="Stream x transfer complete interrupt flag (x = 3..0)" />
    </Register>
    <Register start="+0x4" size="0" name="HISR" access="ReadOnly" description="high interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FEIF4" description="Stream x FIFO error interrupt flag (x=7..4)" />
      <BitField start="2" size="1" name="DMEIF4" description="Stream x direct mode error interrupt flag (x=7..4)" />
      <BitField start="3" size="1" name="TEIF4" description="Stream x transfer error interrupt flag (x=7..4)" />
      <BitField start="4" size="1" name="HTIF4" description="Stream x half transfer interrupt flag (x=7..4)" />
      <BitField start="5" size="1" name="TCIF4" description="Stream x transfer complete interrupt flag (x=7..4)" />
      <BitField start="6" size="1" name="FEIF5" description="Stream x FIFO error interrupt flag (x=7..4)" />
      <BitField start="8" size="1" name="DMEIF5" description="Stream x direct mode error interrupt flag (x=7..4)" />
      <BitField start="9" size="1" name="TEIF5" description="Stream x transfer error interrupt flag (x=7..4)" />
      <BitField start="10" size="1" name="HTIF5" description="Stream x half transfer interrupt flag (x=7..4)" />
      <BitField start="11" size="1" name="TCIF5" description="Stream x transfer complete interrupt flag (x=7..4)" />
      <BitField start="16" size="1" name="FEIF6" description="Stream x FIFO error interrupt flag (x=7..4)" />
      <BitField start="18" size="1" name="DMEIF6" description="Stream x direct mode error interrupt flag (x=7..4)" />
      <BitField start="19" size="1" name="TEIF6" description="Stream x transfer error interrupt flag (x=7..4)" />
      <BitField start="20" size="1" name="HTIF6" description="Stream x half transfer interrupt flag (x=7..4)" />
      <BitField start="21" size="1" name="TCIF6" description="Stream x transfer complete interrupt flag (x=7..4)" />
      <BitField start="22" size="1" name="FEIF7" description="Stream x FIFO error interrupt flag (x=7..4)" />
      <BitField start="24" size="1" name="DMEIF7" description="Stream x direct mode error interrupt flag (x=7..4)" />
      <BitField start="25" size="1" name="TEIF7" description="Stream x transfer error interrupt flag (x=7..4)" />
      <BitField start="26" size="1" name="HTIF7" description="Stream x half transfer interrupt flag (x=7..4)" />
      <BitField start="27" size="1" name="TCIF7" description="Stream x transfer complete interrupt flag (x=7..4)" />
    </Register>
    <Register start="+0x8" size="0" name="LIFCR" access="Read/Write" description="low interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CFEIF0" description="Stream x clear FIFO error interrupt flag (x = 3..0)" />
      <BitField start="2" size="1" name="CDMEIF0" description="Stream x clear direct mode error interrupt flag (x = 3..0)" />
      <BitField start="3" size="1" name="CTEIF0" description="Stream x clear transfer error interrupt flag (x = 3..0)" />
      <BitField start="4" size="1" name="CHTIF0" description="Stream x clear half transfer interrupt flag (x = 3..0)" />
      <BitField start="5" size="1" name="CTCIF0" description="Stream x clear transfer complete interrupt flag (x = 3..0)" />
      <BitField start="6" size="1" name="CFEIF1" description="Stream x clear FIFO error interrupt flag (x = 3..0)" />
      <BitField start="8" size="1" name="CDMEIF1" description="Stream x clear direct mode error interrupt flag (x = 3..0)" />
      <BitField start="9" size="1" name="CTEIF1" description="Stream x clear transfer error interrupt flag (x = 3..0)" />
      <BitField start="10" size="1" name="CHTIF1" description="Stream x clear half transfer interrupt flag (x = 3..0)" />
      <BitField start="11" size="1" name="CTCIF1" description="Stream x clear transfer complete interrupt flag (x = 3..0)" />
      <BitField start="16" size="1" name="CFEIF2" description="Stream x clear FIFO error interrupt flag (x = 3..0)" />
      <BitField start="18" size="1" name="CDMEIF2" description="Stream x clear direct mode error interrupt flag (x = 3..0)" />
      <BitField start="19" size="1" name="CTEIF2" description="Stream x clear transfer error interrupt flag (x = 3..0)" />
      <BitField start="20" size="1" name="CHTIF2" description="Stream x clear half transfer interrupt flag (x = 3..0)" />
      <BitField start="21" size="1" name="CTCIF2" description="Stream x clear transfer complete interrupt flag (x = 3..0)" />
      <BitField start="22" size="1" name="CFEIF3" description="Stream x clear FIFO error interrupt flag (x = 3..0)" />
      <BitField start="24" size="1" name="CDMEIF3" description="Stream x clear direct mode error interrupt flag (x = 3..0)" />
      <BitField start="25" size="1" name="CTEIF3" description="Stream x clear transfer error interrupt flag (x = 3..0)" />
      <BitField start="26" size="1" name="CHTIF3" description="Stream x clear half transfer interrupt flag (x = 3..0)" />
      <BitField start="27" size="1" name="CTCIF3" description="Stream x clear transfer complete interrupt flag (x = 3..0)" />
    </Register>
    <Register start="+0xC" size="0" name="HIFCR" access="Read/Write" description="high interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CFEIF4" description="Stream x clear FIFO error interrupt flag (x = 7..4)" />
      <BitField start="2" size="1" name="CDMEIF4" description="Stream x clear direct mode error interrupt flag (x = 7..4)" />
      <BitField start="3" size="1" name="CTEIF4" description="Stream x clear transfer error interrupt flag (x = 7..4)" />
      <BitField start="4" size="1" name="CHTIF4" description="Stream x clear half transfer interrupt flag (x = 7..4)" />
      <BitField start="5" size="1" name="CTCIF4" description="Stream x clear transfer complete interrupt flag (x = 7..4)" />
      <BitField start="6" size="1" name="CFEIF5" description="Stream x clear FIFO error interrupt flag (x = 7..4)" />
      <BitField start="8" size="1" name="CDMEIF5" description="Stream x clear direct mode error interrupt flag (x = 7..4)" />
      <BitField start="9" size="1" name="CTEIF5" description="Stream x clear transfer error interrupt flag (x = 7..4)" />
      <BitField start="10" size="1" name="CHTIF5" description="Stream x clear half transfer interrupt flag (x = 7..4)" />
      <BitField start="11" size="1" name="CTCIF5" description="Stream x clear transfer complete interrupt flag (x = 7..4)" />
      <BitField start="16" size="1" name="CFEIF6" description="Stream x clear FIFO error interrupt flag (x = 7..4)" />
      <BitField start="18" size="1" name="CDMEIF6" description="Stream x clear direct mode error interrupt flag (x = 7..4)" />
      <BitField start="19" size="1" name="CTEIF6" description="Stream x clear transfer error interrupt flag (x = 7..4)" />
      <BitField start="20" size="1" name="CHTIF6" description="Stream x clear half transfer interrupt flag (x = 7..4)" />
      <BitField start="21" size="1" name="CTCIF6" description="Stream x clear transfer complete interrupt flag (x = 7..4)" />
      <BitField start="22" size="1" name="CFEIF7" description="Stream x clear FIFO error interrupt flag (x = 7..4)" />
      <BitField start="24" size="1" name="CDMEIF7" description="Stream x clear direct mode error interrupt flag (x = 7..4)" />
      <BitField start="25" size="1" name="CTEIF7" description="Stream x clear transfer error interrupt flag (x = 7..4)" />
      <BitField start="26" size="1" name="CHTIF7" description="Stream x clear half transfer interrupt flag (x = 7..4)" />
      <BitField start="27" size="1" name="CTCIF7" description="Stream x clear transfer complete interrupt flag (x = 7..4)" />
    </Register>
    <Register start="+0x10" size="0" name="S0CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x14" size="0" name="S0NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x18" size="0" name="S0PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x1C" size="0" name="S0M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x20" size="0" name="S0M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x24" size="0" name="S0FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0x28" size="0" name="S1CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x2C" size="0" name="S1NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x30" size="0" name="S1PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x34" size="0" name="S1M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x38" size="0" name="S1M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x3C" size="0" name="S1FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0x40" size="0" name="S2CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x44" size="0" name="S2NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x48" size="0" name="S2PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x4C" size="0" name="S2M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x50" size="0" name="S2M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x54" size="0" name="S2FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0x58" size="0" name="S3CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x5C" size="0" name="S3NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x60" size="0" name="S3PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x64" size="0" name="S3M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x68" size="0" name="S3M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x6C" size="0" name="S3FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0x70" size="0" name="S4CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x74" size="0" name="S4NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x78" size="0" name="S4PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x7C" size="0" name="S4M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x80" size="0" name="S4M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x84" size="0" name="S4FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0x88" size="0" name="S5CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0x8C" size="0" name="S5NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0x90" size="0" name="S5PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x94" size="0" name="S5M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x98" size="0" name="S5M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0x9C" size="0" name="S5FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0xA0" size="0" name="S6CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0xA4" size="0" name="S6NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0xA8" size="0" name="S6PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0xAC" size="0" name="S6M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0xB0" size="0" name="S6M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0xB4" size="0" name="S6FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
    <Register start="+0xB8" size="0" name="S7CR" access="Read/Write" description="stream x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when read low" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt enable" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset size" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer mode)" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer configuration" />
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer configuration" />
    </Register>
    <Register start="+0xBC" size="0" name="S7NDTR" access="Read/Write" description="stream x number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to transfer" />
    </Register>
    <Register start="+0xC0" size="0" name="S7PAR" access="Read/Write" description="stream x peripheral address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0xC4" size="0" name="S7M0AR" access="Read/Write" description="stream x memory 0 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0xC8" size="0" name="S7M1AR" access="Read/Write" description="stream x memory 1 address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double buffer mode)" />
    </Register>
    <Register start="+0xCC" size="0" name="S7FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA2D" start="0x52001000" description="DMA2D">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="DMA2D control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="START" description="Start This bit can be used to launch the DMA2D according to the parameters loaded in the various configuration registers" />
      <BitField start="1" size="1" name="SUSP" description="Suspend This bit can be used to suspend the current transfer. This bit is set and reset by software. It is automatically reset by hardware when the START bit is reset." />
      <BitField start="2" size="1" name="ABORT" description="Abort This bit can be used to abort the current transfer. This bit is set by software and is automatically reset by hardware when the START bit is reset." />
      <BitField start="8" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="9" size="1" name="TCIE" description="Transfer complete interrupt enable This bit is set and cleared by software." />
      <BitField start="10" size="1" name="TWIE" description="Transfer watermark interrupt enable This bit is set and cleared by software." />
      <BitField start="11" size="1" name="CAEIE" description="CLUT access error interrupt enable This bit is set and cleared by software." />
      <BitField start="12" size="1" name="CTCIE" description="CLUT transfer complete interrupt enable This bit is set and cleared by software." />
      <BitField start="13" size="1" name="CEIE" description="Configuration Error Interrupt Enable This bit is set and cleared by software." />
      <BitField start="16" size="2" name="MODE" description="DMA2D mode This bit is set and cleared by software. It cannot be modified while a transfer is ongoing." />
    </Register>
    <Register start="+0x4" size="0" name="ISR" access="ReadOnly" description="DMA2D Interrupt Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF" description="Transfer error interrupt flag This bit is set when an error occurs during a DMA transfer (data transfer or automatic CLUT loading)." />
      <BitField start="1" size="1" name="TCIF" description="Transfer complete interrupt flag This bit is set when a DMA2D transfer operation is complete (data transfer only)." />
      <BitField start="2" size="1" name="TWIF" description="Transfer watermark interrupt flag This bit is set when the last pixel of the watermarked line has been transferred." />
      <BitField start="3" size="1" name="CAEIF" description="CLUT access error interrupt flag This bit is set when the CPU accesses the CLUT while the CLUT is being automatically copied from a system memory to the internal DMA2D." />
      <BitField start="4" size="1" name="CTCIF" description="CLUT transfer complete interrupt flag This bit is set when the CLUT copy from a system memory area to the internal DMA2D memory is complete." />
      <BitField start="5" size="1" name="CEIF" description="Configuration error interrupt flag This bit is set when the START bit of DMA2D_CR, DMA2DFGPFCCR or DMA2D_BGPFCCR is set and a wrong configuration has been programmed." />
    </Register>
    <Register start="+0x8" size="0" name="IFCR" access="Read/Write" description="DMA2D interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF" description="Clear Transfer error interrupt flag Programming this bit to 1 clears the TEIF flag in the DMA2D_ISR register" />
      <BitField start="1" size="1" name="CTCIF" description="Clear transfer complete interrupt flag Programming this bit to 1 clears the TCIF flag in the DMA2D_ISR register" />
      <BitField start="2" size="1" name="CTWIF" description="Clear transfer watermark interrupt flag Programming this bit to 1 clears the TWIF flag in the DMA2D_ISR register" />
      <BitField start="3" size="1" name="CAECIF" description="Clear CLUT access error interrupt flag Programming this bit to 1 clears the CAEIF flag in the DMA2D_ISR register" />
      <BitField start="4" size="1" name="CCTCIF" description="Clear CLUT transfer complete interrupt flag Programming this bit to 1 clears the CTCIF flag in the DMA2D_ISR register" />
      <BitField start="5" size="1" name="CCEIF" description="Clear configuration error interrupt flag Programming this bit to 1 clears the CEIF flag in the DMA2D_ISR register" />
    </Register>
    <Register start="+0xC" size="0" name="FGMAR" access="Read/Write" description="DMA2D foreground memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Address of the data used for the foreground image. This register can only be written when data transfers are disabled. Once the data transfer has started, this register is read-only. The address alignment must match the image format selected e.g. a 32-bit per pixel format must be 32-bit aligned, a 16-bit per pixel format must be 16-bit aligned and a 4-bit per pixel format must be 8-bit aligned." />
    </Register>
    <Register start="+0x10" size="0" name="FGOR" access="Read/Write" description="DMA2D foreground offset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="LO" description="Line offset Line offset used for the foreground expressed in pixel. This value is used to generate the address. It is added at the end of each line to determine the starting address of the next line. These bits can only be written when data transfers are disabled. Once a data transfer has started, they become read-only. If the image format is 4-bit per pixel, the line offset must be even." />
    </Register>
    <Register start="+0x14" size="0" name="BGMAR" access="Read/Write" description="DMA2D background memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Address of the data used for the background image. This register can only be written when data transfers are disabled. Once a data transfer has started, this register is read-only. The address alignment must match the image format selected e.g. a 32-bit per pixel format must be 32-bit aligned, a 16-bit per pixel format must be 16-bit aligned and a 4-bit per pixel format must be 8-bit aligned." />
    </Register>
    <Register start="+0x18" size="0" name="BGOR" access="Read/Write" description="DMA2D background offset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="LO" description="Line offset Line offset used for the background image (expressed in pixel). This value is used for the address generation. It is added at the end of each line to determine the starting address of the next line. These bits can only be written when data transfers are disabled. Once data transfer has started, they become read-only. If the image format is 4-bit per pixel, the line offset must be even." />
    </Register>
    <Register start="+0x1C" size="0" name="FGPFCCR" access="Read/Write" description="DMA2D foreground PFC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CM" description="Color mode These bits defines the color format of the foreground image. They can only be written when data transfers are disabled. Once the transfer has started, they are read-only. others: meaningless" />
      <BitField start="4" size="1" name="CCM" description="CLUT color mode This bit defines the color format of the CLUT. It can only be written when the transfer is disabled. Once the CLUT transfer has started, this bit is read-only." />
      <BitField start="5" size="1" name="START" description="Start This bit can be set to start the automatic loading of the CLUT. It is automatically reset: ** at the end of the transfer ** when the transfer is aborted by the user application by setting the ABORT bit in DMA2D_CR ** when a transfer error occurs ** when the transfer has not started due to a configuration error or another transfer operation already ongoing (data transfer or automatic background CLUT transfer)." />
      <BitField start="8" size="8" name="CS" description="CLUT size These bits define the size of the CLUT used for the foreground image. Once the CLUT transfer has started, this field is read-only. The number of CLUT entries is equal to CS[7:0] + 1." />
      <BitField start="16" size="2" name="AM" description="Alpha mode These bits select the alpha channel value to be used for the foreground image. They can only be written data the transfer are disabled. Once the transfer has started, they become read-only. other configurations are meaningless" />
      <BitField start="18" size="2" name="CSS" description="Chroma Sub-Sampling These bits define the chroma sub-sampling mode for YCbCr color mode. Once the transfer has started, these bits are read-only. others: meaningless" />
      <BitField start="20" size="1" name="AI" description="Alpha Inverted This bit inverts the alpha value. Once the transfer has started, this bit is read-only." />
      <BitField start="21" size="1" name="RBS" description="Red Blue Swap This bit allows to swap the R &amp;amp; B to support BGR or ABGR color formats. Once the transfer has started, this bit is read-only." />
      <BitField start="24" size="8" name="ALPHA" description="Alpha value These bits define a fixed alpha channel value which can replace the original alpha value or be multiplied by the original alpha value according to the alpha mode selected through the AM[1:0] bits. These bits can only be written when data transfers are disabled. Once a transfer has started, they become read-only." />
    </Register>
    <Register start="+0x20" size="0" name="FGCOLR" access="Read/Write" description="DMA2D foreground color register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BLUE" description="Blue Value These bits defines the blue value for the A4 or A8 mode of the foreground image. They can only be written when data transfers are disabled. Once the transfer has started, They are read-only." />
      <BitField start="8" size="8" name="GREEN" description="Green Value These bits defines the green value for the A4 or A8 mode of the foreground image. They can only be written when data transfers are disabled. Once the transfer has started, They are read-only." />
      <BitField start="16" size="8" name="RED" description="Red Value These bits defines the red value for the A4 or A8 mode of the foreground image. They can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
    </Register>
    <Register start="+0x24" size="0" name="BGPFCCR" access="Read/Write" description="DMA2D background PFC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CM" description="Color mode These bits define the color format of the foreground image. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only. others: meaningless" />
      <BitField start="4" size="1" name="CCM" description="CLUT Color mode These bits define the color format of the CLUT. This register can only be written when the transfer is disabled. Once the CLUT transfer has started, this bit is read-only." />
      <BitField start="5" size="1" name="START" description="Start This bit is set to start the automatic loading of the CLUT. This bit is automatically reset: ** at the end of the transfer ** when the transfer is aborted by the user application by setting the ABORT bit in the DMA2D_CR ** when a transfer error occurs ** when the transfer has not started due to a configuration error or another transfer operation already on going (data transfer or automatic BackGround CLUT transfer)." />
      <BitField start="8" size="8" name="CS" description="CLUT size These bits define the size of the CLUT used for the BG. Once the CLUT transfer has started, this field is read-only. The number of CLUT entries is equal to CS[7:0] + 1." />
      <BitField start="16" size="2" name="AM" description="Alpha mode These bits define which alpha channel value to be used for the background image. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only. others: meaningless" />
      <BitField start="20" size="1" name="AI" description="Alpha Inverted This bit inverts the alpha value. Once the transfer has started, this bit is read-only." />
      <BitField start="21" size="1" name="RBS" description="Red Blue Swap This bit allows to swap the R &amp;amp; B to support BGR or ABGR color formats. Once the transfer has started, this bit is read-only." />
      <BitField start="24" size="8" name="ALPHA" description="Alpha value These bits define a fixed alpha channel value which can replace the original alpha value or be multiplied with the original alpha value according to the alpha mode selected with bits AM[1: 0]. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
    </Register>
    <Register start="+0x28" size="0" name="BGCOLR" access="Read/Write" description="DMA2D background color register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BLUE" description="Blue Value These bits define the blue value for the A4 or A8 mode of the background. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
      <BitField start="8" size="8" name="GREEN" description="Green Value These bits define the green value for the A4 or A8 mode of the background. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
      <BitField start="16" size="8" name="RED" description="Red Value These bits define the red value for the A4 or A8 mode of the background. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
    </Register>
    <Register start="+0x2C" size="0" name="FGCMAR" access="Read/Write" description="DMA2D foreground CLUT memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory Address Address of the data used for the CLUT address dedicated to the foreground image. This register can only be written when no transfer is ongoing. Once the CLUT transfer has started, this register is read-only. If the foreground CLUT format is 32-bit, the address must be 32-bit aligned." />
    </Register>
    <Register start="+0x30" size="0" name="BGCMAR" access="Read/Write" description="DMA2D background CLUT memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Address of the data used for the CLUT address dedicated to the background image. This register can only be written when no transfer is on going. Once the CLUT transfer has started, this register is read-only. If the background CLUT format is 32-bit, the address must be 32-bit aligned." />
    </Register>
    <Register start="+0x34" size="0" name="OPFCCR" access="Read/Write" description="DMA2D output PFC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="CM" description="Color mode These bits define the color format of the output image. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only. others: meaningless" />
      <BitField start="20" size="1" name="AI" description="Alpha Inverted This bit inverts the alpha value. Once the transfer has started, this bit is read-only." />
      <BitField start="21" size="1" name="RBS" description="Red Blue Swap This bit allows to swap the R &amp;amp; B to support BGR or ABGR color formats. Once the transfer has started, this bit is read-only." />
    </Register>
    <Register start="+0x38" size="0" name="OCOLR" access="Read/Write" description="DMA2D output color register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BLUE" description="Blue Value These bits define the blue value of the output image. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
      <BitField start="8" size="8" name="GREEN" description="Green Value These bits define the green value of the output image. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
      <BitField start="16" size="8" name="RED" description="Red Value These bits define the red value of the output image. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
      <BitField start="24" size="8" name="ALPHA" description="Alpha Channel Value These bits define the alpha channel of the output color. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
    </Register>
    <Register start="+0x3C" size="0" name="OMAR" access="Read/Write" description="DMA2D output memory address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory Address Address of the data used for the output FIFO. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only. The address alignment must match the image format selected e.g. a 32-bit per pixel format must be 32-bit aligned and a 16-bit per pixel format must be 16-bit aligned." />
    </Register>
    <Register start="+0x40" size="0" name="OOR" access="Read/Write" description="DMA2D output offset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="LO" description="Line Offset Line offset used for the output (expressed in pixels). This value is used for the address generation. It is added at the end of each line to determine the starting address of the next line. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
    </Register>
    <Register start="+0x44" size="0" name="NLR" access="Read/Write" description="DMA2D number of line register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NL" description="Number of lines Number of lines of the area to be transferred. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
      <BitField start="16" size="14" name="PL" description="Pixel per lines Number of pixels per lines of the area to be transferred. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only. If any of the input image format is 4-bit per pixel, pixel per lines must be even." />
    </Register>
    <Register start="+0x48" size="0" name="LWR" access="Read/Write" description="DMA2D line watermark register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LW" description="Line watermark These bits allow to configure the line watermark for interrupt generation. An interrupt is raised when the last pixel of the watermarked line has been transferred. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only." />
    </Register>
    <Register start="+0x4C" size="0" name="AMTCR" access="Read/Write" description="DMA2D AXI master timer configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Enable Enables the dead time functionality." />
      <BitField start="8" size="8" name="DT" description="Dead Time Dead time value in the AXI clock cycle inserted between two consecutive accesses on the AXI master port. These bits represent the minimum guaranteed number of cycles between two consecutive AXI accesses." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX1" start="0x40020800" description="DMAMUX">
    <Register start="+0x0" size="0" name="DMAMUX_C0CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DMAREQ_ID" description="DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources." />
      <BitField start="8" size="1" name="SOIE" description="Synchronization overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="EGE" description="Event generation enable">
        <Enum name="B_0x0" start="0x0" description="Event generation disabled" />
        <Enum name="B_0x1" start="0x1" description="Event generation enabled" />
      </BitField>
      <BitField start="16" size="1" name="SE" description="Synchronization enable">
        <Enum name="B_0x0" start="0x0" description="Synchronization disabled" />
        <Enum name="B_0x1" start="0x1" description="Synchronization enabled" />
      </BitField>
      <BitField start="17" size="2" name="SPOL" description="Synchronization polarity Defines the edge polarity of the selected synchronization input:">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no synchronization nor detection." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low." />
      <BitField start="24" size="3" name="SYNC_ID" description="Synchronization identification Selects the synchronization input (see inputs to resources)." />
    </Register>
    <Register start="+0x4" size="0" name="DMAMUX_C1CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DMAREQ_ID" description="DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources." />
      <BitField start="8" size="1" name="SOIE" description="Synchronization overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="EGE" description="Event generation enable">
        <Enum name="B_0x0" start="0x0" description="Event generation disabled" />
        <Enum name="B_0x1" start="0x1" description="Event generation enabled" />
      </BitField>
      <BitField start="16" size="1" name="SE" description="Synchronization enable">
        <Enum name="B_0x0" start="0x0" description="Synchronization disabled" />
        <Enum name="B_0x1" start="0x1" description="Synchronization enabled" />
      </BitField>
      <BitField start="17" size="2" name="SPOL" description="Synchronization polarity Defines the edge polarity of the selected synchronization input:">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no synchronization nor detection." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low." />
      <BitField start="24" size="3" name="SYNC_ID" description="Synchronization identification Selects the synchronization input (see inputs to resources)." />
    </Register>
    <Register start="+0x8" size="0" name="DMAMUX_C2CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DMAREQ_ID" description="DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources." />
      <BitField start="8" size="1" name="SOIE" description="Synchronization overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="EGE" description="Event generation enable">
        <Enum name="B_0x0" start="0x0" description="Event generation disabled" />
        <Enum name="B_0x1" start="0x1" description="Event generation enabled" />
      </BitField>
      <BitField start="16" size="1" name="SE" description="Synchronization enable">
        <Enum name="B_0x0" start="0x0" description="Synchronization disabled" />
        <Enum name="B_0x1" start="0x1" description="Synchronization enabled" />
      </BitField>
      <BitField start="17" size="2" name="SPOL" description="Synchronization polarity Defines the edge polarity of the selected synchronization input:">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no synchronization nor detection." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low." />
      <BitField start="24" size="3" name="SYNC_ID" description="Synchronization identification Selects the synchronization input (see inputs to resources)." />
    </Register>
    <Register start="+0xC" size="0" name="DMAMUX_C3CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DMAREQ_ID" description="DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources." />
      <BitField start="8" size="1" name="SOIE" description="Synchronization overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="EGE" description="Event generation enable">
        <Enum name="B_0x0" start="0x0" description="Event generation disabled" />
        <Enum name="B_0x1" start="0x1" description="Event generation enabled" />
      </BitField>
      <BitField start="16" size="1" name="SE" description="Synchronization enable">
        <Enum name="B_0x0" start="0x0" description="Synchronization disabled" />
        <Enum name="B_0x1" start="0x1" description="Synchronization enabled" />
      </BitField>
      <BitField start="17" size="2" name="SPOL" description="Synchronization polarity Defines the edge polarity of the selected synchronization input:">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no synchronization nor detection." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low." />
      <BitField start="24" size="3" name="SYNC_ID" description="Synchronization identification Selects the synchronization input (see inputs to resources)." />
    </Register>
    <Register start="+0x10" size="0" name="DMAMUX_C4CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DMAREQ_ID" description="DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources." />
      <BitField start="8" size="1" name="SOIE" description="Synchronization overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="EGE" description="Event generation enable">
        <Enum name="B_0x0" start="0x0" description="Event generation disabled" />
        <Enum name="B_0x1" start="0x1" description="Event generation enabled" />
      </BitField>
      <BitField start="16" size="1" name="SE" description="Synchronization enable">
        <Enum name="B_0x0" start="0x0" description="Synchronization disabled" />
        <Enum name="B_0x1" start="0x1" description="Synchronization enabled" />
      </BitField>
      <BitField start="17" size="2" name="SPOL" description="Synchronization polarity Defines the edge polarity of the selected synchronization input:">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no synchronization nor detection." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low." />
      <BitField start="24" size="3" name="SYNC_ID" description="Synchronization identification Selects the synchronization input (see inputs to resources)." />
    </Register>
    <Register start="+0x14" size="0" name="DMAMUX_C5CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DMAREQ_ID" description="DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources." />
      <BitField start="8" size="1" name="SOIE" description="Synchronization overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="EGE" description="Event generation enable">
        <Enum name="B_0x0" start="0x0" description="Event generation disabled" />
        <Enum name="B_0x1" start="0x1" description="Event generation enabled" />
      </BitField>
      <BitField start="16" size="1" name="SE" description="Synchronization enable">
        <Enum name="B_0x0" start="0x0" description="Synchronization disabled" />
        <Enum name="B_0x1" start="0x1" description="Synchronization enabled" />
      </BitField>
      <BitField start="17" size="2" name="SPOL" description="Synchronization polarity Defines the edge polarity of the selected synchronization input:">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no synchronization nor detection." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low." />
      <BitField start="24" size="3" name="SYNC_ID" description="Synchronization identification Selects the synchronization input (see inputs to resources)." />
    </Register>
    <Register start="+0x18" size="0" name="DMAMUX_C6CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DMAREQ_ID" description="DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources." />
      <BitField start="8" size="1" name="SOIE" description="Synchronization overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="EGE" description="Event generation enable">
        <Enum name="B_0x0" start="0x0" description="Event generation disabled" />
        <Enum name="B_0x1" start="0x1" description="Event generation enabled" />
      </BitField>
      <BitField start="16" size="1" name="SE" description="Synchronization enable">
        <Enum name="B_0x0" start="0x0" description="Synchronization disabled" />
        <Enum name="B_0x1" start="0x1" description="Synchronization enabled" />
      </BitField>
      <BitField start="17" size="2" name="SPOL" description="Synchronization polarity Defines the edge polarity of the selected synchronization input:">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no synchronization nor detection." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low." />
      <BitField start="24" size="3" name="SYNC_ID" description="Synchronization identification Selects the synchronization input (see inputs to resources)." />
    </Register>
    <Register start="+0x1C" size="0" name="DMAMUX_C7CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DMAREQ_ID" description="DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources." />
      <BitField start="8" size="1" name="SOIE" description="Synchronization overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="EGE" description="Event generation enable">
        <Enum name="B_0x0" start="0x0" description="Event generation disabled" />
        <Enum name="B_0x1" start="0x1" description="Event generation enabled" />
      </BitField>
      <BitField start="16" size="1" name="SE" description="Synchronization enable">
        <Enum name="B_0x0" start="0x0" description="Synchronization disabled" />
        <Enum name="B_0x1" start="0x1" description="Synchronization enabled" />
      </BitField>
      <BitField start="17" size="2" name="SPOL" description="Synchronization polarity Defines the edge polarity of the selected synchronization input:">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no synchronization nor detection." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low." />
      <BitField start="24" size="3" name="SYNC_ID" description="Synchronization identification Selects the synchronization input (see inputs to resources)." />
    </Register>
    <Register start="+0x20" size="0" name="DMAMUX_C8CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DMAREQ_ID" description="DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources." />
      <BitField start="8" size="1" name="SOIE" description="Synchronization overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="EGE" description="Event generation enable">
        <Enum name="B_0x0" start="0x0" description="Event generation disabled" />
        <Enum name="B_0x1" start="0x1" description="Event generation enabled" />
      </BitField>
      <BitField start="16" size="1" name="SE" description="Synchronization enable">
        <Enum name="B_0x0" start="0x0" description="Synchronization disabled" />
        <Enum name="B_0x1" start="0x1" description="Synchronization enabled" />
      </BitField>
      <BitField start="17" size="2" name="SPOL" description="Synchronization polarity Defines the edge polarity of the selected synchronization input:">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no synchronization nor detection." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low." />
      <BitField start="24" size="3" name="SYNC_ID" description="Synchronization identification Selects the synchronization input (see inputs to resources)." />
    </Register>
    <Register start="+0x24" size="0" name="DMAMUX_C9CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DMAREQ_ID" description="DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources." />
      <BitField start="8" size="1" name="SOIE" description="Synchronization overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="EGE" description="Event generation enable">
        <Enum name="B_0x0" start="0x0" description="Event generation disabled" />
        <Enum name="B_0x1" start="0x1" description="Event generation enabled" />
      </BitField>
      <BitField start="16" size="1" name="SE" description="Synchronization enable">
        <Enum name="B_0x0" start="0x0" description="Synchronization disabled" />
        <Enum name="B_0x1" start="0x1" description="Synchronization enabled" />
      </BitField>
      <BitField start="17" size="2" name="SPOL" description="Synchronization polarity Defines the edge polarity of the selected synchronization input:">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no synchronization nor detection." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low." />
      <BitField start="24" size="3" name="SYNC_ID" description="Synchronization identification Selects the synchronization input (see inputs to resources)." />
    </Register>
    <Register start="+0x28" size="0" name="DMAMUX_C10CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DMAREQ_ID" description="DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources." />
      <BitField start="8" size="1" name="SOIE" description="Synchronization overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="EGE" description="Event generation enable">
        <Enum name="B_0x0" start="0x0" description="Event generation disabled" />
        <Enum name="B_0x1" start="0x1" description="Event generation enabled" />
      </BitField>
      <BitField start="16" size="1" name="SE" description="Synchronization enable">
        <Enum name="B_0x0" start="0x0" description="Synchronization disabled" />
        <Enum name="B_0x1" start="0x1" description="Synchronization enabled" />
      </BitField>
      <BitField start="17" size="2" name="SPOL" description="Synchronization polarity Defines the edge polarity of the selected synchronization input:">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no synchronization nor detection." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low." />
      <BitField start="24" size="3" name="SYNC_ID" description="Synchronization identification Selects the synchronization input (see inputs to resources)." />
    </Register>
    <Register start="+0x2C" size="0" name="DMAMUX_C11CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DMAREQ_ID" description="DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources." />
      <BitField start="8" size="1" name="SOIE" description="Synchronization overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="EGE" description="Event generation enable">
        <Enum name="B_0x0" start="0x0" description="Event generation disabled" />
        <Enum name="B_0x1" start="0x1" description="Event generation enabled" />
      </BitField>
      <BitField start="16" size="1" name="SE" description="Synchronization enable">
        <Enum name="B_0x0" start="0x0" description="Synchronization disabled" />
        <Enum name="B_0x1" start="0x1" description="Synchronization enabled" />
      </BitField>
      <BitField start="17" size="2" name="SPOL" description="Synchronization polarity Defines the edge polarity of the selected synchronization input:">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no synchronization nor detection." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low." />
      <BitField start="24" size="3" name="SYNC_ID" description="Synchronization identification Selects the synchronization input (see inputs to resources)." />
    </Register>
    <Register start="+0x30" size="0" name="DMAMUX_C12CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DMAREQ_ID" description="DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources." />
      <BitField start="8" size="1" name="SOIE" description="Synchronization overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="EGE" description="Event generation enable">
        <Enum name="B_0x0" start="0x0" description="Event generation disabled" />
        <Enum name="B_0x1" start="0x1" description="Event generation enabled" />
      </BitField>
      <BitField start="16" size="1" name="SE" description="Synchronization enable">
        <Enum name="B_0x0" start="0x0" description="Synchronization disabled" />
        <Enum name="B_0x1" start="0x1" description="Synchronization enabled" />
      </BitField>
      <BitField start="17" size="2" name="SPOL" description="Synchronization polarity Defines the edge polarity of the selected synchronization input:">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no synchronization nor detection." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low." />
      <BitField start="24" size="3" name="SYNC_ID" description="Synchronization identification Selects the synchronization input (see inputs to resources)." />
    </Register>
    <Register start="+0x34" size="0" name="DMAMUX_C13CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DMAREQ_ID" description="DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources." />
      <BitField start="8" size="1" name="SOIE" description="Synchronization overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="EGE" description="Event generation enable">
        <Enum name="B_0x0" start="0x0" description="Event generation disabled" />
        <Enum name="B_0x1" start="0x1" description="Event generation enabled" />
      </BitField>
      <BitField start="16" size="1" name="SE" description="Synchronization enable">
        <Enum name="B_0x0" start="0x0" description="Synchronization disabled" />
        <Enum name="B_0x1" start="0x1" description="Synchronization enabled" />
      </BitField>
      <BitField start="17" size="2" name="SPOL" description="Synchronization polarity Defines the edge polarity of the selected synchronization input:">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no synchronization nor detection." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low." />
      <BitField start="24" size="3" name="SYNC_ID" description="Synchronization identification Selects the synchronization input (see inputs to resources)." />
    </Register>
    <Register start="+0x38" size="0" name="DMAMUX_C14CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DMAREQ_ID" description="DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources." />
      <BitField start="8" size="1" name="SOIE" description="Synchronization overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="EGE" description="Event generation enable">
        <Enum name="B_0x0" start="0x0" description="Event generation disabled" />
        <Enum name="B_0x1" start="0x1" description="Event generation enabled" />
      </BitField>
      <BitField start="16" size="1" name="SE" description="Synchronization enable">
        <Enum name="B_0x0" start="0x0" description="Synchronization disabled" />
        <Enum name="B_0x1" start="0x1" description="Synchronization enabled" />
      </BitField>
      <BitField start="17" size="2" name="SPOL" description="Synchronization polarity Defines the edge polarity of the selected synchronization input:">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no synchronization nor detection." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low." />
      <BitField start="24" size="3" name="SYNC_ID" description="Synchronization identification Selects the synchronization input (see inputs to resources)." />
    </Register>
    <Register start="+0x3C" size="0" name="DMAMUX_C15CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DMAREQ_ID" description="DMA request identification Selects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources." />
      <BitField start="8" size="1" name="SOIE" description="Synchronization overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="EGE" description="Event generation enable">
        <Enum name="B_0x0" start="0x0" description="Event generation disabled" />
        <Enum name="B_0x1" start="0x1" description="Event generation enabled" />
      </BitField>
      <BitField start="16" size="1" name="SE" description="Synchronization enable">
        <Enum name="B_0x0" start="0x0" description="Synchronization disabled" />
        <Enum name="B_0x1" start="0x1" description="Synchronization enabled" />
      </BitField>
      <BitField start="17" size="2" name="SPOL" description="Synchronization polarity Defines the edge polarity of the selected synchronization input:">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no synchronization nor detection." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests minus 1 to forward Defines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated. This field shall only be written when both SE and EGE bits are low." />
      <BitField start="24" size="3" name="SYNC_ID" description="Synchronization identification Selects the synchronization input (see inputs to resources)." />
    </Register>
    <Register start="+0x80" size="0" name="DMAMUX_CSR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SOF0" description="Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value." />
      <BitField start="1" size="1" name="SOF1" description="Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value." />
      <BitField start="2" size="1" name="SOF2" description="Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value." />
      <BitField start="3" size="1" name="SOF3" description="Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value." />
      <BitField start="4" size="1" name="SOF4" description="Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value." />
      <BitField start="5" size="1" name="SOF5" description="Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value." />
      <BitField start="6" size="1" name="SOF6" description="Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value." />
      <BitField start="7" size="1" name="SOF7" description="Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value." />
      <BitField start="8" size="1" name="SOF8" description="Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value." />
      <BitField start="9" size="1" name="SOF9" description="Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value." />
      <BitField start="10" size="1" name="SOF10" description="Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value." />
      <BitField start="11" size="1" name="SOF11" description="Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value." />
      <BitField start="12" size="1" name="SOF12" description="Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value." />
      <BitField start="13" size="1" name="SOF13" description="Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value." />
      <BitField start="14" size="1" name="SOF14" description="Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value." />
      <BitField start="15" size="1" name="SOF15" description="Synchronization overrun event flag The flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ. The flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value." />
    </Register>
    <Register start="+0x84" size="0" name="DMAMUX_CFR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CSOF0" description="Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register." />
      <BitField start="1" size="1" name="CSOF1" description="Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register." />
      <BitField start="2" size="1" name="CSOF2" description="Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register." />
      <BitField start="3" size="1" name="CSOF3" description="Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register." />
      <BitField start="4" size="1" name="CSOF4" description="Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register." />
      <BitField start="5" size="1" name="CSOF5" description="Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register." />
      <BitField start="6" size="1" name="CSOF6" description="Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register." />
      <BitField start="7" size="1" name="CSOF7" description="Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register." />
      <BitField start="8" size="1" name="CSOF8" description="Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register." />
      <BitField start="9" size="1" name="CSOF9" description="Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register." />
      <BitField start="10" size="1" name="CSOF10" description="Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register." />
      <BitField start="11" size="1" name="CSOF11" description="Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register." />
      <BitField start="12" size="1" name="CSOF12" description="Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register." />
      <BitField start="13" size="1" name="CSOF13" description="Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register." />
      <BitField start="14" size="1" name="CSOF14" description="Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register." />
      <BitField start="15" size="1" name="CSOF15" description="Clear synchronization overrun event flag Writing 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register." />
    </Register>
    <Register start="+0x100" size="0" name="DMAMUX_RG0CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SIG_ID" description="Signal identification Selects the DMA request trigger input used for the channel x of the DMA request generator" />
      <BitField start="8" size="1" name="OIE" description="Trigger overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt on a trigger overrun event occurrence is disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt on a trigger overrun event occurrence is enabled" />
      </BitField>
      <BitField start="16" size="1" name="GE" description="DMA request generator channel x enable">
        <Enum name="B_0x0" start="0x0" description="DMA request generator channel x disabled" />
        <Enum name="B_0x1" start="0x1" description="DMA request generator channel x enabled" />
      </BitField>
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger polarity Defines the edge polarity of the selected trigger input">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no trigger detection nor generation." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to be generated (minus 1) Defines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1. Note: This field must be written only when GE bit is disabled." />
    </Register>
    <Register start="+0x104" size="0" name="DMAMUX_RG1CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SIG_ID" description="Signal identification Selects the DMA request trigger input used for the channel x of the DMA request generator" />
      <BitField start="8" size="1" name="OIE" description="Trigger overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt on a trigger overrun event occurrence is disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt on a trigger overrun event occurrence is enabled" />
      </BitField>
      <BitField start="16" size="1" name="GE" description="DMA request generator channel x enable">
        <Enum name="B_0x0" start="0x0" description="DMA request generator channel x disabled" />
        <Enum name="B_0x1" start="0x1" description="DMA request generator channel x enabled" />
      </BitField>
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger polarity Defines the edge polarity of the selected trigger input">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no trigger detection nor generation." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to be generated (minus 1) Defines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1. Note: This field must be written only when GE bit is disabled." />
    </Register>
    <Register start="+0x108" size="0" name="DMAMUX_RG2CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SIG_ID" description="Signal identification Selects the DMA request trigger input used for the channel x of the DMA request generator" />
      <BitField start="8" size="1" name="OIE" description="Trigger overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt on a trigger overrun event occurrence is disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt on a trigger overrun event occurrence is enabled" />
      </BitField>
      <BitField start="16" size="1" name="GE" description="DMA request generator channel x enable">
        <Enum name="B_0x0" start="0x0" description="DMA request generator channel x disabled" />
        <Enum name="B_0x1" start="0x1" description="DMA request generator channel x enabled" />
      </BitField>
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger polarity Defines the edge polarity of the selected trigger input">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no trigger detection nor generation." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to be generated (minus 1) Defines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1. Note: This field must be written only when GE bit is disabled." />
    </Register>
    <Register start="+0x10C" size="0" name="DMAMUX_RG3CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SIG_ID" description="Signal identification Selects the DMA request trigger input used for the channel x of the DMA request generator" />
      <BitField start="8" size="1" name="OIE" description="Trigger overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt on a trigger overrun event occurrence is disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt on a trigger overrun event occurrence is enabled" />
      </BitField>
      <BitField start="16" size="1" name="GE" description="DMA request generator channel x enable">
        <Enum name="B_0x0" start="0x0" description="DMA request generator channel x disabled" />
        <Enum name="B_0x1" start="0x1" description="DMA request generator channel x enabled" />
      </BitField>
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger polarity Defines the edge polarity of the selected trigger input">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no trigger detection nor generation." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to be generated (minus 1) Defines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1. Note: This field must be written only when GE bit is disabled." />
    </Register>
    <Register start="+0x110" size="0" name="DMAMUX_RG4CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SIG_ID" description="Signal identification Selects the DMA request trigger input used for the channel x of the DMA request generator" />
      <BitField start="8" size="1" name="OIE" description="Trigger overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt on a trigger overrun event occurrence is disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt on a trigger overrun event occurrence is enabled" />
      </BitField>
      <BitField start="16" size="1" name="GE" description="DMA request generator channel x enable">
        <Enum name="B_0x0" start="0x0" description="DMA request generator channel x disabled" />
        <Enum name="B_0x1" start="0x1" description="DMA request generator channel x enabled" />
      </BitField>
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger polarity Defines the edge polarity of the selected trigger input">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no trigger detection nor generation." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to be generated (minus 1) Defines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1. Note: This field must be written only when GE bit is disabled." />
    </Register>
    <Register start="+0x114" size="0" name="DMAMUX_RG5CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SIG_ID" description="Signal identification Selects the DMA request trigger input used for the channel x of the DMA request generator" />
      <BitField start="8" size="1" name="OIE" description="Trigger overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt on a trigger overrun event occurrence is disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt on a trigger overrun event occurrence is enabled" />
      </BitField>
      <BitField start="16" size="1" name="GE" description="DMA request generator channel x enable">
        <Enum name="B_0x0" start="0x0" description="DMA request generator channel x disabled" />
        <Enum name="B_0x1" start="0x1" description="DMA request generator channel x enabled" />
      </BitField>
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger polarity Defines the edge polarity of the selected trigger input">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no trigger detection nor generation." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to be generated (minus 1) Defines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1. Note: This field must be written only when GE bit is disabled." />
    </Register>
    <Register start="+0x118" size="0" name="DMAMUX_RG6CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SIG_ID" description="Signal identification Selects the DMA request trigger input used for the channel x of the DMA request generator" />
      <BitField start="8" size="1" name="OIE" description="Trigger overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt on a trigger overrun event occurrence is disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt on a trigger overrun event occurrence is enabled" />
      </BitField>
      <BitField start="16" size="1" name="GE" description="DMA request generator channel x enable">
        <Enum name="B_0x0" start="0x0" description="DMA request generator channel x disabled" />
        <Enum name="B_0x1" start="0x1" description="DMA request generator channel x enabled" />
      </BitField>
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger polarity Defines the edge polarity of the selected trigger input">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no trigger detection nor generation." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to be generated (minus 1) Defines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1. Note: This field must be written only when GE bit is disabled." />
    </Register>
    <Register start="+0x11C" size="0" name="DMAMUX_RG7CR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SIG_ID" description="Signal identification Selects the DMA request trigger input used for the channel x of the DMA request generator" />
      <BitField start="8" size="1" name="OIE" description="Trigger overrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="Interrupt on a trigger overrun event occurrence is disabled" />
        <Enum name="B_0x1" start="0x1" description="Interrupt on a trigger overrun event occurrence is enabled" />
      </BitField>
      <BitField start="16" size="1" name="GE" description="DMA request generator channel x enable">
        <Enum name="B_0x0" start="0x0" description="DMA request generator channel x disabled" />
        <Enum name="B_0x1" start="0x1" description="DMA request generator channel x enabled" />
      </BitField>
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger polarity Defines the edge polarity of the selected trigger input">
        <Enum name="B_0x0" start="0x0" description="No event, i.e. no trigger detection nor generation." />
        <Enum name="B_0x1" start="0x1" description="Rising edge" />
        <Enum name="B_0x2" start="0x2" description="Falling edge" />
        <Enum name="B_0x3" start="0x3" description="Rising and falling edges" />
      </BitField>
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to be generated (minus 1) Defines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1. Note: This field must be written only when GE bit is disabled." />
    </Register>
    <Register start="+0x140" size="0" name="DMAMUX_RGSR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OF0" description="[:0]: Trigger overrun event flag The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register). The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register." />
      <BitField start="1" size="1" name="OF1" description="[:0]: Trigger overrun event flag The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register). The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register." />
      <BitField start="2" size="1" name="OF2" description="[:0]: Trigger overrun event flag The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register). The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register." />
      <BitField start="3" size="1" name="OF3" description="[:0]: Trigger overrun event flag The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register). The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register." />
      <BitField start="4" size="1" name="OF4" description="[:0]: Trigger overrun event flag The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register). The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register." />
      <BitField start="5" size="1" name="OF5" description="[:0]: Trigger overrun event flag The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register). The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register." />
      <BitField start="6" size="1" name="OF6" description="[:0]: Trigger overrun event flag The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register). The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register." />
      <BitField start="7" size="1" name="OF7" description="[:0]: Trigger overrun event flag The flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register). The flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register." />
    </Register>
    <Register start="+0x144" size="0" name="DMAMUX_RGCFR" access="Read/Write" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COF0" description="Clear trigger overrun event flag Writing 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register." />
      <BitField start="1" size="1" name="COF1" description="Clear trigger overrun event flag Writing 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register." />
      <BitField start="2" size="1" name="COF2" description="Clear trigger overrun event flag Writing 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register." />
      <BitField start="3" size="1" name="COF3" description="Clear trigger overrun event flag Writing 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register." />
      <BitField start="4" size="1" name="COF4" description="Clear trigger overrun event flag Writing 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register." />
      <BitField start="5" size="1" name="COF5" description="Clear trigger overrun event flag Writing 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register." />
      <BitField start="6" size="1" name="COF6" description="Clear trigger overrun event flag Writing 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register." />
      <BitField start="7" size="1" name="COF7" description="Clear trigger overrun event flag Writing 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX2" start="0x58025800" description="DMAMUX">
    <Register start="+0x0" size="0" name="C0CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x4" size="0" name="C1CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x8" size="0" name="C2CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0xC" size="0" name="C3CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x10" size="0" name="C4CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x14" size="0" name="C5CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x18" size="0" name="C6CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x1C" size="0" name="C7CR" access="Read/Write" description="DMAMux - DMA request line multiplexer channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector Defines the synchronization event on the selected synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input selected" />
    </Register>
    <Register start="+0x100" size="0" name="RG0CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x104" size="0" name="RG1CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x108" size="0" name="RG2CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x10C" size="0" name="RG3CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x110" size="0" name="RG4CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x114" size="0" name="RG5CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x118" size="0" name="RG6CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x11C" size="0" name="RG7CR" access="Read/Write" description="DMAMux - DMA request generator channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset." />
    </Register>
    <Register start="+0x140" size="0" name="RGSR" access="ReadOnly" description="DMAMux - DMA request generator status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OF" description="Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register." />
    </Register>
    <Register start="+0x144" size="0" name="RGCFR" access="WriteOnly" description="DMAMux - DMA request generator clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="COF" description="Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register." />
    </Register>
    <Register start="+0x80" size="0" name="CSR" access="ReadOnly" description="DMAMUX request line multiplexer interrupt channel status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SOF" description="Synchronization overrun event flag" />
    </Register>
    <Register start="+0x84" size="0" name="CFR" access="WriteOnly" description="DMAMUX request line multiplexer interrupt clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CSOF" description="Clear synchronization overrun event flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="Delay_Block_OCTOSPI1" start="0x52006000" description="DELAY_Block_SDMMC1">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="DLYB control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DEN" description="Delay block enable bit" />
      <BitField start="1" size="1" name="SEN" description="Sampler length enable bit" />
    </Register>
    <Register start="+0x4" size="0" name="CFGR" access="Read/Write" description="DLYB configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SEL" description="Select the phase for the Output clock" />
      <BitField start="8" size="7" name="UNIT" description="Delay Defines the delay of a Unit delay cell" />
      <BitField start="16" size="12" name="LNG" description="Delay line length value" />
      <BitField start="31" size="1" name="LNGF" description="Length valid flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="Delay_Block_OCTOSPI2" start="0x5200B000" description="DELAY_Block_SDMMC1">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="DLYB control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DEN" description="Delay block enable bit" />
      <BitField start="1" size="1" name="SEN" description="Sampler length enable bit" />
    </Register>
    <Register start="+0x4" size="0" name="CFGR" access="Read/Write" description="DLYB configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SEL" description="Select the phase for the Output clock" />
      <BitField start="8" size="7" name="UNIT" description="Delay Defines the delay of a Unit delay cell" />
      <BitField start="16" size="12" name="LNG" description="Delay line length value" />
      <BitField start="31" size="1" name="LNGF" description="Length valid flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EXTI" start="0x58000000" description="External interrupt/event controller">
    <Register start="+0x0" size="0" name="RTSR1" access="Read/Write" description="EXTI rising trigger selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TR0" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="1" size="1" name="TR1" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="2" size="1" name="TR2" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="3" size="1" name="TR3" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="4" size="1" name="TR4" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="5" size="1" name="TR5" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="6" size="1" name="TR6" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="7" size="1" name="TR7" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="8" size="1" name="TR8" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="9" size="1" name="TR9" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="10" size="1" name="TR10" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="11" size="1" name="TR11" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="12" size="1" name="TR12" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="13" size="1" name="TR13" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="14" size="1" name="TR14" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="15" size="1" name="TR15" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="16" size="1" name="TR16" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="17" size="1" name="TR17" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="18" size="1" name="TR18" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="19" size="1" name="TR19" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="20" size="1" name="TR20" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="21" size="1" name="TR21" description="Rising trigger event configuration bit of Configurable Event input" />
    </Register>
    <Register start="+0x4" size="0" name="FTSR1" access="Read/Write" description="EXTI falling trigger selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TR0" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="1" size="1" name="TR1" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="2" size="1" name="TR2" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="3" size="1" name="TR3" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="4" size="1" name="TR4" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="5" size="1" name="TR5" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="6" size="1" name="TR6" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="7" size="1" name="TR7" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="8" size="1" name="TR8" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="9" size="1" name="TR9" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="10" size="1" name="TR10" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="11" size="1" name="TR11" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="12" size="1" name="TR12" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="13" size="1" name="TR13" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="14" size="1" name="TR14" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="15" size="1" name="TR15" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="16" size="1" name="TR16" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="17" size="1" name="TR17" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="18" size="1" name="TR18" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="19" size="1" name="TR19" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="20" size="1" name="TR20" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="21" size="1" name="TR21" description="Rising trigger event configuration bit of Configurable Event input" />
    </Register>
    <Register start="+0x8" size="0" name="SWIER1" access="Read/Write" description="EXTI software interrupt event register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWIER0" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="1" size="1" name="SWIER1" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="2" size="1" name="SWIER2" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="3" size="1" name="SWIER3" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="4" size="1" name="SWIER4" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="5" size="1" name="SWIER5" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="6" size="1" name="SWIER6" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="7" size="1" name="SWIER7" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="8" size="1" name="SWIER8" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="9" size="1" name="SWIER9" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="10" size="1" name="SWIER10" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="11" size="1" name="SWIER11" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="12" size="1" name="SWIER12" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="13" size="1" name="SWIER13" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="14" size="1" name="SWIER14" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="15" size="1" name="SWIER15" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="16" size="1" name="SWIER16" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="17" size="1" name="SWIER17" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="18" size="1" name="SWIER18" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="19" size="1" name="SWIER19" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="20" size="1" name="SWIER20" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="21" size="1" name="SWIER21" description="Rising trigger event configuration bit of Configurable Event input" />
    </Register>
    <Register start="+0xC" size="0" name="D3PMR1" access="Read/Write" description="EXTI D3 pending mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MR0" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="1" size="1" name="MR1" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="2" size="1" name="MR2" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="3" size="1" name="MR3" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="4" size="1" name="MR4" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="5" size="1" name="MR5" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="6" size="1" name="MR6" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="7" size="1" name="MR7" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="8" size="1" name="MR8" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="9" size="1" name="MR9" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="10" size="1" name="MR10" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="11" size="1" name="MR11" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="12" size="1" name="MR12" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="13" size="1" name="MR13" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="14" size="1" name="MR14" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="15" size="1" name="MR15" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="19" size="1" name="MR19" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="20" size="1" name="MR20" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="21" size="1" name="MR21" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="25" size="1" name="MR25" description="Rising trigger event configuration bit of Configurable Event input" />
    </Register>
    <Register start="+0x10" size="0" name="D3PCR1L" access="Read/Write" description="EXTI D3 pending clear selection register low" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS0" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="2" size="2" name="PCS1" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="4" size="2" name="PCS2" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="6" size="2" name="PCS3" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="8" size="2" name="PCS4" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="10" size="2" name="PCS5" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="12" size="2" name="PCS6" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="14" size="2" name="PCS7" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="16" size="2" name="PCS8" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="18" size="2" name="PCS9" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="20" size="2" name="PCS10" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="22" size="2" name="PCS11" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="24" size="2" name="PCS12" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="26" size="2" name="PCS13" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="28" size="2" name="PCS14" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
      <BitField start="30" size="2" name="PCS15" description="D3 Pending request clear input signal selection on Event input x = truncate (n/2)" />
    </Register>
    <Register start="+0x14" size="0" name="D3PCR1H" access="Read/Write" description="EXTI D3 pending clear selection register high" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="2" name="PCS19" description="D3 Pending request clear input signal selection on Event input x = truncate ((n+32)/2)" />
      <BitField start="8" size="2" name="PCS20" description="D3 Pending request clear input signal selection on Event input x = truncate ((n+32)/2)" />
      <BitField start="10" size="2" name="PCS21" description="D3 Pending request clear input signal selection on Event input x = truncate ((n+32)/2)" />
      <BitField start="18" size="2" name="PCS25" description="D3 Pending request clear input signal selection on Event input x = truncate ((n+32)/2)" />
    </Register>
    <Register start="+0x20" size="0" name="RTSR2" access="Read/Write" description="EXTI rising trigger selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="17" size="1" name="TR49" description="Rising trigger event configuration bit of Configurable Event input x+32" />
      <BitField start="19" size="1" name="TR51" description="Rising trigger event configuration bit of Configurable Event input x+32" />
    </Register>
    <Register start="+0x24" size="0" name="FTSR2" access="Read/Write" description="EXTI falling trigger selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="17" size="1" name="TR49" description="Falling trigger event configuration bit of Configurable Event input x+32" />
      <BitField start="19" size="1" name="TR51" description="Falling trigger event configuration bit of Configurable Event input x+32" />
    </Register>
    <Register start="+0x28" size="0" name="SWIER2" access="Read/Write" description="EXTI software interrupt event register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="17" size="1" name="SWIER49" description="Software interrupt on line x+32" />
      <BitField start="19" size="1" name="SWIER51" description="Software interrupt on line x+32" />
    </Register>
    <Register start="+0x2C" size="0" name="D3PMR2" access="Read/Write" description="EXTI D3 pending mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="MR34" description="D3 Pending Mask on Event input x+32" />
      <BitField start="3" size="1" name="MR35" description="D3 Pending Mask on Event input x+32" />
      <BitField start="9" size="1" name="MR41" description="D3 Pending Mask on Event input x+32" />
      <BitField start="16" size="1" name="MR48" description="D3 Pending Mask on Event input x+32" />
      <BitField start="17" size="1" name="MR49" description="D3 Pending Mask on Event input x+32" />
      <BitField start="18" size="1" name="MR50" description="D3 Pending Mask on Event input x+32" />
      <BitField start="19" size="1" name="MR51" description="D3 Pending Mask on Event input x+32" />
      <BitField start="20" size="1" name="MR52" description="D3 Pending Mask on Event input x+32" />
      <BitField start="21" size="1" name="MR53" description="D3 Pending Mask on Event input x+32" />
    </Register>
    <Register start="+0x30" size="0" name="D3PCR2L" access="Read/Write" description="EXTI D3 pending clear selection register low" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="2" name="PCS34" description="D3 Pending request clear input signal selection on Event input x = truncate ((n+64)/2)" />
      <BitField start="6" size="2" name="PCS35" description="D3 Pending request clear input signal selection on Event input x = truncate ((n+64)/2)" />
      <BitField start="18" size="2" name="PCS41" description="D3 Pending request clear input signal selection on Event input x = truncate ((n+64)/2)" />
    </Register>
    <Register start="+0x34" size="0" name="D3PCR2H" access="Read/Write" description="EXTI D3 pending clear selection register high" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS48" description="Pending request clear input signal selection on Event input x= truncate ((n+96)/2)" />
      <BitField start="2" size="2" name="PCS49" description="Pending request clear input signal selection on Event input x= truncate ((n+96)/2)" />
      <BitField start="4" size="2" name="PCS50" description="Pending request clear input signal selection on Event input x= truncate ((n+96)/2)" />
      <BitField start="6" size="2" name="PCS51" description="Pending request clear input signal selection on Event input x= truncate ((n+96)/2)" />
      <BitField start="8" size="2" name="PCS52" description="Pending request clear input signal selection on Event input x= truncate ((n+96)/2)" />
      <BitField start="10" size="2" name="PCS53" description="Pending request clear input signal selection on Event input x= truncate ((n+96)/2)" />
    </Register>
    <Register start="+0x40" size="0" name="RTSR3" access="Read/Write" description="EXTI rising trigger selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="1" name="TR82" description="Rising trigger event configuration bit of Configurable Event input x+64" />
      <BitField start="20" size="1" name="TR84" description="Rising trigger event configuration bit of Configurable Event input x+64" />
      <BitField start="21" size="1" name="TR85" description="Rising trigger event configuration bit of Configurable Event input x+64" />
      <BitField start="22" size="1" name="TR86" description="Rising trigger event configuration bit of Configurable Event input x+64" />
    </Register>
    <Register start="+0x44" size="0" name="FTSR3" access="Read/Write" description="EXTI falling trigger selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="1" name="TR82" description="Falling trigger event configuration bit of Configurable Event input x+64" />
      <BitField start="20" size="1" name="TR84" description="Falling trigger event configuration bit of Configurable Event input x+64" />
      <BitField start="21" size="1" name="TR85" description="Falling trigger event configuration bit of Configurable Event input x+64" />
      <BitField start="22" size="1" name="TR86" description="Falling trigger event configuration bit of Configurable Event input x+64" />
    </Register>
    <Register start="+0x48" size="0" name="SWIER3" access="Read/Write" description="EXTI software interrupt event register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="1" name="SWIER82" description="Software interrupt on line x+64" />
      <BitField start="20" size="1" name="SWIER84" description="Software interrupt on line x+64" />
      <BitField start="21" size="1" name="SWIER85" description="Software interrupt on line x+64" />
      <BitField start="22" size="1" name="SWIER86" description="Software interrupt on line x+64" />
    </Register>
    <Register start="+0x4C" size="0" name="D3PMR3" access="Read/Write" description="EXTI D3 pending mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="MR88" description="D3 Pending Mask on Event input x+64" />
    </Register>
    <Register start="+0x54" size="0" name="D3PCR3H" access="Read/Write" description="EXTI D3 pending clear selection register high" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="2" name="PCS88" description="D3 Pending request clear input signal selection on Event input x= truncate N+160/2" />
    </Register>
    <Register start="+0x80" size="0" name="CPUIMR1" access="Read/Write" description="EXTI interrupt mask register" reset_value="0xFFC00000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MR0" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="1" size="1" name="MR1" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="2" size="1" name="MR2" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="3" size="1" name="MR3" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="4" size="1" name="MR4" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="5" size="1" name="MR5" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="6" size="1" name="MR6" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="7" size="1" name="MR7" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="8" size="1" name="MR8" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="9" size="1" name="MR9" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="10" size="1" name="MR10" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="11" size="1" name="MR11" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="12" size="1" name="MR12" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="13" size="1" name="MR13" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="14" size="1" name="MR14" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="15" size="1" name="MR15" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="16" size="1" name="MR16" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="17" size="1" name="MR17" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="18" size="1" name="MR18" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="19" size="1" name="MR19" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="20" size="1" name="MR20" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="21" size="1" name="MR21" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="22" size="1" name="MR22" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="23" size="1" name="MR23" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="24" size="1" name="MR24" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="25" size="1" name="MR25" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="26" size="1" name="MR26" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="27" size="1" name="MR27" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="28" size="1" name="MR28" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="29" size="1" name="MR29" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="30" size="1" name="MR30" description="Rising trigger event configuration bit of Configurable Event input" />
      <BitField start="31" size="1" name="MR31" description="Rising trigger event configuration bit of Configurable Event input" />
    </Register>
    <Register start="+0x84" size="0" name="CPUEMR1" access="Read/Write" description="EXTI event mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MR0" description="CPU Event mask on Event input x" />
      <BitField start="1" size="1" name="MR1" description="CPU Event mask on Event input x" />
      <BitField start="2" size="1" name="MR2" description="CPU Event mask on Event input x" />
      <BitField start="3" size="1" name="MR3" description="CPU Event mask on Event input x" />
      <BitField start="4" size="1" name="MR4" description="CPU Event mask on Event input x" />
      <BitField start="5" size="1" name="MR5" description="CPU Event mask on Event input x" />
      <BitField start="6" size="1" name="MR6" description="CPU Event mask on Event input x" />
      <BitField start="7" size="1" name="MR7" description="CPU Event mask on Event input x" />
      <BitField start="8" size="1" name="MR8" description="CPU Event mask on Event input x" />
      <BitField start="9" size="1" name="MR9" description="CPU Event mask on Event input x" />
      <BitField start="10" size="1" name="MR10" description="CPU Event mask on Event input x" />
      <BitField start="11" size="1" name="MR11" description="CPU Event mask on Event input x" />
      <BitField start="12" size="1" name="MR12" description="CPU Event mask on Event input x" />
      <BitField start="13" size="1" name="MR13" description="CPU Event mask on Event input x" />
      <BitField start="14" size="1" name="MR14" description="CPU Event mask on Event input x" />
      <BitField start="15" size="1" name="MR15" description="CPU Event mask on Event input x" />
      <BitField start="16" size="1" name="MR16" description="CPU Event mask on Event input x" />
      <BitField start="17" size="1" name="MR17" description="CPU Event mask on Event input x" />
      <BitField start="18" size="1" name="MR18" description="CPU Event mask on Event input x" />
      <BitField start="19" size="1" name="MR19" description="CPU Event mask on Event input x" />
      <BitField start="20" size="1" name="MR20" description="CPU Event mask on Event input x" />
      <BitField start="21" size="1" name="MR21" description="CPU Event mask on Event input x" />
      <BitField start="22" size="1" name="MR22" description="CPU Event mask on Event input x" />
      <BitField start="23" size="1" name="MR23" description="CPU Event mask on Event input x" />
      <BitField start="24" size="1" name="MR24" description="CPU Event mask on Event input x" />
      <BitField start="25" size="1" name="MR25" description="CPU Event mask on Event input x" />
      <BitField start="26" size="1" name="MR26" description="CPU Event mask on Event input x" />
      <BitField start="27" size="1" name="MR27" description="CPU Event mask on Event input x" />
      <BitField start="28" size="1" name="MR28" description="CPU Event mask on Event input x" />
      <BitField start="29" size="1" name="MR29" description="CPU Event mask on Event input x" />
      <BitField start="30" size="1" name="MR30" description="CPU Event mask on Event input x" />
      <BitField start="31" size="1" name="MR31" description="CPU Event mask on Event input x" />
    </Register>
    <Register start="+0x88" size="0" name="CPUPR1" access="Read/Write" description="EXTI pending register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PR0" description="CPU Event mask on Event input x" />
      <BitField start="1" size="1" name="PR1" description="CPU Event mask on Event input x" />
      <BitField start="2" size="1" name="PR2" description="CPU Event mask on Event input x" />
      <BitField start="3" size="1" name="PR3" description="CPU Event mask on Event input x" />
      <BitField start="4" size="1" name="PR4" description="CPU Event mask on Event input x" />
      <BitField start="5" size="1" name="PR5" description="CPU Event mask on Event input x" />
      <BitField start="6" size="1" name="PR6" description="CPU Event mask on Event input x" />
      <BitField start="7" size="1" name="PR7" description="CPU Event mask on Event input x" />
      <BitField start="8" size="1" name="PR8" description="CPU Event mask on Event input x" />
      <BitField start="9" size="1" name="PR9" description="CPU Event mask on Event input x" />
      <BitField start="10" size="1" name="PR10" description="CPU Event mask on Event input x" />
      <BitField start="11" size="1" name="PR11" description="CPU Event mask on Event input x" />
      <BitField start="12" size="1" name="PR12" description="CPU Event mask on Event input x" />
      <BitField start="13" size="1" name="PR13" description="CPU Event mask on Event input x" />
      <BitField start="14" size="1" name="PR14" description="CPU Event mask on Event input x" />
      <BitField start="15" size="1" name="PR15" description="CPU Event mask on Event input x" />
      <BitField start="16" size="1" name="PR16" description="CPU Event mask on Event input x" />
      <BitField start="17" size="1" name="PR17" description="CPU Event mask on Event input x" />
      <BitField start="18" size="1" name="PR18" description="CPU Event mask on Event input x" />
      <BitField start="19" size="1" name="PR19" description="CPU Event mask on Event input x" />
      <BitField start="20" size="1" name="PR20" description="CPU Event mask on Event input x" />
      <BitField start="21" size="1" name="PR21" description="CPU Event mask on Event input x" />
    </Register>
    <Register start="+0x90" size="0" name="CPUIMR2" access="Read/Write" description="EXTI interrupt mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MR0" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="1" size="1" name="MR1" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="2" size="1" name="MR2" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="3" size="1" name="MR3" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="4" size="1" name="MR4" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="5" size="1" name="MR5" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="6" size="1" name="MR6" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="7" size="1" name="MR7" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="8" size="1" name="MR8" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="9" size="1" name="MR9" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="10" size="1" name="MR10" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="11" size="1" name="MR11" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="12" size="1" name="MR12" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="14" size="1" name="MR14" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="15" size="1" name="MR15" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="16" size="1" name="MR16" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="17" size="1" name="MR17" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="18" size="1" name="MR18" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="19" size="1" name="MR19" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="20" size="1" name="MR20" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="21" size="1" name="MR21" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="22" size="1" name="MR22" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="23" size="1" name="MR23" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="24" size="1" name="MR24" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="25" size="1" name="MR25" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="26" size="1" name="MR26" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="27" size="1" name="MR27" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="28" size="1" name="MR28" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="29" size="1" name="MR29" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="30" size="1" name="MR30" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="31" size="1" name="MR31" description="CPU Interrupt Mask on Direct Event input x+32" />
    </Register>
    <Register start="+0x94" size="0" name="CPUEMR2" access="Read/Write" description="EXTI event mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MR32" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="1" size="1" name="MR33" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="2" size="1" name="MR34" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="3" size="1" name="MR35" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="4" size="1" name="MR36" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="5" size="1" name="MR37" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="6" size="1" name="MR38" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="7" size="1" name="MR39" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="8" size="1" name="MR40" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="9" size="1" name="MR41" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="10" size="1" name="MR42" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="11" size="1" name="MR43" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="12" size="1" name="MR44" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="14" size="1" name="MR46" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="15" size="1" name="MR47" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="16" size="1" name="MR48" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="17" size="1" name="MR49" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="18" size="1" name="MR50" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="19" size="1" name="MR51" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="20" size="1" name="MR52" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="21" size="1" name="MR53" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="22" size="1" name="MR54" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="23" size="1" name="MR55" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="24" size="1" name="MR56" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="25" size="1" name="MR57" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="26" size="1" name="MR58" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="27" size="1" name="MR59" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="28" size="1" name="MR60" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="29" size="1" name="MR61" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="30" size="1" name="MR62" description="CPU Interrupt Mask on Direct Event input x+32" />
      <BitField start="31" size="1" name="MR63" description="CPU Interrupt Mask on Direct Event input x+32" />
    </Register>
    <Register start="+0x98" size="0" name="CPUPR2" access="ReadOnly" description="EXTI pending register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="17" size="1" name="PR49" description="Configurable event inputs x+32 Pending bit" />
      <BitField start="19" size="1" name="PR51" description="Configurable event inputs x+32 Pending bit" />
    </Register>
    <Register start="+0xA0" size="0" name="CPUIMR3" access="ReadOnly" description="EXTI interrupt mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MR64" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="1" size="1" name="MR65" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="2" size="1" name="MR66" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="3" size="1" name="MR67" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="4" size="1" name="MR68" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="5" size="1" name="MR69" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="6" size="1" name="MR70" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="7" size="1" name="MR71" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="8" size="1" name="MR72" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="9" size="1" name="MR73" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="10" size="1" name="MR74" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="11" size="1" name="MR75" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="12" size="1" name="MR76" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="13" size="1" name="MR77" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="14" size="1" name="MR78" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="15" size="1" name="MR79" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="16" size="1" name="MR80" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="18" size="1" name="MR82" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="20" size="1" name="MR84" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="21" size="1" name="MR85" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="22" size="1" name="MR86" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="23" size="1" name="MR87" description="CPU Interrupt Mask on Direct Event input x+64" />
      <BitField start="24" size="1" name="MR88" description="CPU Interrupt Mask on Direct Event input x+64" />
    </Register>
    <Register start="+0xA4" size="0" name="CPUEMR3" access="ReadOnly" description="EXTI event mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MR64" description="CPU Event mask on Event input x+64" />
      <BitField start="1" size="1" name="MR65" description="CPU Event mask on Event input x+64" />
      <BitField start="2" size="1" name="MR66" description="CPU Event mask on Event input x+64" />
      <BitField start="3" size="1" name="MR67" description="CPU Event mask on Event input x+64" />
      <BitField start="4" size="1" name="MR68" description="CPU Event mask on Event input x+64" />
      <BitField start="5" size="1" name="MR69" description="CPU Event mask on Event input x+64" />
      <BitField start="6" size="1" name="MR70" description="CPU Event mask on Event input x+64" />
      <BitField start="7" size="1" name="MR71" description="CPU Event mask on Event input x+64" />
      <BitField start="8" size="1" name="MR72" description="CPU Event mask on Event input x+64" />
      <BitField start="9" size="1" name="MR73" description="CPU Event mask on Event input x+64" />
      <BitField start="10" size="1" name="MR74" description="CPU Event mask on Event input x+64" />
      <BitField start="11" size="1" name="MR75" description="CPU Event mask on Event input x+64" />
      <BitField start="12" size="1" name="MR76" description="CPU Event mask on Event input x+64" />
      <BitField start="13" size="1" name="MR77" description="CPU Event mask on Event input x+64" />
      <BitField start="14" size="1" name="MR78" description="CPU Event mask on Event input x+64" />
      <BitField start="15" size="1" name="MR79" description="CPU Event mask on Event input x+64" />
      <BitField start="16" size="1" name="MR80" description="CPU Event mask on Event input x+64" />
      <BitField start="18" size="1" name="MR82" description="CPU Event mask on Event input x+64" />
      <BitField start="20" size="1" name="MR84" description="CPU Event mask on Event input x+64" />
      <BitField start="21" size="1" name="MR85" description="CPU Event mask on Event input x+64" />
      <BitField start="22" size="1" name="MR86" description="CPU Event mask on Event input x+64" />
      <BitField start="23" size="1" name="MR87" description="CPU Event mask on Event input x+64" />
      <BitField start="24" size="1" name="MR88" description="CPU Event mask on Event input x+64" />
    </Register>
    <Register start="+0xA8" size="0" name="CPUPR3" access="ReadOnly" description="EXTI pending register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="1" name="PR82" description="Configurable event inputs x+64 Pending bit" />
      <BitField start="20" size="1" name="PR84" description="Configurable event inputs x+64 Pending bit" />
      <BitField start="21" size="1" name="PR85" description="Configurable event inputs x+64 Pending bit" />
      <BitField start="22" size="1" name="PR86" description="Configurable event inputs x+64 Pending bit" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="Ethernet_MAC" start="0x40028000" description="Ethernet: media access control (MAC)">
    <Register start="+0x1000" size="0" name="DMAMR" access="Read/Write" description="DMA mode register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWR" description="Software Reset" />
      <BitField start="1" size="1" name="DA" description="DMA Tx or Rx Arbitration Scheme" />
      <BitField start="11" size="1" name="TXPR" description="Transmit priority" />
      <BitField start="12" size="3" name="PR" description="Priority ratio" />
      <BitField start="16" size="1" name="INTM" description="Interrupt Mode" />
    </Register>
    <Register start="+0x1004" size="0" name="DMASBMR" access="Read/Write" description="System bus mode register" reset_value="0x01010000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FB" description="Fixed Burst Length" />
      <BitField start="12" size="1" name="AAL" description="Address-Aligned Beats" />
      <BitField start="14" size="1" name="MB" description="Mixed Burst" />
      <BitField start="15" size="1" name="RB" description="Rebuild INCRx Burst" />
    </Register>
    <Register start="+0x1008" size="0" name="DMAISR" access="ReadOnly" description="Interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DC0IS" description="DMA Channel Interrupt Status" />
      <BitField start="16" size="1" name="MTLIS" description="MTL Interrupt Status" />
      <BitField start="17" size="1" name="MACIS" description="MAC Interrupt Status" />
    </Register>
    <Register start="+0x100C" size="0" name="DMADSR" access="ReadOnly" description="Debug status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="AXWHSTS" description="AHB Master Write Channel" />
      <BitField start="8" size="4" name="RPS0" description="DMA Channel Receive Process State" />
      <BitField start="12" size="4" name="TPS0" description="DMA Channel Transmit Process State" />
    </Register>
    <Register start="+0x1100" size="0" name="DMACCR" access="Read/Write" description="Channel control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="MSS" description="Maximum Segment Size" />
      <BitField start="16" size="1" name="PBLX8" description="8xPBL mode" />
      <BitField start="18" size="3" name="DSL" description="Descriptor Skip Length" />
    </Register>
    <Register start="+0x1104" size="0" name="DMACTxCR" access="Read/Write" description="Channel transmit control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ST" description="Start or Stop Transmission Command" />
      <BitField start="4" size="1" name="OSF" description="Operate on Second Packet" />
      <BitField start="12" size="1" name="TSE" description="TCP Segmentation Enabled" />
      <BitField start="16" size="6" name="TXPBL" description="Transmit Programmable Burst Length" />
    </Register>
    <Register start="+0x1108" size="0" name="DMACRxCR" access="Read/Write" description="Channel receive control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SR" description="Start or Stop Receive Command" />
      <BitField start="1" size="14" name="RBSZ" description="Receive Buffer size" />
      <BitField start="16" size="6" name="RXPBL" description="RXPBL" />
      <BitField start="31" size="1" name="RPF" description="DMA Rx Channel Packet Flush" />
    </Register>
    <Register start="+0x1114" size="0" name="DMACTxDLAR" access="Read/Write" description="Channel Tx descriptor list address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="30" name="TDESLA" description="Start of Transmit List" />
    </Register>
    <Register start="+0x111C" size="0" name="DMACRxDLAR" access="Read/Write" description="Channel Rx descriptor list address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="30" name="RDESLA" description="Start of Receive List" />
    </Register>
    <Register start="+0x1120" size="0" name="DMACTxDTPR" access="Read/Write" description="Channel Tx descriptor tail pointer register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="30" name="TDT" description="Transmit Descriptor Tail Pointer" />
    </Register>
    <Register start="+0x1128" size="0" name="DMACRxDTPR" access="Read/Write" description="Channel Rx descriptor tail pointer register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="30" name="RDT" description="Receive Descriptor Tail Pointer" />
    </Register>
    <Register start="+0x112C" size="0" name="DMACTxRLR" access="Read/Write" description="Channel Tx descriptor ring length register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="TDRL" description="Transmit Descriptor Ring Length" />
    </Register>
    <Register start="+0x1130" size="0" name="DMACRxRLR" access="Read/Write" description="Channel Rx descriptor ring length register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="RDRL" description="Receive Descriptor Ring Length" />
    </Register>
    <Register start="+0x1134" size="0" name="DMACIER" access="Read/Write" description="Channel interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIE" description="Transmit Interrupt Enable" />
      <BitField start="1" size="1" name="TXSE" description="Transmit Stopped Enable" />
      <BitField start="2" size="1" name="TBUE" description="Transmit Buffer Unavailable Enable" />
      <BitField start="6" size="1" name="RIE" description="Receive Interrupt Enable" />
      <BitField start="7" size="1" name="RBUE" description="Receive Buffer Unavailable Enable" />
      <BitField start="8" size="1" name="RSE" description="Receive Stopped Enable" />
      <BitField start="9" size="1" name="RWTE" description="Receive Watchdog Timeout Enable" />
      <BitField start="10" size="1" name="ETIE" description="Early Transmit Interrupt Enable" />
      <BitField start="11" size="1" name="ERIE" description="Early Receive Interrupt Enable" />
      <BitField start="12" size="1" name="FBEE" description="Fatal Bus Error Enable" />
      <BitField start="13" size="1" name="CDEE" description="Context Descriptor Error Enable" />
      <BitField start="14" size="1" name="AIE" description="Abnormal Interrupt Summary Enable" />
      <BitField start="15" size="1" name="NIE" description="Normal Interrupt Summary Enable" />
    </Register>
    <Register start="+0x1138" size="0" name="DMACRxIWTR" access="Read/Write" description="Channel Rx interrupt watchdog timer register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RWT" description="Receive Interrupt Watchdog Timer Count" />
    </Register>
    <Register start="+0x1144" size="0" name="DMACCATxDR" access="ReadOnly" description="Channel current application transmit descriptor register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CURTDESAPTR" description="Application Transmit Descriptor Address Pointer" />
    </Register>
    <Register start="+0x114C" size="0" name="DMACCARxDR" access="ReadOnly" description="Channel current application receive descriptor register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CURRDESAPTR" description="Application Receive Descriptor Address Pointer" />
    </Register>
    <Register start="+0x1154" size="0" name="DMACCATxBR" access="ReadOnly" description="Channel current application transmit buffer register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CURTBUFAPTR" description="Application Transmit Buffer Address Pointer" />
    </Register>
    <Register start="+0x115C" size="0" name="DMACCARxBR" access="ReadOnly" description="Channel current application receive buffer register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CURRBUFAPTR" description="Application Receive Buffer Address Pointer" />
    </Register>
    <Register start="+0x1160" size="0" name="DMACSR" access="Read/Write" description="Channel status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TI" description="Transmit Interrupt" />
      <BitField start="1" size="1" name="TPS" description="Transmit Process Stopped" />
      <BitField start="2" size="1" name="TBU" description="Transmit Buffer Unavailable" />
      <BitField start="6" size="1" name="RI" description="Receive Interrupt" />
      <BitField start="7" size="1" name="RBU" description="Receive Buffer Unavailable" />
      <BitField start="8" size="1" name="RPS" description="Receive Process Stopped" />
      <BitField start="9" size="1" name="RWT" description="Receive Watchdog Timeout" />
      <BitField start="10" size="1" name="ET" description="Early Transmit Interrupt" />
      <BitField start="11" size="1" name="ER" description="Early Receive Interrupt" />
      <BitField start="12" size="1" name="FBE" description="Fatal Bus Error" />
      <BitField start="13" size="1" name="CDE" description="Context Descriptor Error" />
      <BitField start="14" size="1" name="AIS" description="Abnormal Interrupt Summary" />
      <BitField start="15" size="1" name="NIS" description="Normal Interrupt Summary" />
      <BitField start="16" size="3" name="TEB" description="Tx DMA Error Bits" />
      <BitField start="19" size="3" name="REB" description="Rx DMA Error Bits" />
    </Register>
    <Register start="+0x116C" size="0" name="DMACMFCR" access="ReadOnly" description="Channel missed frame count register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MFC" description="Dropped Packet Counters" />
      <BitField start="15" size="1" name="MFCO" description="Overflow status of the MFC Counter" />
    </Register>
    <Register start="+0xC00" size="0" name="MTLOMR" access="Read/Write" description="Operating mode Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="DTXSTS" description="DTXSTS" />
      <BitField start="8" size="1" name="CNTPRST" description="CNTPRST" />
      <BitField start="9" size="1" name="CNTCLR" description="CNTCLR" />
    </Register>
    <Register start="+0xC20" size="0" name="MTLISR" access="ReadOnly" description="Interrupt status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="Q0IS" description="Queue interrupt status" />
    </Register>
    <Register start="+0xD00" size="0" name="MTLTxQOMR" access="Read/Write" description="Tx queue operating mode Register" reset_value="0x00070008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTQ" description="Flush Transmit Queue" />
      <BitField start="1" size="1" name="TSF" description="Transmit Store and Forward" />
      <BitField start="2" size="2" name="TXQEN" description="Transmit Queue Enable" />
      <BitField start="4" size="3" name="TTC" description="Transmit Threshold Control" />
      <BitField start="16" size="9" name="TQS" description="Transmit Queue Size" />
    </Register>
    <Register start="+0xD04" size="0" name="MTLTxQUR" access="ReadOnly" description="Tx queue underflow register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="UFFRMCNT" description="Underflow Packet Counter" />
      <BitField start="11" size="1" name="UFCNTOVF" description="UFCNTOVF" />
    </Register>
    <Register start="+0xD08" size="0" name="MTLTxQDR" access="ReadOnly" description="Tx queue debug Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXQPAUSED" description="TXQPAUSED" />
      <BitField start="1" size="2" name="TRCSTS" description="TRCSTS" />
      <BitField start="3" size="1" name="TWCSTS" description="TWCSTS" />
      <BitField start="4" size="1" name="TXQSTS" description="TXQSTS" />
      <BitField start="5" size="1" name="TXSTSFSTS" description="TXSTSFSTS" />
      <BitField start="16" size="3" name="PTXQ" description="PTXQ" />
      <BitField start="20" size="3" name="STXSTSF" description="STXSTSF" />
    </Register>
    <Register start="+0xD2C" size="0" name="MTLQICSR" access="Read/Write" description="Queue interrupt control status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXUNFIS" description="TXUNFIS" />
      <BitField start="8" size="1" name="TXUIE" description="TXUIE" />
      <BitField start="16" size="1" name="RXOVFIS" description="RXOVFIS" />
      <BitField start="24" size="1" name="RXOIE" description="RXOIE" />
    </Register>
    <Register start="+0xD30" size="0" name="MTLRxQOMR" access="Read/Write" description="Rx queue operating mode register" reset_value="0x00700000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="RTC" description="RTC" />
      <BitField start="3" size="1" name="FUP" description="FUP" />
      <BitField start="4" size="1" name="FEP" description="FEP" />
      <BitField start="5" size="1" name="RSF" description="RSF" />
      <BitField start="6" size="1" name="DIS_TCP_EF" description="DIS_TCP_EF" />
      <BitField start="7" size="1" name="EHFC" description="EHFC" />
      <BitField start="8" size="3" name="RFA" description="RFA" />
      <BitField start="14" size="3" name="RFD" description="RFD" />
      <BitField start="20" size="3" name="RQS" description="RQS" />
    </Register>
    <Register start="+0xD34" size="0" name="MTLRxQMPOCR" access="ReadOnly" description="Rx queue missed packet and overflow counter register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="OVFPKTCNT" description="OVFPKTCNT" />
      <BitField start="11" size="1" name="OVFCNTOVF" description="OVFCNTOVF" />
      <BitField start="16" size="11" name="MISPKTCNT" description="MISPKTCNT" />
      <BitField start="27" size="1" name="MISCNTOVF" description="MISCNTOVF" />
    </Register>
    <Register start="+0xD38" size="0" name="MTLRxQDR" access="ReadOnly" description="Rx queue debug register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RWCSTS" description="RWCSTS" />
      <BitField start="1" size="2" name="RRCSTS" description="RRCSTS" />
      <BitField start="4" size="2" name="RXQSTS" description="RXQSTS" />
      <BitField start="16" size="14" name="PRXQ" description="PRXQ" />
    </Register>
    <Register start="+0x0" size="0" name="MACCR" access="Read/Write" description="Operating mode configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RE" description="Receiver Enable" />
      <BitField start="1" size="1" name="TE" description="TE" />
      <BitField start="2" size="2" name="PRELEN" description="PRELEN" />
      <BitField start="4" size="1" name="DC" description="DC" />
      <BitField start="5" size="2" name="BL" description="BL" />
      <BitField start="8" size="1" name="DR" description="DR" />
      <BitField start="9" size="1" name="DCRS" description="DCRS" />
      <BitField start="10" size="1" name="DO" description="DO" />
      <BitField start="11" size="1" name="ECRSFD" description="ECRSFD" />
      <BitField start="12" size="1" name="LM" description="LM" />
      <BitField start="13" size="1" name="DM" description="DM" />
      <BitField start="14" size="1" name="FES" description="FES" />
      <BitField start="16" size="1" name="JE" description="JE" />
      <BitField start="17" size="1" name="JD" description="JD" />
      <BitField start="19" size="1" name="WD" description="WD" />
      <BitField start="20" size="1" name="ACS" description="ACS" />
      <BitField start="21" size="1" name="CST" description="CST" />
      <BitField start="22" size="1" name="S2KP" description="S2KP" />
      <BitField start="23" size="1" name="GPSLCE" description="GPSLCE" />
      <BitField start="24" size="3" name="IPG" description="IPG" />
      <BitField start="27" size="1" name="IPC" description="IPC" />
      <BitField start="28" size="3" name="SARC" description="SARC" />
      <BitField start="31" size="1" name="ARPEN" description="ARPEN" />
    </Register>
    <Register start="+0x4" size="0" name="MACECR" access="Read/Write" description="Extended operating mode configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="GPSL" description="GPSL" />
      <BitField start="16" size="1" name="DCRCC" description="DCRCC" />
      <BitField start="17" size="1" name="SPEN" description="SPEN" />
      <BitField start="18" size="1" name="USP" description="USP" />
      <BitField start="24" size="1" name="EIPGEN" description="EIPGEN" />
      <BitField start="25" size="5" name="EIPG" description="EIPG" />
    </Register>
    <Register start="+0x8" size="0" name="MACPFR" access="Read/Write" description="Packet filtering control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PR" description="PR" />
      <BitField start="1" size="1" name="HUC" description="HUC" />
      <BitField start="2" size="1" name="HMC" description="HMC" />
      <BitField start="3" size="1" name="DAIF" description="DAIF" />
      <BitField start="4" size="1" name="PM" description="PM" />
      <BitField start="5" size="1" name="DBF" description="DBF" />
      <BitField start="6" size="2" name="PCF" description="PCF" />
      <BitField start="8" size="1" name="SAIF" description="SAIF" />
      <BitField start="9" size="1" name="SAF" description="SAF" />
      <BitField start="10" size="1" name="HPF" description="HPF" />
      <BitField start="16" size="1" name="VTFE" description="VTFE" />
      <BitField start="20" size="1" name="IPFE" description="IPFE" />
      <BitField start="21" size="1" name="DNTU" description="DNTU" />
      <BitField start="31" size="1" name="RA" description="RA" />
    </Register>
    <Register start="+0xC" size="0" name="MACWTR" access="Read/Write" description="Watchdog timeout register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="WTO" description="WTO" />
      <BitField start="8" size="1" name="PWE" description="PWE" />
    </Register>
    <Register start="+0x10" size="0" name="MACHT0R" access="Read/Write" description="Hash Table 0 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="HT31T0" description="HT31T0" />
    </Register>
    <Register start="+0x14" size="0" name="MACHT1R" access="Read/Write" description="Hash Table 1 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="HT63T32" description="HT63T32" />
    </Register>
    <Register start="+0x50" size="0" name="MACVTR" access="Read/Write" description="VLAN tag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VL" description="VL" />
      <BitField start="16" size="1" name="ETV" description="ETV" />
      <BitField start="17" size="1" name="VTIM" description="VTIM" />
      <BitField start="18" size="1" name="ESVL" description="ESVL" />
      <BitField start="19" size="1" name="ERSVLM" description="ERSVLM" />
      <BitField start="20" size="1" name="DOVLTC" description="DOVLTC" />
      <BitField start="21" size="2" name="EVLS" description="EVLS" />
      <BitField start="24" size="1" name="EVLRXS" description="EVLRXS" />
      <BitField start="25" size="1" name="VTHM" description="VTHM" />
      <BitField start="26" size="1" name="EDVLP" description="EDVLP" />
      <BitField start="27" size="1" name="ERIVLT" description="ERIVLT" />
      <BitField start="28" size="2" name="EIVLS" description="EIVLS" />
      <BitField start="31" size="1" name="EIVLRXS" description="EIVLRXS" />
    </Register>
    <Register start="+0x58" size="0" name="MACVHTR" access="Read/Write" description="VLAN Hash table register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VLHT" description="VLHT" />
    </Register>
    <Register start="+0x60" size="0" name="MACVIR" access="Read/Write" description="VLAN inclusion register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VLT" description="VLT" />
      <BitField start="16" size="2" name="VLC" description="VLC" />
      <BitField start="18" size="1" name="VLP" description="VLP" />
      <BitField start="19" size="1" name="CSVL" description="CSVL" />
      <BitField start="20" size="1" name="VLTI" description="VLTI" />
    </Register>
    <Register start="+0x64" size="0" name="MACIVIR" access="Read/Write" description="Inner VLAN inclusion register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VLT" description="VLT" />
      <BitField start="16" size="2" name="VLC" description="VLC" />
      <BitField start="18" size="1" name="VLP" description="VLP" />
      <BitField start="19" size="1" name="CSVL" description="CSVL" />
      <BitField start="20" size="1" name="VLTI" description="VLTI" />
    </Register>
    <Register start="+0x70" size="0" name="MACQTxFCR" access="Read/Write" description="Tx Queue flow control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FCB_BPA" description="FCB_BPA" />
      <BitField start="1" size="1" name="TFE" description="TFE" />
      <BitField start="4" size="3" name="PLT" description="PLT" />
      <BitField start="7" size="1" name="DZPQ" description="DZPQ" />
      <BitField start="16" size="16" name="PT" description="PT" />
    </Register>
    <Register start="+0x90" size="0" name="MACRxFCR" access="Read/Write" description="Rx flow control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RFE" description="RFE" />
      <BitField start="1" size="1" name="UP" description="UP" />
    </Register>
    <Register start="+0xB0" size="0" name="MACISR" access="ReadOnly" description="Interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="PHYIS" description="PHYIS" />
      <BitField start="4" size="1" name="PMTIS" description="PMTIS" />
      <BitField start="5" size="1" name="LPIIS" description="LPIIS" />
      <BitField start="8" size="1" name="MMCIS" description="MMCIS" />
      <BitField start="9" size="1" name="MMCRXIS" description="MMCRXIS" />
      <BitField start="10" size="1" name="MMCTXIS" description="MMCTXIS" />
      <BitField start="12" size="1" name="TSIS" description="TSIS" />
      <BitField start="13" size="1" name="TXSTSIS" description="TXSTSIS" />
      <BitField start="14" size="1" name="RXSTSIS" description="RXSTSIS" />
    </Register>
    <Register start="+0xB4" size="0" name="MACIER" access="Read/Write" description="Interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="PHYIE" description="PHYIE" />
      <BitField start="4" size="1" name="PMTIE" description="PMTIE" />
      <BitField start="5" size="1" name="LPIIE" description="LPIIE" />
      <BitField start="12" size="1" name="TSIE" description="TSIE" />
      <BitField start="13" size="1" name="TXSTSIE" description="TXSTSIE" />
      <BitField start="14" size="1" name="RXSTSIE" description="RXSTSIE" />
    </Register>
    <Register start="+0xB8" size="0" name="MACRxTxSR" access="ReadOnly" description="Rx Tx status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TJT" description="TJT" />
      <BitField start="1" size="1" name="NCARR" description="NCARR" />
      <BitField start="2" size="1" name="LCARR" description="LCARR" />
      <BitField start="3" size="1" name="EXDEF" description="EXDEF" />
      <BitField start="4" size="1" name="LCOL" description="LCOL" />
      <BitField start="5" size="1" name="EXCOL" description="LCOL" />
      <BitField start="8" size="1" name="RWT" description="RWT" />
    </Register>
    <Register start="+0xC0" size="0" name="MACPCSR" access="Read/Write" description="PMT control status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PWRDWN" description="PWRDWN" />
      <BitField start="1" size="1" name="MGKPKTEN" description="MGKPKTEN" />
      <BitField start="2" size="1" name="RWKPKTEN" description="RWKPKTEN" />
      <BitField start="5" size="1" name="MGKPRCVD" description="MGKPRCVD" />
      <BitField start="6" size="1" name="RWKPRCVD" description="RWKPRCVD" />
      <BitField start="9" size="1" name="GLBLUCAST" description="GLBLUCAST" />
      <BitField start="10" size="1" name="RWKPFE" description="RWKPFE" />
      <BitField start="24" size="5" name="RWKPTR" description="RWKPTR" />
      <BitField start="31" size="1" name="RWKFILTRST" description="RWKFILTRST" />
    </Register>
    <Register start="+0xC4" size="0" name="MACRWKPFR" access="Read/Write" description="Remove wakeup packet filter register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="WKUPFRMFTR" description="WKUPFRMFTR" />
    </Register>
    <Register start="+0xD0" size="0" name="MACLCSR" access="Read/Write" description="LPI control status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TLPIEN" description="TLPIEN" />
      <BitField start="1" size="1" name="TLPIEX" description="TLPIEX" />
      <BitField start="2" size="1" name="RLPIEN" description="RLPIEN" />
      <BitField start="3" size="1" name="RLPIEX" description="RLPIEX" />
      <BitField start="8" size="1" name="TLPIST" description="TLPIST" />
      <BitField start="9" size="1" name="RLPIST" description="RLPIST" />
      <BitField start="16" size="1" name="LPIEN" description="LPIEN" />
      <BitField start="17" size="1" name="PLS" description="PLS" />
      <BitField start="18" size="1" name="PLSEN" description="PLSEN" />
      <BitField start="19" size="1" name="LPITXA" description="LPITXA" />
      <BitField start="20" size="1" name="LPITE" description="LPITE" />
      <BitField start="21" size="1" name="LPITCSE" description="LPITCSE" />
    </Register>
    <Register start="+0xD4" size="0" name="MACLTCR" access="Read/Write" description="LPI timers control register" reset_value="0x03E80000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TWT" description="TWT" />
      <BitField start="16" size="10" name="LST" description="LST" />
    </Register>
    <Register start="+0xD8" size="0" name="MACLETR" access="Read/Write" description="LPI entry timer register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="LPIET" description="LPIET" />
    </Register>
    <Register start="+0xDC" size="0" name="MAC1USTCR" access="Read/Write" description="1-microsecond-tick counter register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="TIC_1US_CNTR" description="TIC_1US_CNTR" />
    </Register>
    <Register start="+0x110" size="0" name="MACVR" access="ReadOnly" description="Version register" reset_value="0x00003041" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SNPSVER" description="SNPSVER" />
      <BitField start="8" size="8" name="USERVER" description="USERVER" />
    </Register>
    <Register start="+0x120" size="0" name="MACHWF1R" access="ReadOnly" description="HW feature 1 register" reset_value="0x11841904" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="RXFIFOSIZE" description="RXFIFOSIZE" />
      <BitField start="6" size="5" name="TXFIFOSIZE" description="TXFIFOSIZE" />
      <BitField start="11" size="1" name="OSTEN" description="OSTEN" />
      <BitField start="12" size="1" name="PTOEN" description="PTOEN" />
      <BitField start="13" size="1" name="ADVTHWORD" description="ADVTHWORD" />
      <BitField start="16" size="1" name="DCBEN" description="DCBEN" />
      <BitField start="17" size="1" name="SPHEN" description="SPHEN" />
      <BitField start="18" size="1" name="TSOEN" description="TSOEN" />
      <BitField start="19" size="1" name="DBGMEMA" description="DBGMEMA" />
      <BitField start="20" size="1" name="AVSEL" description="AVSEL" />
      <BitField start="24" size="2" name="HASHTBLSZ" description="HASHTBLSZ" />
      <BitField start="27" size="4" name="L3L4FNUM" description="L3L4FNUM" />
    </Register>
    <Register start="+0x124" size="0" name="MACHWF2R" access="ReadOnly" description="HW feature 2 register" reset_value="0x41000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RXQCNT" description="RXQCNT" />
      <BitField start="6" size="4" name="TXQCNT" description="TXQCNT" />
      <BitField start="12" size="4" name="RXCHCNT" description="RXCHCNT" />
      <BitField start="18" size="4" name="TXCHCNT" description="TXCHCNT" />
      <BitField start="24" size="3" name="PPSOUTNUM" description="PPSOUTNUM" />
      <BitField start="28" size="3" name="AUXSNAPNUM" description="AUXSNAPNUM" />
    </Register>
    <Register start="+0x200" size="0" name="MACMDIOAR" access="Read/Write" description="MDIO address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MB" description="MB" />
      <BitField start="1" size="1" name="C45E" description="C45E" />
      <BitField start="2" size="2" name="GOC" description="GOC" />
      <BitField start="4" size="1" name="SKAP" description="SKAP" />
      <BitField start="8" size="4" name="CR" description="CR" />
      <BitField start="12" size="3" name="NTC" description="NTC" />
      <BitField start="16" size="5" name="RDA" description="RDA" />
      <BitField start="21" size="5" name="PA" description="PA" />
      <BitField start="26" size="1" name="BTB" description="BTB" />
      <BitField start="27" size="1" name="PSE" description="PSE" />
    </Register>
    <Register start="+0x204" size="0" name="MACMDIODR" access="Read/Write" description="MDIO data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MD" description="MD" />
      <BitField start="16" size="16" name="RA" description="RA" />
    </Register>
    <Register start="+0xAE0" size="0" name="MACARPAR" access="Read/Write" description="ARP address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ARPPA" description="ARPPA" />
    </Register>
    <Register start="+0x300" size="0" name="MACA0HR" access="Read/Write" description="Address 0 high register" reset_value="0x8000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ADDRHI" description="ADDRHI" />
      <BitField start="31" size="1" name="AE" description="AE" />
    </Register>
    <Register start="+0x304" size="0" name="MACA0LR" access="Read/Write" description="Address 0 low register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDRLO" description="ADDRLO" />
    </Register>
    <Register start="+0x30C" size="0" name="MACA1LR" access="Read/Write" description="Address 1 low register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDRLO" description="ADDRLO" />
    </Register>
    <Register start="+0x314" size="0" name="MACA2LR" access="Read/Write" description="Address 2 low register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDRLO" description="ADDRLO" />
    </Register>
    <Register start="+0x31C" size="0" name="MACA3LR" access="Read/Write" description="Address 3 low register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDRLO" description="ADDRLO" />
    </Register>
    <Register start="+0x308" size="0" name="MACA1HR" access="Read/Write" description="Address 1 high register" reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ADDRHI" description="ADDRHI" />
      <BitField start="24" size="6" name="MBC" description="MBC" />
      <BitField start="30" size="1" name="SA" description="SA" />
      <BitField start="31" size="1" name="AE" description="AE" />
    </Register>
    <Register start="+0x310" size="0" name="MACA2HR" access="Read/Write" description="Address 2 high register" reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ADDRHI" description="ADDRHI" />
      <BitField start="24" size="6" name="MBC" description="MBC" />
      <BitField start="30" size="1" name="SA" description="SA" />
      <BitField start="31" size="1" name="AE" description="AE" />
    </Register>
    <Register start="+0x318" size="0" name="MACA3HR" access="Read/Write" description="Address 3 high register" reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ADDRHI" description="ADDRHI" />
      <BitField start="24" size="6" name="MBC" description="MBC" />
      <BitField start="30" size="1" name="SA" description="SA" />
      <BitField start="31" size="1" name="AE" description="AE" />
    </Register>
    <Register start="+0x700" size="0" name="MMC_CONTROL" access="Read/Write" description="MMC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CNTRST" description="CNTRST" />
      <BitField start="1" size="1" name="CNTSTOPRO" description="CNTSTOPRO" />
      <BitField start="2" size="1" name="RSTONRD" description="RSTONRD" />
      <BitField start="3" size="1" name="CNTFREEZ" description="CNTFREEZ" />
      <BitField start="4" size="1" name="CNTPRST" description="CNTPRST" />
      <BitField start="5" size="1" name="CNTPRSTLVL" description="CNTPRSTLVL" />
      <BitField start="8" size="1" name="UCDBC" description="UCDBC" />
    </Register>
    <Register start="+0x704" size="0" name="MMC_RX_INTERRUPT" access="ReadOnly" description="MMC Rx interrupt register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="RXCRCERPIS" description="RXCRCERPIS" />
      <BitField start="6" size="1" name="RXALGNERPIS" description="RXALGNERPIS" />
      <BitField start="17" size="1" name="RXUCGPIS" description="RXUCGPIS" />
      <BitField start="26" size="1" name="RXLPIUSCIS" description="RXLPIUSCIS" />
      <BitField start="27" size="1" name="RXLPITRCIS" description="RXLPITRCIS" />
    </Register>
    <Register start="+0x708" size="0" name="MMC_TX_INTERRUPT" access="ReadOnly" description="MMC Tx interrupt register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="TXSCOLGPIS" description="TXSCOLGPIS" />
      <BitField start="15" size="1" name="TXMCOLGPIS" description="TXMCOLGPIS" />
      <BitField start="21" size="1" name="TXGPKTIS" description="TXGPKTIS" />
      <BitField start="26" size="1" name="TXLPIUSCIS" description="TXLPIUSCIS" />
      <BitField start="27" size="1" name="TXLPITRCIS" description="TXLPITRCIS" />
    </Register>
    <Register start="+0x70C" size="0" name="MMC_RX_INTERRUPT_MASK" access="Read/Write" description="MMC Rx interrupt mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="RXCRCERPIM" description="RXCRCERPIM" />
      <BitField start="6" size="1" name="RXALGNERPIM" description="RXALGNERPIM" />
      <BitField start="17" size="1" name="RXUCGPIM" description="RXUCGPIM" />
      <BitField start="26" size="1" name="RXLPIUSCIM" description="RXLPIUSCIM" />
      <BitField start="27" size="1" name="RXLPITRCIM" description="RXLPITRCIM" />
    </Register>
    <Register start="+0x710" size="0" name="MMC_TX_INTERRUPT_MASK" access="Read/Write" description="MMC Tx interrupt mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="TXSCOLGPIM" description="TXSCOLGPIM" />
      <BitField start="15" size="1" name="TXMCOLGPIM" description="TXMCOLGPIM" />
      <BitField start="21" size="1" name="TXGPKTIM" description="TXGPKTIM" />
      <BitField start="26" size="1" name="TXLPIUSCIM" description="TXLPIUSCIM" />
      <BitField start="27" size="1" name="TXLPITRCIM" description="TXLPITRCIM" />
    </Register>
    <Register start="+0x74C" size="0" name="TX_SINGLE_COLLISION_GOOD_PACKETS" access="ReadOnly" description="Tx single collision good packets register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXSNGLCOLG" description="TXSNGLCOLG" />
    </Register>
    <Register start="+0x750" size="0" name="TX_MULTIPLE_COLLISION_GOOD_PACKETS" access="ReadOnly" description="Tx multiple collision good packets register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXMULTCOLG" description="TXMULTCOLG" />
    </Register>
    <Register start="+0x768" size="0" name="TX_PACKET_COUNT_GOOD" access="ReadOnly" description="Tx packet count good register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXPKTG" description="TXPKTG" />
    </Register>
    <Register start="+0x794" size="0" name="RX_CRC_ERROR_PACKETS" access="ReadOnly" description="Rx CRC error packets register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXCRCERR" description="RXCRCERR" />
    </Register>
    <Register start="+0x798" size="0" name="RX_ALIGNMENT_ERROR_PACKETS" access="ReadOnly" description="Rx alignment error packets register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXALGNERR" description="RXALGNERR" />
    </Register>
    <Register start="+0x7C4" size="0" name="RX_UNICAST_PACKETS_GOOD" access="ReadOnly" description="Rx unicast packets good register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXUCASTG" description="RXUCASTG" />
    </Register>
    <Register start="+0x7EC" size="0" name="TX_LPI_USEC_CNTR" access="ReadOnly" description="Tx LPI microsecond timer register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXLPIUSC" description="TXLPIUSC" />
    </Register>
    <Register start="+0x7F0" size="0" name="TX_LPI_TRAN_CNTR" access="ReadOnly" description="Tx LPI transition counter register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXLPITRC" description="TXLPITRC" />
    </Register>
    <Register start="+0x7F4" size="0" name="RX_LPI_USEC_CNTR" access="ReadOnly" description="Rx LPI microsecond counter register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXLPIUSC" description="RXLPIUSC" />
    </Register>
    <Register start="+0x7F8" size="0" name="RX_LPI_TRAN_CNTR" access="ReadOnly" description="Rx LPI transition counter register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXLPITRC" description="RXLPITRC" />
    </Register>
    <Register start="+0x900" size="0" name="MACL3L4C0R" access="Read/Write" description="L3 and L4 control 0 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="L3PEN0" description="L3PEN0" />
      <BitField start="2" size="1" name="L3SAM0" description="L3SAM0" />
      <BitField start="3" size="1" name="L3SAIM0" description="L3SAIM0" />
      <BitField start="4" size="1" name="L3DAM0" description="L3DAM0" />
      <BitField start="5" size="1" name="L3DAIM0" description="L3DAIM0" />
      <BitField start="6" size="5" name="L3HSBM0" description="L3HSBM0" />
      <BitField start="11" size="5" name="L3HDBM0" description="L3HDBM0" />
      <BitField start="16" size="1" name="L4PEN0" description="L4PEN0" />
      <BitField start="18" size="1" name="L4SPM0" description="L4SPM0" />
      <BitField start="19" size="1" name="L4SPIM0" description="L4SPIM0" />
      <BitField start="20" size="1" name="L4DPM0" description="L4DPM0" />
      <BitField start="21" size="1" name="L4DPIM0" description="L4DPIM0" />
    </Register>
    <Register start="+0x904" size="0" name="MACL4A0R" access="Read/Write" description="Layer4 address filter 0 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="L4SP0" description="L4SP0" />
      <BitField start="16" size="16" name="L4DP0" description="L4DP0" />
    </Register>
    <Register start="+0x114" size="0" name="MACDR" access="ReadOnly" description="Debug register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RPESTS" description="RPESTS" />
      <BitField start="1" size="2" name="RFCFCSTS" description="RFCFCSTS" />
      <BitField start="16" size="1" name="TPESTS" description="TPESTS" />
      <BitField start="17" size="2" name="TFCSTS" description="TFCSTS" />
    </Register>
    <Register start="+0x910" size="0" name="MACL3A00R" access="Read/Write" description="MACL3A00R" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="L3A00" description="L3A00" />
    </Register>
    <Register start="+0x914" size="0" name="MACL3A10R" access="Read/Write" description="Layer3 address 1 filter 0 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="L3A10" description="L3A10" />
    </Register>
    <Register start="+0x918" size="0" name="MACL3A20" access="Read/Write" description="Layer3 Address 2 filter 0 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="L3A20" description="L3A20" />
    </Register>
    <Register start="+0x91C" size="0" name="MACL3A30" access="Read/Write" description="Layer3 Address 3 filter 0 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="L3A30" description="L3A30" />
    </Register>
    <Register start="+0x930" size="0" name="MACL3L4C1R" access="Read/Write" description="L3 and L4 control 1 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="L3PEN1" description="L3PEN1" />
      <BitField start="2" size="1" name="L3SAM1" description="L3SAM1" />
      <BitField start="3" size="1" name="L3SAIM1" description="L3SAIM1" />
      <BitField start="4" size="1" name="L3DAM1" description="L3DAM1" />
      <BitField start="5" size="1" name="L3DAIM1" description="L3DAIM1" />
      <BitField start="6" size="5" name="L3HSBM1" description="L3HSBM1" />
      <BitField start="11" size="5" name="L3HDBM1" description="L3HDBM1" />
      <BitField start="16" size="1" name="L4PEN1" description="L4PEN1" />
      <BitField start="18" size="1" name="L4SPM1" description="L4SPM1" />
      <BitField start="19" size="1" name="L4SPIM1" description="L4SPIM1" />
      <BitField start="20" size="1" name="L4DPM1" description="L4DPM1" />
      <BitField start="21" size="1" name="L4DPIM1" description="L4DPIM1" />
    </Register>
    <Register start="+0x934" size="0" name="MACL4A1R" access="Read/Write" description="Layer 4 address filter 1 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="L4SP1" description="L4SP1" />
      <BitField start="16" size="16" name="L4DP1" description="L4DP1" />
    </Register>
    <Register start="+0x940" size="0" name="MACL3A01R" access="Read/Write" description="Layer3 address 0 filter 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="L3A01" description="L3A01" />
    </Register>
    <Register start="+0x944" size="0" name="MACL3A11R" access="Read/Write" description="Layer3 address 1 filter 1 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="L3A11" description="L3A11" />
    </Register>
    <Register start="+0x948" size="0" name="MACL3A21R" access="Read/Write" description="Layer3 address 2 filter 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="L3A21" description="L3A21" />
    </Register>
    <Register start="+0x94C" size="0" name="MACL3A31R" access="Read/Write" description="Layer3 address 3 filter 1 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="L3A31" description="L3A31" />
    </Register>
    <Register start="+0xB00" size="0" name="MACTSCR" access="Read/Write" description="Timestamp control Register" reset_value="0x00000200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TSENA" description="TSENA" />
      <BitField start="1" size="1" name="TSCFUPDT" description="TSCFUPDT" />
      <BitField start="2" size="1" name="TSINIT" description="TSINIT" />
      <BitField start="3" size="1" name="TSUPDT" description="TSUPDT" />
      <BitField start="5" size="1" name="TSADDREG" description="TSADDREG" />
      <BitField start="8" size="1" name="TSENALL" description="TSENALL" />
      <BitField start="9" size="1" name="TSCTRLSSR" description="TSCTRLSSR" />
      <BitField start="10" size="1" name="TSVER2ENA" description="TSVER2ENA" />
      <BitField start="11" size="1" name="TSIPENA" description="TSIPENA" />
      <BitField start="12" size="1" name="TSIPV6ENA" description="TSIPV6ENA" />
      <BitField start="13" size="1" name="TSIPV4ENA" description="TSIPV4ENA" />
      <BitField start="14" size="1" name="TSEVNTENA" description="TSEVNTENA" />
      <BitField start="15" size="1" name="TSMSTRENA" description="TSMSTRENA" />
      <BitField start="16" size="2" name="SNAPTYPSEL" description="SNAPTYPSEL" />
      <BitField start="18" size="1" name="TSENMACADDR" description="TSENMACADDR" />
      <BitField start="19" size="1" name="CSC" description="CSC" />
      <BitField start="24" size="1" name="TXTSSTSM" description="TXTSSTSM" />
    </Register>
    <Register start="+0xB04" size="0" name="MACSSIR" access="Read/Write" description="Sub-second increment register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="8" name="SNSINC" description="SNSINC" />
      <BitField start="16" size="8" name="SSINC" description="SSINC" />
    </Register>
    <Register start="+0xB08" size="0" name="MACSTSR" access="ReadOnly" description="System time seconds register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSS" description="TSS" />
    </Register>
    <Register start="+0xB0C" size="0" name="MACSTNR" access="ReadOnly" description="System time nanoseconds register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="TSSS" description="TSSS" />
    </Register>
    <Register start="+0xB10" size="0" name="MACSTSUR" access="Read/Write" description="System time seconds update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSS" description="TSS" />
    </Register>
    <Register start="+0xB14" size="0" name="MACSTNUR" access="Read/Write" description="System time nanoseconds update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="TSSS" description="TSSS" />
      <BitField start="31" size="1" name="ADDSUB" description="ADDSUB" />
    </Register>
    <Register start="+0xB18" size="0" name="MACTSAR" access="Read/Write" description="Timestamp addend register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSAR" description="TSAR" />
    </Register>
    <Register start="+0xB20" size="0" name="MACTSSR" access="ReadOnly" description="Timestamp status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TSSOVF" description="TSSOVF" />
      <BitField start="1" size="1" name="TSTARGT0" description="TSTARGT0" />
      <BitField start="2" size="1" name="AUXTSTRIG" description="AUXTSTRIG" />
      <BitField start="3" size="1" name="TSTRGTERR0" description="TSTRGTERR0" />
      <BitField start="15" size="1" name="TXTSSIS" description="TXTSSIS" />
      <BitField start="16" size="4" name="ATSSTN" description="ATSSTN" />
      <BitField start="24" size="1" name="ATSSTM" description="ATSSTM" />
      <BitField start="25" size="5" name="ATSNS" description="ATSNS" />
    </Register>
    <Register start="+0xB30" size="0" name="MACTxTSSNR" access="ReadOnly" description="Tx timestamp status nanoseconds register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="TXTSSLO" description="TXTSSLO" />
      <BitField start="31" size="1" name="TXTSSMIS" description="TXTSSMIS" />
    </Register>
    <Register start="+0xB34" size="0" name="MACTxTSSSR" access="ReadOnly" description="Tx timestamp status seconds register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXTSSHI" description="TXTSSHI" />
    </Register>
    <Register start="+0xB40" size="0" name="MACACR" access="Read/Write" description="Auxiliary control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ATSFC" description="ATSFC" />
      <BitField start="4" size="1" name="ATSEN0" description="ATSEN0" />
      <BitField start="5" size="1" name="ATSEN1" description="ATSEN1" />
      <BitField start="6" size="1" name="ATSEN2" description="ATSEN2" />
      <BitField start="7" size="1" name="ATSEN3" description="ATSEN3" />
    </Register>
    <Register start="+0xB48" size="0" name="MACATSNR" access="ReadOnly" description="Auxiliary timestamp nanoseconds register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="AUXTSLO" description="AUXTSLO" />
    </Register>
    <Register start="+0xB4C" size="0" name="MACATSSR" access="ReadOnly" description="Auxiliary timestamp seconds register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AUXTSHI" description="AUXTSHI" />
    </Register>
    <Register start="+0xB50" size="0" name="MACTSIACR" access="Read/Write" description="Timestamp Ingress asymmetric correction register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="OSTIAC" description="OSTIAC" />
    </Register>
    <Register start="+0xB54" size="0" name="MACTSEACR" access="Read/Write" description="Timestamp Egress asymmetric correction register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="OSTEAC" description="OSTEAC" />
    </Register>
    <Register start="+0xB58" size="0" name="MACTSICNR" access="Read/Write" description="Timestamp Ingress correction nanosecond register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSIC" description="TSIC" />
    </Register>
    <Register start="+0xB5C" size="0" name="MACTSECNR" access="Read/Write" description="Timestamp Egress correction nanosecond register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSEC" description="TSEC" />
    </Register>
    <Register start="+0xB70" size="0" name="MACPPSCR" access="Read/Write" description="PPS control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PPSCTRL" description="PPSCTRL" />
      <BitField start="4" size="1" name="PPSEN0" description="PPSEN0" />
      <BitField start="5" size="2" name="TRGTMODSEL0" description="TRGTMODSEL0" />
    </Register>
    <Register start="+0xB80" size="0" name="MACPPSTTSR" access="Read/Write" description="PPS target time seconds register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="TSTRH0" description="TSTRH0" />
    </Register>
    <Register start="+0xB84" size="0" name="MACPPSTTNR" access="Read/Write" description="PPS target time nanoseconds register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="TTSL0" description="TTSL0" />
      <BitField start="31" size="1" name="TRGTBUSY0" description="TRGTBUSY0" />
    </Register>
    <Register start="+0xB88" size="0" name="MACPPSIR" access="Read/Write" description="PPS interval register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PPSINT0" description="PPSINT0" />
    </Register>
    <Register start="+0xB8C" size="0" name="MACPPSWR" access="Read/Write" description="PPS width register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PPSWIDTH0" description="PPSWIDTH0" />
    </Register>
    <Register start="+0xBC0" size="0" name="MACPOCR" access="Read/Write" description="PTP Offload control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PTOEN" description="PTOEN" />
      <BitField start="1" size="1" name="ASYNCEN" description="ASYNCEN" />
      <BitField start="2" size="1" name="APDREQEN" description="APDREQEN" />
      <BitField start="4" size="1" name="ASYNCTRIG" description="ASYNCTRIG" />
      <BitField start="5" size="1" name="APDREQTRIG" description="APDREQTRIG" />
      <BitField start="6" size="1" name="DRRDIS" description="DRRDIS" />
      <BitField start="8" size="8" name="DN" description="DN" />
    </Register>
    <Register start="+0xBC4" size="0" name="MACSPI0R" access="Read/Write" description="PTP Source Port Identity 0 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SPI0" description="SPI0" />
    </Register>
    <Register start="+0xBC8" size="0" name="MACSPI1R" access="Read/Write" description="PTP Source port identity 1 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SPI1" description="SPI1" />
    </Register>
    <Register start="+0xBCC" size="0" name="MACSPI2R" access="Read/Write" description="PTP Source port identity 2 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SPI2" description="SPI2" />
    </Register>
    <Register start="+0xBD0" size="0" name="MACLMIR" access="Read/Write" description="Log message interval register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LSI" description="LSI" />
      <BitField start="8" size="3" name="DRSYNCR" description="DRSYNCR" />
      <BitField start="24" size="8" name="LMPDRI" description="LMPDRI" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FDCAN1" start="0x4000A000" description="FDCAN1">
    <Register start="+0x0" size="0" name="FDCAN_CREL" access="ReadOnly" description="FDCAN Core Release Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DAY" description="Timestamp Day" />
      <BitField start="8" size="8" name="MON" description="Timestamp Month" />
      <BitField start="16" size="4" name="YEAR" description="Timestamp Year" />
      <BitField start="20" size="4" name="SUBSTEP" description="Sub-step of Core release" />
      <BitField start="24" size="4" name="STEP" description="Step of Core release" />
      <BitField start="28" size="4" name="REL" description="Core release" />
    </Register>
    <Register start="+0x4" size="0" name="FDCAN_ENDN" access="ReadOnly" description="FDCAN Core Release Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ETV" description="Endiannes Test Value" />
    </Register>
    <Register start="+0xC" size="0" name="FDCAN_DBTP" access="ReadOnly" description="FDCAN Data Bit Timing and Prescaler Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DSJW" description="Synchronization Jump Width" />
      <BitField start="4" size="4" name="DTSEG2" description="Data time segment after sample point" />
      <BitField start="8" size="5" name="DTSEG1" description="Data time segment after sample point" />
      <BitField start="16" size="5" name="DBRP" description="Data BIt Rate Prescaler" />
      <BitField start="23" size="1" name="TDC" description="Transceiver Delay Compensation" />
    </Register>
    <Register start="+0x10" size="0" name="FDCAN_TEST" access="ReadOnly" description="FDCAN Test Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="LBCK" description="Loop Back mode" />
      <BitField start="5" size="2" name="TX" description="Loop Back mode" />
      <BitField start="7" size="1" name="RX" description="Control of Transmit Pin" />
    </Register>
    <Register start="+0x14" size="0" name="FDCAN_RWD" access="ReadOnly" description="FDCAN RAM Watchdog Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WDC" description="Watchdog configuration" />
      <BitField start="8" size="8" name="WDV" description="Watchdog value" />
    </Register>
    <Register start="+0x18" size="0" name="FDCAN_CCCR" access="Read/Write" description="FDCAN CC Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INIT" description="Initialization" />
      <BitField start="1" size="1" name="CCE" description="Configuration Change Enable" />
      <BitField start="2" size="1" name="ASM" description="ASM Restricted Operation Mode" />
      <BitField start="3" size="1" name="CSA" description="Clock Stop Acknowledge" />
      <BitField start="4" size="1" name="CSR" description="Clock Stop Request" />
      <BitField start="5" size="1" name="MON" description="Bus Monitoring Mode" />
      <BitField start="6" size="1" name="DAR" description="Disable Automatic Retransmission" />
      <BitField start="7" size="1" name="TEST" description="Test Mode Enable" />
      <BitField start="8" size="1" name="FDOE" description="FD Operation Enable" />
      <BitField start="9" size="1" name="BSE" description="FDCAN Bit Rate Switching" />
      <BitField start="12" size="1" name="PXHD" description="Protocol Exception Handling Disable" />
      <BitField start="13" size="1" name="EFBI" description="Edge Filtering during Bus Integration" />
      <BitField start="14" size="1" name="TXP" description="TXP" />
      <BitField start="15" size="1" name="NISO" description="Non ISO Operation" />
    </Register>
    <Register start="+0x1C" size="0" name="FDCAN_NBTP" access="Read/Write" description="FDCAN Nominal Bit Timing and Prescaler Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TSEG2" description="Nominal Time segment after sample point" />
      <BitField start="8" size="8" name="NTSEG1" description="Nominal Time segment before sample point" />
      <BitField start="16" size="9" name="NBRP" description="Bit Rate Prescaler" />
      <BitField start="25" size="7" name="NSJW" description="NSJW: Nominal (Re)Synchronization Jump Width" />
    </Register>
    <Register start="+0x20" size="0" name="FDCAN_TSCC" access="Read/Write" description="FDCAN Timestamp Counter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TSS" description="Timestamp Select" />
      <BitField start="16" size="4" name="TCP" description="Timestamp Counter Prescaler" />
    </Register>
    <Register start="+0x24" size="0" name="FDCAN_TSCV" access="Read/Write" description="FDCAN Timestamp Counter Value Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSC" description="Timestamp Counter" />
    </Register>
    <Register start="+0x28" size="0" name="FDCAN_TOCC" access="Read/Write" description="FDCAN Timeout Counter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ETOC" description="Enable Timeout Counter" />
      <BitField start="1" size="2" name="TOS" description="Timeout Select" />
      <BitField start="16" size="16" name="TOP" description="Timeout Period" />
    </Register>
    <Register start="+0x2C" size="0" name="FDCAN_TOCV" access="Read/Write" description="FDCAN Timeout Counter Value Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TOC" description="Timeout Counter" />
    </Register>
    <Register start="+0x40" size="0" name="FDCAN_ECR" access="Read/Write" description="FDCAN Error Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TEC" description="Transmit Error Counter" />
      <BitField start="8" size="7" name="TREC" description="Receive Error Counter" />
      <BitField start="15" size="1" name="RP" description="Receive Error Passive" />
      <BitField start="16" size="8" name="CEL" description="AN Error Logging" />
    </Register>
    <Register start="+0x44" size="0" name="FDCAN_PSR" access="Read/Write" description="FDCAN Protocol Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LEC" description="Last Error Code" />
      <BitField start="3" size="2" name="ACT" description="Activity" />
      <BitField start="5" size="1" name="EP" description="Error Passive" />
      <BitField start="6" size="1" name="EW" description="Warning Status" />
      <BitField start="7" size="1" name="BO" description="Bus_Off Status" />
      <BitField start="8" size="3" name="DLEC" description="Data Last Error Code" />
      <BitField start="11" size="1" name="RESI" description="ESI flag of last received FDCAN Message" />
      <BitField start="12" size="1" name="RBRS" description="BRS flag of last received FDCAN Message" />
      <BitField start="13" size="1" name="REDL" description="Received FDCAN Message" />
      <BitField start="14" size="1" name="PXE" description="Protocol Exception Event" />
      <BitField start="16" size="7" name="TDCV" description="Transmitter Delay Compensation Value" />
    </Register>
    <Register start="+0x48" size="0" name="FDCAN_TDCR" access="ReadOnly" description="FDCAN Transmitter Delay Compensation Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TDCF" description="Transmitter Delay Compensation Filter Window Length" />
      <BitField start="8" size="7" name="TDCO" description="Transmitter Delay Compensation Offset" />
    </Register>
    <Register start="+0x50" size="0" name="FDCAN_IR" access="ReadOnly" description="FDCAN Interrupt Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0N" description="Rx FIFO 0 New Message" />
      <BitField start="1" size="1" name="RF0W" description="Rx FIFO 0 Full" />
      <BitField start="2" size="1" name="RF0F" description="Rx FIFO 0 Full" />
      <BitField start="3" size="1" name="RF0L" description="Rx FIFO 0 Message Lost" />
      <BitField start="4" size="1" name="RF1N" description="Rx FIFO 1 New Message" />
      <BitField start="5" size="1" name="RF1W" description="Rx FIFO 1 Watermark Reached" />
      <BitField start="6" size="1" name="RF1F" description="Rx FIFO 1 Watermark Reached" />
      <BitField start="7" size="1" name="RF1L" description="Rx FIFO 1 Message Lost" />
      <BitField start="8" size="1" name="HPM" description="High Priority Message" />
      <BitField start="9" size="1" name="TC" description="Transmission Completed" />
      <BitField start="10" size="1" name="TCF" description="Transmission Cancellation Finished" />
      <BitField start="11" size="1" name="TEF" description="Tx FIFO Empty" />
      <BitField start="12" size="1" name="TEFN" description="Tx Event FIFO New Entry" />
      <BitField start="13" size="1" name="TEFW" description="Tx Event FIFO Watermark Reached" />
      <BitField start="14" size="1" name="TEFF" description="Tx Event FIFO Full" />
      <BitField start="15" size="1" name="TEFL" description="Tx Event FIFO Element Lost" />
      <BitField start="16" size="1" name="TSW" description="Timestamp Wraparound" />
      <BitField start="17" size="1" name="MRAF" description="Message RAM Access Failure" />
      <BitField start="18" size="1" name="TOO" description="Timeout Occurred" />
      <BitField start="19" size="1" name="DRX" description="Message stored to Dedicated Rx Buffer" />
      <BitField start="22" size="1" name="ELO" description="Error Logging Overflow" />
      <BitField start="23" size="1" name="EP" description="Error Passive" />
      <BitField start="24" size="1" name="EW" description="Warning Status" />
      <BitField start="25" size="1" name="BO" description="Bus_Off Status" />
      <BitField start="26" size="1" name="WDI" description="Watchdog Interrupt" />
      <BitField start="27" size="1" name="PEA" description="Protocol Error in Arbitration Phase (Nominal Bit Time is used)" />
      <BitField start="28" size="1" name="PED" description="Protocol Error in Data Phase (Data Bit Time is used)" />
      <BitField start="29" size="1" name="ARA" description="Access to Reserved Address" />
    </Register>
    <Register start="+0x54" size="0" name="FDCAN_IE" access="ReadOnly" description="FDCAN Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0NE" description="Rx FIFO 0 New Message Enable" />
      <BitField start="1" size="1" name="RF0WE" description="Rx FIFO 0 Full Enable" />
      <BitField start="2" size="1" name="RF0FE" description="Rx FIFO 0 Full Enable" />
      <BitField start="3" size="1" name="RF0LE" description="Rx FIFO 0 Message Lost Enable" />
      <BitField start="4" size="1" name="RF1NE" description="Rx FIFO 1 New Message Enable" />
      <BitField start="5" size="1" name="RF1WE" description="Rx FIFO 1 Watermark Reached Enable" />
      <BitField start="6" size="1" name="RF1FE" description="Rx FIFO 1 Watermark Reached Enable" />
      <BitField start="7" size="1" name="RF1LE" description="Rx FIFO 1 Message Lost Enable" />
      <BitField start="8" size="1" name="HPME" description="High Priority Message Enable" />
      <BitField start="9" size="1" name="TCE" description="Transmission Completed Enable" />
      <BitField start="10" size="1" name="TCFE" description="Transmission Cancellation Finished Enable" />
      <BitField start="11" size="1" name="TEFE" description="Tx FIFO Empty Enable" />
      <BitField start="12" size="1" name="TEFNE" description="Tx Event FIFO New Entry Enable" />
      <BitField start="13" size="1" name="TEFWE" description="Tx Event FIFO Watermark Reached Enable" />
      <BitField start="14" size="1" name="TEFFE" description="Tx Event FIFO Full Enable" />
      <BitField start="15" size="1" name="TEFLE" description="Tx Event FIFO Element Lost Enable" />
      <BitField start="16" size="1" name="TSWE" description="Timestamp Wraparound Enable" />
      <BitField start="17" size="1" name="MRAFE" description="Message RAM Access Failure Enable" />
      <BitField start="18" size="1" name="TOOE" description="Timeout Occurred Enable" />
      <BitField start="19" size="1" name="DRXE" description="Message stored to Dedicated Rx Buffer Enable" />
      <BitField start="20" size="1" name="BECE" description="Bit Error Corrected Interrupt Enable" />
      <BitField start="21" size="1" name="BEUE" description="Bit Error Uncorrected Interrupt Enable" />
      <BitField start="22" size="1" name="ELOE" description="Error Logging Overflow Enable" />
      <BitField start="23" size="1" name="EPE" description="Error Passive Enable" />
      <BitField start="24" size="1" name="EWE" description="Warning Status Enable" />
      <BitField start="25" size="1" name="BOE" description="Bus_Off Status Enable" />
      <BitField start="26" size="1" name="WDIE" description="Watchdog Interrupt Enable" />
      <BitField start="27" size="1" name="PEAE" description="Protocol Error in Arbitration Phase Enable" />
      <BitField start="28" size="1" name="PEDE" description="Protocol Error in Data Phase Enable" />
      <BitField start="29" size="1" name="ARAE" description="Access to Reserved Address Enable" />
    </Register>
    <Register start="+0x58" size="0" name="FDCAN_ILS" access="ReadOnly" description="FDCAN Interrupt Line Select Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0NL" description="Rx FIFO 0 New Message Interrupt Line" />
      <BitField start="1" size="1" name="RF0WL" description="Rx FIFO 0 Watermark Reached Interrupt Line" />
      <BitField start="2" size="1" name="RF0FL" description="Rx FIFO 0 Full Interrupt Line" />
      <BitField start="3" size="1" name="RF0LL" description="Rx FIFO 0 Message Lost Interrupt Line" />
      <BitField start="4" size="1" name="RF1NL" description="Rx FIFO 1 New Message Interrupt Line" />
      <BitField start="5" size="1" name="RF1WL" description="Rx FIFO 1 Watermark Reached Interrupt Line" />
      <BitField start="6" size="1" name="RF1FL" description="Rx FIFO 1 Full Interrupt Line" />
      <BitField start="7" size="1" name="RF1LL" description="Rx FIFO 1 Message Lost Interrupt Line" />
      <BitField start="8" size="1" name="HPML" description="High Priority Message Interrupt Line" />
      <BitField start="9" size="1" name="TCL" description="Transmission Completed Interrupt Line" />
      <BitField start="10" size="1" name="TCFL" description="Transmission Cancellation Finished Interrupt Line" />
      <BitField start="11" size="1" name="TEFL" description="Tx FIFO Empty Interrupt Line" />
      <BitField start="12" size="1" name="TEFNL" description="Tx Event FIFO New Entry Interrupt Line" />
      <BitField start="13" size="1" name="TEFWL" description="Tx Event FIFO Watermark Reached Interrupt Line" />
      <BitField start="14" size="1" name="TEFFL" description="Tx Event FIFO Full Interrupt Line" />
      <BitField start="15" size="1" name="TEFLL" description="Tx Event FIFO Element Lost Interrupt Line" />
      <BitField start="16" size="1" name="TSWL" description="Timestamp Wraparound Interrupt Line" />
      <BitField start="17" size="1" name="MRAFL" description="Message RAM Access Failure Interrupt Line" />
      <BitField start="18" size="1" name="TOOL" description="Timeout Occurred Interrupt Line" />
      <BitField start="19" size="1" name="DRXL" description="Message stored to Dedicated Rx Buffer Interrupt Line" />
      <BitField start="20" size="1" name="BECL" description="Bit Error Corrected Interrupt Line" />
      <BitField start="21" size="1" name="BEUL" description="Bit Error Uncorrected Interrupt Line" />
      <BitField start="22" size="1" name="ELOL" description="Error Logging Overflow Interrupt Line" />
      <BitField start="23" size="1" name="EPL" description="Error Passive Interrupt Line" />
      <BitField start="24" size="1" name="EWL" description="Warning Status Interrupt Line" />
      <BitField start="25" size="1" name="BOL" description="Bus_Off Status" />
      <BitField start="26" size="1" name="WDIL" description="Watchdog Interrupt Line" />
      <BitField start="27" size="1" name="PEAL" description="Protocol Error in Arbitration Phase Line" />
      <BitField start="28" size="1" name="PEDL" description="Protocol Error in Data Phase Line" />
      <BitField start="29" size="1" name="ARAL" description="Access to Reserved Address Line" />
    </Register>
    <Register start="+0x5C" size="0" name="FDCAN_ILE" access="Read/Write" description="FDCAN Interrupt Line Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EINT0" description="Enable Interrupt Line 0" />
      <BitField start="1" size="1" name="EINT1" description="Enable Interrupt Line 1" />
    </Register>
    <Register start="+0x80" size="0" name="FDCAN_GFC" access="Read/Write" description="FDCAN Global Filter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RRFE" description="Reject Remote Frames Extended" />
      <BitField start="1" size="1" name="RRFS" description="Reject Remote Frames Standard" />
      <BitField start="2" size="2" name="ANFE" description="Accept Non-matching Frames Extended" />
      <BitField start="4" size="2" name="ANFS" description="Accept Non-matching Frames Standard" />
    </Register>
    <Register start="+0x84" size="0" name="FDCAN_SIDFC" access="Read/Write" description="FDCAN Standard ID Filter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="FLSSA" description="Filter List Standard Start Address" />
      <BitField start="16" size="8" name="LSS" description="List Size Standard" />
    </Register>
    <Register start="+0x88" size="0" name="FDCAN_XIDFC" access="Read/Write" description="FDCAN Extended ID Filter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="FLESA" description="Filter List Standard Start Address" />
      <BitField start="16" size="8" name="LSE" description="List Size Extended" />
    </Register>
    <Register start="+0x90" size="0" name="FDCAN_XIDAM" access="Read/Write" description="FDCAN Extended ID and Mask Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="29" name="EIDM" description="Extended ID Mask" />
    </Register>
    <Register start="+0x94" size="0" name="FDCAN_HPMS" access="ReadOnly" description="FDCAN High Priority Message Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="BIDX" description="Buffer Index" />
      <BitField start="6" size="2" name="MSI" description="Message Storage Indicator" />
      <BitField start="8" size="7" name="FIDX" description="Filter Index" />
      <BitField start="15" size="1" name="FLST" description="Filter List" />
    </Register>
    <Register start="+0x98" size="0" name="FDCAN_NDAT1" access="ReadOnly" description="FDCAN New Data 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ND0" description="New data" />
      <BitField start="1" size="1" name="ND1" description="New data" />
      <BitField start="2" size="1" name="ND2" description="New data" />
      <BitField start="3" size="1" name="ND3" description="New data" />
      <BitField start="4" size="1" name="ND4" description="New data" />
      <BitField start="5" size="1" name="ND5" description="New data" />
      <BitField start="6" size="1" name="ND6" description="New data" />
      <BitField start="7" size="1" name="ND7" description="New data" />
      <BitField start="8" size="1" name="ND8" description="New data" />
      <BitField start="9" size="1" name="ND9" description="New data" />
      <BitField start="10" size="1" name="ND10" description="New data" />
      <BitField start="11" size="1" name="ND11" description="New data" />
      <BitField start="12" size="1" name="ND12" description="New data" />
      <BitField start="13" size="1" name="ND13" description="New data" />
      <BitField start="14" size="1" name="ND14" description="New data" />
      <BitField start="15" size="1" name="ND15" description="New data" />
      <BitField start="16" size="1" name="ND16" description="New data" />
      <BitField start="17" size="1" name="ND17" description="New data" />
      <BitField start="18" size="1" name="ND18" description="New data" />
      <BitField start="19" size="1" name="ND19" description="New data" />
      <BitField start="20" size="1" name="ND20" description="New data" />
      <BitField start="21" size="1" name="ND21" description="New data" />
      <BitField start="22" size="1" name="ND22" description="New data" />
      <BitField start="23" size="1" name="ND23" description="New data" />
      <BitField start="24" size="1" name="ND24" description="New data" />
      <BitField start="25" size="1" name="ND25" description="New data" />
      <BitField start="26" size="1" name="ND26" description="New data" />
      <BitField start="27" size="1" name="ND27" description="New data" />
      <BitField start="28" size="1" name="ND28" description="New data" />
      <BitField start="29" size="1" name="ND29" description="New data" />
      <BitField start="30" size="1" name="ND30" description="New data" />
      <BitField start="31" size="1" name="ND31" description="New data" />
    </Register>
    <Register start="+0x9C" size="0" name="FDCAN_NDAT2" access="ReadOnly" description="FDCAN New Data 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ND32" description="New data" />
      <BitField start="1" size="1" name="ND33" description="New data" />
      <BitField start="2" size="1" name="ND34" description="New data" />
      <BitField start="3" size="1" name="ND35" description="New data" />
      <BitField start="4" size="1" name="ND36" description="New data" />
      <BitField start="5" size="1" name="ND37" description="New data" />
      <BitField start="6" size="1" name="ND38" description="New data" />
      <BitField start="7" size="1" name="ND39" description="New data" />
      <BitField start="8" size="1" name="ND40" description="New data" />
      <BitField start="9" size="1" name="ND41" description="New data" />
      <BitField start="10" size="1" name="ND42" description="New data" />
      <BitField start="11" size="1" name="ND43" description="New data" />
      <BitField start="12" size="1" name="ND44" description="New data" />
      <BitField start="13" size="1" name="ND45" description="New data" />
      <BitField start="14" size="1" name="ND46" description="New data" />
      <BitField start="15" size="1" name="ND47" description="New data" />
      <BitField start="16" size="1" name="ND48" description="New data" />
      <BitField start="17" size="1" name="ND49" description="New data" />
      <BitField start="18" size="1" name="ND50" description="New data" />
      <BitField start="19" size="1" name="ND51" description="New data" />
      <BitField start="20" size="1" name="ND52" description="New data" />
      <BitField start="21" size="1" name="ND53" description="New data" />
      <BitField start="22" size="1" name="ND54" description="New data" />
      <BitField start="23" size="1" name="ND55" description="New data" />
      <BitField start="24" size="1" name="ND56" description="New data" />
      <BitField start="25" size="1" name="ND57" description="New data" />
      <BitField start="26" size="1" name="ND58" description="New data" />
      <BitField start="27" size="1" name="ND59" description="New data" />
      <BitField start="28" size="1" name="ND60" description="New data" />
      <BitField start="29" size="1" name="ND61" description="New data" />
      <BitField start="30" size="1" name="ND62" description="New data" />
      <BitField start="31" size="1" name="ND63" description="New data" />
    </Register>
    <Register start="+0xA0" size="0" name="FDCAN_RXF0C" access="Read/Write" description="FDCAN Rx FIFO 0 Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="F0SA" description="Rx FIFO 0 Start Address" />
      <BitField start="16" size="8" name="F0S" description="Rx FIFO 0 Size" />
      <BitField start="24" size="8" name="F0WM" description="FIFO 0 Watermark" />
    </Register>
    <Register start="+0xA4" size="0" name="FDCAN_RXF0S" access="Read/Write" description="FDCAN Rx FIFO 0 Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="F0FL" description="Rx FIFO 0 Fill Level" />
      <BitField start="8" size="6" name="F0G" description="Rx FIFO 0 Get Index" />
      <BitField start="16" size="6" name="F0P" description="Rx FIFO 0 Put Index" />
      <BitField start="24" size="1" name="F0F" description="Rx FIFO 0 Full" />
      <BitField start="25" size="1" name="RF0L" description="Rx FIFO 0 Message Lost" />
    </Register>
    <Register start="+0xA8" size="0" name="FDCAN_RXF0A" access="Read/Write" description="CAN Rx FIFO 0 Acknowledge Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="FA01" description="Rx FIFO 0 Acknowledge Index" />
    </Register>
    <Register start="+0xAC" size="0" name="FDCAN_RXBC" access="Read/Write" description="FDCAN Rx Buffer Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="RBSA" description="Rx Buffer Start Address" />
    </Register>
    <Register start="+0xB0" size="0" name="FDCAN_RXF1C" access="Read/Write" description="FDCAN Rx FIFO 1 Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="F1SA" description="Rx FIFO 1 Start Address" />
      <BitField start="16" size="7" name="F1S" description="Rx FIFO 1 Size" />
      <BitField start="24" size="7" name="F1WM" description="Rx FIFO 1 Watermark" />
    </Register>
    <Register start="+0xB4" size="0" name="FDCAN_RXF1S" access="Read/Write" description="FDCAN Rx FIFO 1 Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="F1FL" description="Rx FIFO 1 Fill Level" />
      <BitField start="8" size="7" name="F1GI" description="Rx FIFO 1 Get Index" />
      <BitField start="16" size="7" name="F1PI" description="Rx FIFO 1 Put Index" />
      <BitField start="24" size="1" name="F1F" description="Rx FIFO 1 Full" />
      <BitField start="25" size="1" name="RF1L" description="Rx FIFO 1 Message Lost" />
      <BitField start="30" size="2" name="DMS" description="Debug Message Status" />
    </Register>
    <Register start="+0xB8" size="0" name="FDCAN_RXF1A" access="Read/Write" description="FDCAN Rx FIFO 1 Acknowledge Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="F1AI" description="Rx FIFO 1 Acknowledge Index" />
    </Register>
    <Register start="+0xBC" size="0" name="FDCAN_RXESC" access="Read/Write" description="FDCAN Rx Buffer Element Size Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="F0DS" description="Rx FIFO 1 Data Field Size:" />
      <BitField start="4" size="3" name="F1DS" description="Rx FIFO 0 Data Field Size:" />
      <BitField start="8" size="3" name="RBDS" description="Rx Buffer Data Field Size:" />
    </Register>
    <Register start="+0xC0" size="0" name="FDCAN_TXBC" access="Read/Write" description="FDCAN Tx Buffer Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="TBSA" description="Tx Buffers Start Address" />
      <BitField start="16" size="6" name="NDTB" description="Number of Dedicated Transmit Buffers" />
      <BitField start="24" size="6" name="TFQS" description="Transmit FIFO/Queue Size" />
      <BitField start="30" size="1" name="TFQM" description="Tx FIFO/Queue Mode" />
    </Register>
    <Register start="+0xC4" size="0" name="FDCAN_TXFQS" access="ReadOnly" description="FDCAN Tx FIFO/Queue Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TFFL" description="Tx FIFO Free Level" />
      <BitField start="8" size="5" name="TFGI" description="TFGI" />
      <BitField start="16" size="5" name="TFQPI" description="Tx FIFO/Queue Put Index" />
      <BitField start="21" size="1" name="TFQF" description="Tx FIFO/Queue Full" />
    </Register>
    <Register start="+0xC8" size="0" name="FDCAN_TXESC" access="Read/Write" description="FDCAN Tx Buffer Element Size Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TBDS" description="Tx Buffer Data Field Size:" />
    </Register>
    <Register start="+0xCC" size="0" name="FDCAN_TXBRP" access="ReadOnly" description="FDCAN Tx Buffer Request Pending Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TRP" description="Transmission Request Pending" />
    </Register>
    <Register start="+0xD0" size="0" name="FDCAN_TXBAR" access="Read/Write" description="FDCAN Tx Buffer Add Request Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AR" description="Add Request" />
    </Register>
    <Register start="+0xD4" size="0" name="FDCAN_TXBCR" access="Read/Write" description="FDCAN Tx Buffer Cancellation Request Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CR" description="Cancellation Request" />
    </Register>
    <Register start="+0xD8" size="0" name="FDCAN_TXBTO" access="Read/Write" description="FDCAN Tx Buffer Transmission Occurred Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TO" description="Transmission Occurred." />
    </Register>
    <Register start="+0xDC" size="0" name="FDCAN_TXBCF" access="ReadOnly" description="FDCAN Tx Buffer Cancellation Finished Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CF" description="Cancellation Finished" />
    </Register>
    <Register start="+0xE0" size="0" name="FDCAN_TXBTIE" access="Read/Write" description="FDCAN Tx Buffer Transmission Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TIE" description="Transmission Interrupt Enable" />
    </Register>
    <Register start="+0xE4" size="0" name="FDCAN_TXBCIE" access="Read/Write" description="FDCAN Tx Buffer Cancellation Finished Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CF" description="Cancellation Finished Interrupt Enable" />
    </Register>
    <Register start="+0xF0" size="0" name="FDCAN_TXEFC" access="Read/Write" description="FDCAN Tx Event FIFO Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="EFSA" description="Event FIFO Start Address" />
      <BitField start="16" size="6" name="EFS" description="Event FIFO Size" />
      <BitField start="24" size="6" name="EFWM" description="Event FIFO Watermark" />
    </Register>
    <Register start="+0xF4" size="0" name="FDCAN_TXEFS" access="Read/Write" description="FDCAN Tx Event FIFO Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="EFFL" description="Event FIFO Fill Level" />
      <BitField start="8" size="5" name="EFGI" description="Event FIFO Get Index." />
      <BitField start="24" size="1" name="EFF" description="Event FIFO Full." />
      <BitField start="25" size="1" name="TEFL" description="Tx Event FIFO Element Lost." />
    </Register>
    <Register start="+0xF8" size="0" name="FDCAN_TXEFA" access="Read/Write" description="FDCAN Tx Event FIFO Acknowledge Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="EFAI" description="Event FIFO Acknowledge Index" />
    </Register>
    <Register start="+0x100" size="0" name="FDCAN_TTTMC" access="Read/Write" description="FDCAN TT Trigger Memory Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="TMSA" description="Trigger Memory Start Address" />
      <BitField start="16" size="7" name="TME" description="Trigger Memory Elements" />
    </Register>
    <Register start="+0x104" size="0" name="FDCAN_TTRMC" access="Read/Write" description="FDCAN TT Reference Message Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="29" name="RID" description="Reference Identifier." />
      <BitField start="30" size="1" name="XTD" description="Extended Identifier" />
      <BitField start="31" size="1" name="RMPS" description="Reference Message Payload Select" />
    </Register>
    <Register start="+0x108" size="0" name="FDCAN_TTOCF" access="Read/Write" description="FDCAN TT Operation Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OM" description="Operation Mode" />
      <BitField start="3" size="1" name="GEN" description="Gap Enable" />
      <BitField start="4" size="1" name="TM" description="Time Master" />
      <BitField start="5" size="3" name="LDSDL" description="LD of Synchronization Deviation Limit" />
      <BitField start="8" size="7" name="IRTO" description="Initial Reference Trigger Offset" />
      <BitField start="15" size="1" name="EECS" description="Enable External Clock Synchronization" />
      <BitField start="16" size="8" name="AWL" description="Application Watchdog Limit" />
      <BitField start="24" size="1" name="EGTF" description="Enable Global Time Filtering" />
      <BitField start="25" size="1" name="ECC" description="Enable Clock Calibration" />
      <BitField start="26" size="1" name="EVTP" description="Event Trigger Polarity" />
    </Register>
    <Register start="+0x10C" size="0" name="FDCAN_TTMLM" access="Read/Write" description="FDCAN TT Matrix Limits Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CCM" description="Cycle Count Max" />
      <BitField start="6" size="2" name="CSS" description="Cycle Start Synchronization" />
      <BitField start="8" size="4" name="TXEW" description="Tx Enable Window" />
      <BitField start="16" size="12" name="ENTT" description="Expected Number of Tx Triggers" />
    </Register>
    <Register start="+0x110" size="0" name="FDCAN_TURCF" access="Read/Write" description="FDCAN TUR Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NCL" description="Numerator Configuration Low." />
      <BitField start="16" size="14" name="DC" description="Denominator Configuration." />
      <BitField start="31" size="1" name="ELT" description="Enable Local Time" />
    </Register>
    <Register start="+0x114" size="0" name="FDCAN_TTOCN" access="Read/Write" description="FDCAN TT Operation Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SGT" description="Set Global time" />
      <BitField start="1" size="1" name="ECS" description="External Clock Synchronization" />
      <BitField start="2" size="1" name="SWP" description="Stop Watch Polarity" />
      <BitField start="3" size="2" name="SWS" description="Stop Watch Source." />
      <BitField start="5" size="1" name="RTIE" description="Register Time Mark Interrupt Pulse Enable" />
      <BitField start="6" size="2" name="TMC" description="Register Time Mark Compare" />
      <BitField start="8" size="1" name="TTIE" description="Trigger Time Mark Interrupt Pulse Enable" />
      <BitField start="9" size="1" name="GCS" description="Gap Control Select" />
      <BitField start="10" size="1" name="FGP" description="Finish Gap." />
      <BitField start="11" size="1" name="TMG" description="Time Mark Gap" />
      <BitField start="12" size="1" name="NIG" description="Next is Gap" />
      <BitField start="13" size="1" name="ESCN" description="External Synchronization Control" />
      <BitField start="15" size="1" name="LCKC" description="TT Operation Control Register Locked" />
    </Register>
    <Register start="+0x118" size="0" name="CAN_TTGTP" access="Read/Write" description="FDCAN TT Global Time Preset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NCL" description="Time Preset" />
      <BitField start="16" size="16" name="CTP" description="Cycle Time Target Phase" />
    </Register>
    <Register start="+0x11C" size="0" name="FDCAN_TTTMK" access="Read/Write" description="FDCAN TT Time Mark Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TM" description="Time Mark" />
      <BitField start="16" size="7" name="TICC" description="Time Mark Cycle Code" />
      <BitField start="31" size="1" name="LCKM" description="TT Time Mark Register Locked" />
    </Register>
    <Register start="+0x120" size="0" name="FDCAN_TTIR" access="Read/Write" description="FDCAN TT Interrupt Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBC" description="Start of Basic Cycle" />
      <BitField start="1" size="1" name="SMC" description="Start of Matrix Cycle" />
      <BitField start="2" size="1" name="CSM" description="Change of Synchronization Mode" />
      <BitField start="3" size="1" name="SOG" description="Start of Gap" />
      <BitField start="4" size="1" name="RTMI" description="Register Time Mark Interrupt." />
      <BitField start="5" size="1" name="TTMI" description="Trigger Time Mark Event Internal" />
      <BitField start="6" size="1" name="SWE" description="Stop Watch Event" />
      <BitField start="7" size="1" name="GTW" description="Global Time Wrap" />
      <BitField start="8" size="1" name="GTD" description="Global Time Discontinuity" />
      <BitField start="9" size="1" name="GTE" description="Global Time Error" />
      <BitField start="10" size="1" name="TXU" description="Tx Count Underflow" />
      <BitField start="11" size="1" name="TXO" description="Tx Count Overflow" />
      <BitField start="12" size="1" name="SE1" description="Scheduling Error 1" />
      <BitField start="13" size="1" name="SE2" description="Scheduling Error 2" />
      <BitField start="14" size="1" name="ELC" description="Error Level Changed." />
      <BitField start="15" size="1" name="IWTG" description="Initialization Watch Trigger" />
      <BitField start="16" size="1" name="WT" description="Watch Trigger" />
      <BitField start="17" size="1" name="AW" description="Application Watchdog" />
      <BitField start="18" size="1" name="CER" description="Configuration Error" />
    </Register>
    <Register start="+0x124" size="0" name="FDCAN_TTIE" access="Read/Write" description="FDCAN TT Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBCE" description="Start of Basic Cycle Interrupt Enable" />
      <BitField start="1" size="1" name="SMCE" description="Start of Matrix Cycle Interrupt Enable" />
      <BitField start="2" size="1" name="CSME" description="Change of Synchronization Mode Interrupt Enable" />
      <BitField start="3" size="1" name="SOGE" description="Start of Gap Interrupt Enable" />
      <BitField start="4" size="1" name="RTMIE" description="Register Time Mark Interrupt Enable" />
      <BitField start="5" size="1" name="TTMIE" description="Trigger Time Mark Event Internal Interrupt Enable" />
      <BitField start="6" size="1" name="SWEE" description="Stop Watch Event Interrupt Enable" />
      <BitField start="7" size="1" name="GTWE" description="Global Time Wrap Interrupt Enable" />
      <BitField start="8" size="1" name="GTDE" description="Global Time Discontinuity Interrupt Enable" />
      <BitField start="9" size="1" name="GTEE" description="Global Time Error Interrupt Enable" />
      <BitField start="10" size="1" name="TXUE" description="Tx Count Underflow Interrupt Enable" />
      <BitField start="11" size="1" name="TXOE" description="Tx Count Overflow Interrupt Enable" />
      <BitField start="12" size="1" name="SE1E" description="Scheduling Error 1 Interrupt Enable" />
      <BitField start="13" size="1" name="SE2E" description="Scheduling Error 2 Interrupt Enable" />
      <BitField start="14" size="1" name="ELCE" description="Change Error Level Interrupt Enable" />
      <BitField start="15" size="1" name="IWTGE" description="Initialization Watch Trigger Interrupt Enable" />
      <BitField start="16" size="1" name="WTE" description="Watch Trigger Interrupt Enable" />
      <BitField start="17" size="1" name="AWE" description="Application Watchdog Interrupt Enable" />
      <BitField start="18" size="1" name="CERE" description="Configuration Error Interrupt Enable" />
    </Register>
    <Register start="+0x128" size="0" name="FDCAN_TTILS" access="Read/Write" description="FDCAN TT Interrupt Line Select Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBCL" description="Start of Basic Cycle Interrupt Line" />
      <BitField start="1" size="1" name="SMCL" description="Start of Matrix Cycle Interrupt Line" />
      <BitField start="2" size="1" name="CSML" description="Change of Synchronization Mode Interrupt Line" />
      <BitField start="3" size="1" name="SOGL" description="Start of Gap Interrupt Line" />
      <BitField start="4" size="1" name="RTMIL" description="Register Time Mark Interrupt Line" />
      <BitField start="5" size="1" name="TTMIL" description="Trigger Time Mark Event Internal Interrupt Line" />
      <BitField start="6" size="1" name="SWEL" description="Stop Watch Event Interrupt Line" />
      <BitField start="7" size="1" name="GTWL" description="Global Time Wrap Interrupt Line" />
      <BitField start="8" size="1" name="GTDL" description="Global Time Discontinuity Interrupt Line" />
      <BitField start="9" size="1" name="GTEL" description="Global Time Error Interrupt Line" />
      <BitField start="10" size="1" name="TXUL" description="Tx Count Underflow Interrupt Line" />
      <BitField start="11" size="1" name="TXOL" description="Tx Count Overflow Interrupt Line" />
      <BitField start="12" size="1" name="SE1L" description="Scheduling Error 1 Interrupt Line" />
      <BitField start="13" size="1" name="SE2L" description="Scheduling Error 2 Interrupt Line" />
      <BitField start="14" size="1" name="ELCL" description="Change Error Level Interrupt Line" />
      <BitField start="15" size="1" name="IWTGL" description="Initialization Watch Trigger Interrupt Line" />
      <BitField start="16" size="1" name="WTL" description="Watch Trigger Interrupt Line" />
      <BitField start="17" size="1" name="AWL" description="Application Watchdog Interrupt Line" />
      <BitField start="18" size="1" name="CERL" description="Configuration Error Interrupt Line" />
    </Register>
    <Register start="+0x12C" size="0" name="FDCAN_TTOST" access="Read/Write" description="FDCAN TT Operation Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="EL" description="Error Level" />
      <BitField start="2" size="2" name="MS" description="Master State." />
      <BitField start="4" size="2" name="SYS" description="Synchronization State" />
      <BitField start="6" size="1" name="GTP" description="Quality of Global Time Phase" />
      <BitField start="7" size="1" name="QCS" description="Quality of Clock Speed" />
      <BitField start="8" size="8" name="RTO" description="Reference Trigger Offset" />
      <BitField start="22" size="1" name="WGTD" description="Wait for Global Time Discontinuity" />
      <BitField start="23" size="1" name="GFI" description="Gap Finished Indicator." />
      <BitField start="24" size="3" name="TMP" description="Time Master Priority" />
      <BitField start="27" size="1" name="GSI" description="Gap Started Indicator." />
      <BitField start="28" size="1" name="WFE" description="Wait for Event" />
      <BitField start="29" size="1" name="AWE" description="Application Watchdog Event" />
      <BitField start="30" size="1" name="WECS" description="Wait for External Clock Synchronization" />
      <BitField start="31" size="1" name="SPL" description="Schedule Phase Lock" />
    </Register>
    <Register start="+0x130" size="0" name="FDCAN_TURNA" access="ReadOnly" description="FDCAN TUR Numerator Actual Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="NAV" description="Numerator Actual Value" />
    </Register>
    <Register start="+0x134" size="0" name="FDCAN_TTLGT" access="ReadOnly" description="FDCAN TT Local and Global Time Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LT" description="Local Time" />
      <BitField start="16" size="16" name="GT" description="Global Time" />
    </Register>
    <Register start="+0x138" size="0" name="FDCAN_TTCTC" access="ReadOnly" description="FDCAN TT Cycle Time and Count Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CT" description="Cycle Time" />
      <BitField start="16" size="6" name="CC" description="Cycle Count" />
    </Register>
    <Register start="+0x13C" size="0" name="FDCAN_TTCPT" access="ReadOnly" description="FDCAN TT Capture Time Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CT" description="Cycle Count Value" />
      <BitField start="16" size="16" name="SWV" description="Stop Watch Value" />
    </Register>
    <Register start="+0x140" size="0" name="FDCAN_TTCSM" access="ReadOnly" description="FDCAN TT Cycle Sync Mark Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CSM" description="Cycle Sync Mark" />
    </Register>
    <Register start="+0x300" size="0" name="FDCAN_TTTS" access="Read/Write" description="FDCAN TT Trigger Select Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SWTDEL" description="Stop watch trigger input selection" />
      <BitField start="4" size="2" name="EVTSEL" description="Event trigger input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FDCAN2" start="0x4000A400" description="FDCAN1">
    <Register start="+0x0" size="0" name="FDCAN_CREL" access="ReadOnly" description="FDCAN Core Release Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DAY" description="Timestamp Day" />
      <BitField start="8" size="8" name="MON" description="Timestamp Month" />
      <BitField start="16" size="4" name="YEAR" description="Timestamp Year" />
      <BitField start="20" size="4" name="SUBSTEP" description="Sub-step of Core release" />
      <BitField start="24" size="4" name="STEP" description="Step of Core release" />
      <BitField start="28" size="4" name="REL" description="Core release" />
    </Register>
    <Register start="+0x4" size="0" name="FDCAN_ENDN" access="ReadOnly" description="FDCAN Core Release Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ETV" description="Endiannes Test Value" />
    </Register>
    <Register start="+0xC" size="0" name="FDCAN_DBTP" access="ReadOnly" description="FDCAN Data Bit Timing and Prescaler Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DSJW" description="Synchronization Jump Width" />
      <BitField start="4" size="4" name="DTSEG2" description="Data time segment after sample point" />
      <BitField start="8" size="5" name="DTSEG1" description="Data time segment after sample point" />
      <BitField start="16" size="5" name="DBRP" description="Data BIt Rate Prescaler" />
      <BitField start="23" size="1" name="TDC" description="Transceiver Delay Compensation" />
    </Register>
    <Register start="+0x10" size="0" name="FDCAN_TEST" access="ReadOnly" description="FDCAN Test Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="LBCK" description="Loop Back mode" />
      <BitField start="5" size="2" name="TX" description="Loop Back mode" />
      <BitField start="7" size="1" name="RX" description="Control of Transmit Pin" />
    </Register>
    <Register start="+0x14" size="0" name="FDCAN_RWD" access="ReadOnly" description="FDCAN RAM Watchdog Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WDC" description="Watchdog configuration" />
      <BitField start="8" size="8" name="WDV" description="Watchdog value" />
    </Register>
    <Register start="+0x18" size="0" name="FDCAN_CCCR" access="Read/Write" description="FDCAN CC Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INIT" description="Initialization" />
      <BitField start="1" size="1" name="CCE" description="Configuration Change Enable" />
      <BitField start="2" size="1" name="ASM" description="ASM Restricted Operation Mode" />
      <BitField start="3" size="1" name="CSA" description="Clock Stop Acknowledge" />
      <BitField start="4" size="1" name="CSR" description="Clock Stop Request" />
      <BitField start="5" size="1" name="MON" description="Bus Monitoring Mode" />
      <BitField start="6" size="1" name="DAR" description="Disable Automatic Retransmission" />
      <BitField start="7" size="1" name="TEST" description="Test Mode Enable" />
      <BitField start="8" size="1" name="FDOE" description="FD Operation Enable" />
      <BitField start="9" size="1" name="BSE" description="FDCAN Bit Rate Switching" />
      <BitField start="12" size="1" name="PXHD" description="Protocol Exception Handling Disable" />
      <BitField start="13" size="1" name="EFBI" description="Edge Filtering during Bus Integration" />
      <BitField start="14" size="1" name="TXP" description="TXP" />
      <BitField start="15" size="1" name="NISO" description="Non ISO Operation" />
    </Register>
    <Register start="+0x1C" size="0" name="FDCAN_NBTP" access="Read/Write" description="FDCAN Nominal Bit Timing and Prescaler Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TSEG2" description="Nominal Time segment after sample point" />
      <BitField start="8" size="8" name="NTSEG1" description="Nominal Time segment before sample point" />
      <BitField start="16" size="9" name="NBRP" description="Bit Rate Prescaler" />
      <BitField start="25" size="7" name="NSJW" description="NSJW: Nominal (Re)Synchronization Jump Width" />
    </Register>
    <Register start="+0x20" size="0" name="FDCAN_TSCC" access="Read/Write" description="FDCAN Timestamp Counter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TSS" description="Timestamp Select" />
      <BitField start="16" size="4" name="TCP" description="Timestamp Counter Prescaler" />
    </Register>
    <Register start="+0x24" size="0" name="FDCAN_TSCV" access="Read/Write" description="FDCAN Timestamp Counter Value Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSC" description="Timestamp Counter" />
    </Register>
    <Register start="+0x28" size="0" name="FDCAN_TOCC" access="Read/Write" description="FDCAN Timeout Counter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ETOC" description="Enable Timeout Counter" />
      <BitField start="1" size="2" name="TOS" description="Timeout Select" />
      <BitField start="16" size="16" name="TOP" description="Timeout Period" />
    </Register>
    <Register start="+0x2C" size="0" name="FDCAN_TOCV" access="Read/Write" description="FDCAN Timeout Counter Value Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TOC" description="Timeout Counter" />
    </Register>
    <Register start="+0x40" size="0" name="FDCAN_ECR" access="Read/Write" description="FDCAN Error Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TEC" description="Transmit Error Counter" />
      <BitField start="8" size="7" name="TREC" description="Receive Error Counter" />
      <BitField start="15" size="1" name="RP" description="Receive Error Passive" />
      <BitField start="16" size="8" name="CEL" description="AN Error Logging" />
    </Register>
    <Register start="+0x44" size="0" name="FDCAN_PSR" access="Read/Write" description="FDCAN Protocol Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LEC" description="Last Error Code" />
      <BitField start="3" size="2" name="ACT" description="Activity" />
      <BitField start="5" size="1" name="EP" description="Error Passive" />
      <BitField start="6" size="1" name="EW" description="Warning Status" />
      <BitField start="7" size="1" name="BO" description="Bus_Off Status" />
      <BitField start="8" size="3" name="DLEC" description="Data Last Error Code" />
      <BitField start="11" size="1" name="RESI" description="ESI flag of last received FDCAN Message" />
      <BitField start="12" size="1" name="RBRS" description="BRS flag of last received FDCAN Message" />
      <BitField start="13" size="1" name="REDL" description="Received FDCAN Message" />
      <BitField start="14" size="1" name="PXE" description="Protocol Exception Event" />
      <BitField start="16" size="7" name="TDCV" description="Transmitter Delay Compensation Value" />
    </Register>
    <Register start="+0x48" size="0" name="FDCAN_TDCR" access="ReadOnly" description="FDCAN Transmitter Delay Compensation Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TDCF" description="Transmitter Delay Compensation Filter Window Length" />
      <BitField start="8" size="7" name="TDCO" description="Transmitter Delay Compensation Offset" />
    </Register>
    <Register start="+0x50" size="0" name="FDCAN_IR" access="ReadOnly" description="FDCAN Interrupt Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0N" description="Rx FIFO 0 New Message" />
      <BitField start="1" size="1" name="RF0W" description="Rx FIFO 0 Full" />
      <BitField start="2" size="1" name="RF0F" description="Rx FIFO 0 Full" />
      <BitField start="3" size="1" name="RF0L" description="Rx FIFO 0 Message Lost" />
      <BitField start="4" size="1" name="RF1N" description="Rx FIFO 1 New Message" />
      <BitField start="5" size="1" name="RF1W" description="Rx FIFO 1 Watermark Reached" />
      <BitField start="6" size="1" name="RF1F" description="Rx FIFO 1 Watermark Reached" />
      <BitField start="7" size="1" name="RF1L" description="Rx FIFO 1 Message Lost" />
      <BitField start="8" size="1" name="HPM" description="High Priority Message" />
      <BitField start="9" size="1" name="TC" description="Transmission Completed" />
      <BitField start="10" size="1" name="TCF" description="Transmission Cancellation Finished" />
      <BitField start="11" size="1" name="TEF" description="Tx FIFO Empty" />
      <BitField start="12" size="1" name="TEFN" description="Tx Event FIFO New Entry" />
      <BitField start="13" size="1" name="TEFW" description="Tx Event FIFO Watermark Reached" />
      <BitField start="14" size="1" name="TEFF" description="Tx Event FIFO Full" />
      <BitField start="15" size="1" name="TEFL" description="Tx Event FIFO Element Lost" />
      <BitField start="16" size="1" name="TSW" description="Timestamp Wraparound" />
      <BitField start="17" size="1" name="MRAF" description="Message RAM Access Failure" />
      <BitField start="18" size="1" name="TOO" description="Timeout Occurred" />
      <BitField start="19" size="1" name="DRX" description="Message stored to Dedicated Rx Buffer" />
      <BitField start="22" size="1" name="ELO" description="Error Logging Overflow" />
      <BitField start="23" size="1" name="EP" description="Error Passive" />
      <BitField start="24" size="1" name="EW" description="Warning Status" />
      <BitField start="25" size="1" name="BO" description="Bus_Off Status" />
      <BitField start="26" size="1" name="WDI" description="Watchdog Interrupt" />
      <BitField start="27" size="1" name="PEA" description="Protocol Error in Arbitration Phase (Nominal Bit Time is used)" />
      <BitField start="28" size="1" name="PED" description="Protocol Error in Data Phase (Data Bit Time is used)" />
      <BitField start="29" size="1" name="ARA" description="Access to Reserved Address" />
    </Register>
    <Register start="+0x54" size="0" name="FDCAN_IE" access="ReadOnly" description="FDCAN Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0NE" description="Rx FIFO 0 New Message Enable" />
      <BitField start="1" size="1" name="RF0WE" description="Rx FIFO 0 Full Enable" />
      <BitField start="2" size="1" name="RF0FE" description="Rx FIFO 0 Full Enable" />
      <BitField start="3" size="1" name="RF0LE" description="Rx FIFO 0 Message Lost Enable" />
      <BitField start="4" size="1" name="RF1NE" description="Rx FIFO 1 New Message Enable" />
      <BitField start="5" size="1" name="RF1WE" description="Rx FIFO 1 Watermark Reached Enable" />
      <BitField start="6" size="1" name="RF1FE" description="Rx FIFO 1 Watermark Reached Enable" />
      <BitField start="7" size="1" name="RF1LE" description="Rx FIFO 1 Message Lost Enable" />
      <BitField start="8" size="1" name="HPME" description="High Priority Message Enable" />
      <BitField start="9" size="1" name="TCE" description="Transmission Completed Enable" />
      <BitField start="10" size="1" name="TCFE" description="Transmission Cancellation Finished Enable" />
      <BitField start="11" size="1" name="TEFE" description="Tx FIFO Empty Enable" />
      <BitField start="12" size="1" name="TEFNE" description="Tx Event FIFO New Entry Enable" />
      <BitField start="13" size="1" name="TEFWE" description="Tx Event FIFO Watermark Reached Enable" />
      <BitField start="14" size="1" name="TEFFE" description="Tx Event FIFO Full Enable" />
      <BitField start="15" size="1" name="TEFLE" description="Tx Event FIFO Element Lost Enable" />
      <BitField start="16" size="1" name="TSWE" description="Timestamp Wraparound Enable" />
      <BitField start="17" size="1" name="MRAFE" description="Message RAM Access Failure Enable" />
      <BitField start="18" size="1" name="TOOE" description="Timeout Occurred Enable" />
      <BitField start="19" size="1" name="DRXE" description="Message stored to Dedicated Rx Buffer Enable" />
      <BitField start="20" size="1" name="BECE" description="Bit Error Corrected Interrupt Enable" />
      <BitField start="21" size="1" name="BEUE" description="Bit Error Uncorrected Interrupt Enable" />
      <BitField start="22" size="1" name="ELOE" description="Error Logging Overflow Enable" />
      <BitField start="23" size="1" name="EPE" description="Error Passive Enable" />
      <BitField start="24" size="1" name="EWE" description="Warning Status Enable" />
      <BitField start="25" size="1" name="BOE" description="Bus_Off Status Enable" />
      <BitField start="26" size="1" name="WDIE" description="Watchdog Interrupt Enable" />
      <BitField start="27" size="1" name="PEAE" description="Protocol Error in Arbitration Phase Enable" />
      <BitField start="28" size="1" name="PEDE" description="Protocol Error in Data Phase Enable" />
      <BitField start="29" size="1" name="ARAE" description="Access to Reserved Address Enable" />
    </Register>
    <Register start="+0x58" size="0" name="FDCAN_ILS" access="ReadOnly" description="FDCAN Interrupt Line Select Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0NL" description="Rx FIFO 0 New Message Interrupt Line" />
      <BitField start="1" size="1" name="RF0WL" description="Rx FIFO 0 Watermark Reached Interrupt Line" />
      <BitField start="2" size="1" name="RF0FL" description="Rx FIFO 0 Full Interrupt Line" />
      <BitField start="3" size="1" name="RF0LL" description="Rx FIFO 0 Message Lost Interrupt Line" />
      <BitField start="4" size="1" name="RF1NL" description="Rx FIFO 1 New Message Interrupt Line" />
      <BitField start="5" size="1" name="RF1WL" description="Rx FIFO 1 Watermark Reached Interrupt Line" />
      <BitField start="6" size="1" name="RF1FL" description="Rx FIFO 1 Full Interrupt Line" />
      <BitField start="7" size="1" name="RF1LL" description="Rx FIFO 1 Message Lost Interrupt Line" />
      <BitField start="8" size="1" name="HPML" description="High Priority Message Interrupt Line" />
      <BitField start="9" size="1" name="TCL" description="Transmission Completed Interrupt Line" />
      <BitField start="10" size="1" name="TCFL" description="Transmission Cancellation Finished Interrupt Line" />
      <BitField start="11" size="1" name="TEFL" description="Tx FIFO Empty Interrupt Line" />
      <BitField start="12" size="1" name="TEFNL" description="Tx Event FIFO New Entry Interrupt Line" />
      <BitField start="13" size="1" name="TEFWL" description="Tx Event FIFO Watermark Reached Interrupt Line" />
      <BitField start="14" size="1" name="TEFFL" description="Tx Event FIFO Full Interrupt Line" />
      <BitField start="15" size="1" name="TEFLL" description="Tx Event FIFO Element Lost Interrupt Line" />
      <BitField start="16" size="1" name="TSWL" description="Timestamp Wraparound Interrupt Line" />
      <BitField start="17" size="1" name="MRAFL" description="Message RAM Access Failure Interrupt Line" />
      <BitField start="18" size="1" name="TOOL" description="Timeout Occurred Interrupt Line" />
      <BitField start="19" size="1" name="DRXL" description="Message stored to Dedicated Rx Buffer Interrupt Line" />
      <BitField start="20" size="1" name="BECL" description="Bit Error Corrected Interrupt Line" />
      <BitField start="21" size="1" name="BEUL" description="Bit Error Uncorrected Interrupt Line" />
      <BitField start="22" size="1" name="ELOL" description="Error Logging Overflow Interrupt Line" />
      <BitField start="23" size="1" name="EPL" description="Error Passive Interrupt Line" />
      <BitField start="24" size="1" name="EWL" description="Warning Status Interrupt Line" />
      <BitField start="25" size="1" name="BOL" description="Bus_Off Status" />
      <BitField start="26" size="1" name="WDIL" description="Watchdog Interrupt Line" />
      <BitField start="27" size="1" name="PEAL" description="Protocol Error in Arbitration Phase Line" />
      <BitField start="28" size="1" name="PEDL" description="Protocol Error in Data Phase Line" />
      <BitField start="29" size="1" name="ARAL" description="Access to Reserved Address Line" />
    </Register>
    <Register start="+0x5C" size="0" name="FDCAN_ILE" access="Read/Write" description="FDCAN Interrupt Line Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EINT0" description="Enable Interrupt Line 0" />
      <BitField start="1" size="1" name="EINT1" description="Enable Interrupt Line 1" />
    </Register>
    <Register start="+0x80" size="0" name="FDCAN_GFC" access="Read/Write" description="FDCAN Global Filter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RRFE" description="Reject Remote Frames Extended" />
      <BitField start="1" size="1" name="RRFS" description="Reject Remote Frames Standard" />
      <BitField start="2" size="2" name="ANFE" description="Accept Non-matching Frames Extended" />
      <BitField start="4" size="2" name="ANFS" description="Accept Non-matching Frames Standard" />
    </Register>
    <Register start="+0x84" size="0" name="FDCAN_SIDFC" access="Read/Write" description="FDCAN Standard ID Filter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="FLSSA" description="Filter List Standard Start Address" />
      <BitField start="16" size="8" name="LSS" description="List Size Standard" />
    </Register>
    <Register start="+0x88" size="0" name="FDCAN_XIDFC" access="Read/Write" description="FDCAN Extended ID Filter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="FLESA" description="Filter List Standard Start Address" />
      <BitField start="16" size="8" name="LSE" description="List Size Extended" />
    </Register>
    <Register start="+0x90" size="0" name="FDCAN_XIDAM" access="Read/Write" description="FDCAN Extended ID and Mask Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="29" name="EIDM" description="Extended ID Mask" />
    </Register>
    <Register start="+0x94" size="0" name="FDCAN_HPMS" access="ReadOnly" description="FDCAN High Priority Message Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="BIDX" description="Buffer Index" />
      <BitField start="6" size="2" name="MSI" description="Message Storage Indicator" />
      <BitField start="8" size="7" name="FIDX" description="Filter Index" />
      <BitField start="15" size="1" name="FLST" description="Filter List" />
    </Register>
    <Register start="+0x98" size="0" name="FDCAN_NDAT1" access="ReadOnly" description="FDCAN New Data 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ND0" description="New data" />
      <BitField start="1" size="1" name="ND1" description="New data" />
      <BitField start="2" size="1" name="ND2" description="New data" />
      <BitField start="3" size="1" name="ND3" description="New data" />
      <BitField start="4" size="1" name="ND4" description="New data" />
      <BitField start="5" size="1" name="ND5" description="New data" />
      <BitField start="6" size="1" name="ND6" description="New data" />
      <BitField start="7" size="1" name="ND7" description="New data" />
      <BitField start="8" size="1" name="ND8" description="New data" />
      <BitField start="9" size="1" name="ND9" description="New data" />
      <BitField start="10" size="1" name="ND10" description="New data" />
      <BitField start="11" size="1" name="ND11" description="New data" />
      <BitField start="12" size="1" name="ND12" description="New data" />
      <BitField start="13" size="1" name="ND13" description="New data" />
      <BitField start="14" size="1" name="ND14" description="New data" />
      <BitField start="15" size="1" name="ND15" description="New data" />
      <BitField start="16" size="1" name="ND16" description="New data" />
      <BitField start="17" size="1" name="ND17" description="New data" />
      <BitField start="18" size="1" name="ND18" description="New data" />
      <BitField start="19" size="1" name="ND19" description="New data" />
      <BitField start="20" size="1" name="ND20" description="New data" />
      <BitField start="21" size="1" name="ND21" description="New data" />
      <BitField start="22" size="1" name="ND22" description="New data" />
      <BitField start="23" size="1" name="ND23" description="New data" />
      <BitField start="24" size="1" name="ND24" description="New data" />
      <BitField start="25" size="1" name="ND25" description="New data" />
      <BitField start="26" size="1" name="ND26" description="New data" />
      <BitField start="27" size="1" name="ND27" description="New data" />
      <BitField start="28" size="1" name="ND28" description="New data" />
      <BitField start="29" size="1" name="ND29" description="New data" />
      <BitField start="30" size="1" name="ND30" description="New data" />
      <BitField start="31" size="1" name="ND31" description="New data" />
    </Register>
    <Register start="+0x9C" size="0" name="FDCAN_NDAT2" access="ReadOnly" description="FDCAN New Data 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ND32" description="New data" />
      <BitField start="1" size="1" name="ND33" description="New data" />
      <BitField start="2" size="1" name="ND34" description="New data" />
      <BitField start="3" size="1" name="ND35" description="New data" />
      <BitField start="4" size="1" name="ND36" description="New data" />
      <BitField start="5" size="1" name="ND37" description="New data" />
      <BitField start="6" size="1" name="ND38" description="New data" />
      <BitField start="7" size="1" name="ND39" description="New data" />
      <BitField start="8" size="1" name="ND40" description="New data" />
      <BitField start="9" size="1" name="ND41" description="New data" />
      <BitField start="10" size="1" name="ND42" description="New data" />
      <BitField start="11" size="1" name="ND43" description="New data" />
      <BitField start="12" size="1" name="ND44" description="New data" />
      <BitField start="13" size="1" name="ND45" description="New data" />
      <BitField start="14" size="1" name="ND46" description="New data" />
      <BitField start="15" size="1" name="ND47" description="New data" />
      <BitField start="16" size="1" name="ND48" description="New data" />
      <BitField start="17" size="1" name="ND49" description="New data" />
      <BitField start="18" size="1" name="ND50" description="New data" />
      <BitField start="19" size="1" name="ND51" description="New data" />
      <BitField start="20" size="1" name="ND52" description="New data" />
      <BitField start="21" size="1" name="ND53" description="New data" />
      <BitField start="22" size="1" name="ND54" description="New data" />
      <BitField start="23" size="1" name="ND55" description="New data" />
      <BitField start="24" size="1" name="ND56" description="New data" />
      <BitField start="25" size="1" name="ND57" description="New data" />
      <BitField start="26" size="1" name="ND58" description="New data" />
      <BitField start="27" size="1" name="ND59" description="New data" />
      <BitField start="28" size="1" name="ND60" description="New data" />
      <BitField start="29" size="1" name="ND61" description="New data" />
      <BitField start="30" size="1" name="ND62" description="New data" />
      <BitField start="31" size="1" name="ND63" description="New data" />
    </Register>
    <Register start="+0xA0" size="0" name="FDCAN_RXF0C" access="Read/Write" description="FDCAN Rx FIFO 0 Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="F0SA" description="Rx FIFO 0 Start Address" />
      <BitField start="16" size="8" name="F0S" description="Rx FIFO 0 Size" />
      <BitField start="24" size="8" name="F0WM" description="FIFO 0 Watermark" />
    </Register>
    <Register start="+0xA4" size="0" name="FDCAN_RXF0S" access="Read/Write" description="FDCAN Rx FIFO 0 Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="F0FL" description="Rx FIFO 0 Fill Level" />
      <BitField start="8" size="6" name="F0G" description="Rx FIFO 0 Get Index" />
      <BitField start="16" size="6" name="F0P" description="Rx FIFO 0 Put Index" />
      <BitField start="24" size="1" name="F0F" description="Rx FIFO 0 Full" />
      <BitField start="25" size="1" name="RF0L" description="Rx FIFO 0 Message Lost" />
    </Register>
    <Register start="+0xA8" size="0" name="FDCAN_RXF0A" access="Read/Write" description="CAN Rx FIFO 0 Acknowledge Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="FA01" description="Rx FIFO 0 Acknowledge Index" />
    </Register>
    <Register start="+0xAC" size="0" name="FDCAN_RXBC" access="Read/Write" description="FDCAN Rx Buffer Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="RBSA" description="Rx Buffer Start Address" />
    </Register>
    <Register start="+0xB0" size="0" name="FDCAN_RXF1C" access="Read/Write" description="FDCAN Rx FIFO 1 Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="F1SA" description="Rx FIFO 1 Start Address" />
      <BitField start="16" size="7" name="F1S" description="Rx FIFO 1 Size" />
      <BitField start="24" size="7" name="F1WM" description="Rx FIFO 1 Watermark" />
    </Register>
    <Register start="+0xB4" size="0" name="FDCAN_RXF1S" access="Read/Write" description="FDCAN Rx FIFO 1 Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="F1FL" description="Rx FIFO 1 Fill Level" />
      <BitField start="8" size="7" name="F1GI" description="Rx FIFO 1 Get Index" />
      <BitField start="16" size="7" name="F1PI" description="Rx FIFO 1 Put Index" />
      <BitField start="24" size="1" name="F1F" description="Rx FIFO 1 Full" />
      <BitField start="25" size="1" name="RF1L" description="Rx FIFO 1 Message Lost" />
      <BitField start="30" size="2" name="DMS" description="Debug Message Status" />
    </Register>
    <Register start="+0xB8" size="0" name="FDCAN_RXF1A" access="Read/Write" description="FDCAN Rx FIFO 1 Acknowledge Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="F1AI" description="Rx FIFO 1 Acknowledge Index" />
    </Register>
    <Register start="+0xBC" size="0" name="FDCAN_RXESC" access="Read/Write" description="FDCAN Rx Buffer Element Size Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="F0DS" description="Rx FIFO 1 Data Field Size:" />
      <BitField start="4" size="3" name="F1DS" description="Rx FIFO 0 Data Field Size:" />
      <BitField start="8" size="3" name="RBDS" description="Rx Buffer Data Field Size:" />
    </Register>
    <Register start="+0xC0" size="0" name="FDCAN_TXBC" access="Read/Write" description="FDCAN Tx Buffer Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="TBSA" description="Tx Buffers Start Address" />
      <BitField start="16" size="6" name="NDTB" description="Number of Dedicated Transmit Buffers" />
      <BitField start="24" size="6" name="TFQS" description="Transmit FIFO/Queue Size" />
      <BitField start="30" size="1" name="TFQM" description="Tx FIFO/Queue Mode" />
    </Register>
    <Register start="+0xC4" size="0" name="FDCAN_TXFQS" access="ReadOnly" description="FDCAN Tx FIFO/Queue Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TFFL" description="Tx FIFO Free Level" />
      <BitField start="8" size="5" name="TFGI" description="TFGI" />
      <BitField start="16" size="5" name="TFQPI" description="Tx FIFO/Queue Put Index" />
      <BitField start="21" size="1" name="TFQF" description="Tx FIFO/Queue Full" />
    </Register>
    <Register start="+0xC8" size="0" name="FDCAN_TXESC" access="Read/Write" description="FDCAN Tx Buffer Element Size Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TBDS" description="Tx Buffer Data Field Size:" />
    </Register>
    <Register start="+0xCC" size="0" name="FDCAN_TXBRP" access="ReadOnly" description="FDCAN Tx Buffer Request Pending Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TRP" description="Transmission Request Pending" />
    </Register>
    <Register start="+0xD0" size="0" name="FDCAN_TXBAR" access="Read/Write" description="FDCAN Tx Buffer Add Request Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AR" description="Add Request" />
    </Register>
    <Register start="+0xD4" size="0" name="FDCAN_TXBCR" access="Read/Write" description="FDCAN Tx Buffer Cancellation Request Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CR" description="Cancellation Request" />
    </Register>
    <Register start="+0xD8" size="0" name="FDCAN_TXBTO" access="Read/Write" description="FDCAN Tx Buffer Transmission Occurred Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TO" description="Transmission Occurred." />
    </Register>
    <Register start="+0xDC" size="0" name="FDCAN_TXBCF" access="ReadOnly" description="FDCAN Tx Buffer Cancellation Finished Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CF" description="Cancellation Finished" />
    </Register>
    <Register start="+0xE0" size="0" name="FDCAN_TXBTIE" access="Read/Write" description="FDCAN Tx Buffer Transmission Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TIE" description="Transmission Interrupt Enable" />
    </Register>
    <Register start="+0xE4" size="0" name="FDCAN_TXBCIE" access="Read/Write" description="FDCAN Tx Buffer Cancellation Finished Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CF" description="Cancellation Finished Interrupt Enable" />
    </Register>
    <Register start="+0xF0" size="0" name="FDCAN_TXEFC" access="Read/Write" description="FDCAN Tx Event FIFO Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="EFSA" description="Event FIFO Start Address" />
      <BitField start="16" size="6" name="EFS" description="Event FIFO Size" />
      <BitField start="24" size="6" name="EFWM" description="Event FIFO Watermark" />
    </Register>
    <Register start="+0xF4" size="0" name="FDCAN_TXEFS" access="Read/Write" description="FDCAN Tx Event FIFO Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="EFFL" description="Event FIFO Fill Level" />
      <BitField start="8" size="5" name="EFGI" description="Event FIFO Get Index." />
      <BitField start="24" size="1" name="EFF" description="Event FIFO Full." />
      <BitField start="25" size="1" name="TEFL" description="Tx Event FIFO Element Lost." />
    </Register>
    <Register start="+0xF8" size="0" name="FDCAN_TXEFA" access="Read/Write" description="FDCAN Tx Event FIFO Acknowledge Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="EFAI" description="Event FIFO Acknowledge Index" />
    </Register>
    <Register start="+0x100" size="0" name="FDCAN_TTTMC" access="Read/Write" description="FDCAN TT Trigger Memory Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="TMSA" description="Trigger Memory Start Address" />
      <BitField start="16" size="7" name="TME" description="Trigger Memory Elements" />
    </Register>
    <Register start="+0x104" size="0" name="FDCAN_TTRMC" access="Read/Write" description="FDCAN TT Reference Message Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="29" name="RID" description="Reference Identifier." />
      <BitField start="30" size="1" name="XTD" description="Extended Identifier" />
      <BitField start="31" size="1" name="RMPS" description="Reference Message Payload Select" />
    </Register>
    <Register start="+0x108" size="0" name="FDCAN_TTOCF" access="Read/Write" description="FDCAN TT Operation Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OM" description="Operation Mode" />
      <BitField start="3" size="1" name="GEN" description="Gap Enable" />
      <BitField start="4" size="1" name="TM" description="Time Master" />
      <BitField start="5" size="3" name="LDSDL" description="LD of Synchronization Deviation Limit" />
      <BitField start="8" size="7" name="IRTO" description="Initial Reference Trigger Offset" />
      <BitField start="15" size="1" name="EECS" description="Enable External Clock Synchronization" />
      <BitField start="16" size="8" name="AWL" description="Application Watchdog Limit" />
      <BitField start="24" size="1" name="EGTF" description="Enable Global Time Filtering" />
      <BitField start="25" size="1" name="ECC" description="Enable Clock Calibration" />
      <BitField start="26" size="1" name="EVTP" description="Event Trigger Polarity" />
    </Register>
    <Register start="+0x10C" size="0" name="FDCAN_TTMLM" access="Read/Write" description="FDCAN TT Matrix Limits Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CCM" description="Cycle Count Max" />
      <BitField start="6" size="2" name="CSS" description="Cycle Start Synchronization" />
      <BitField start="8" size="4" name="TXEW" description="Tx Enable Window" />
      <BitField start="16" size="12" name="ENTT" description="Expected Number of Tx Triggers" />
    </Register>
    <Register start="+0x110" size="0" name="FDCAN_TURCF" access="Read/Write" description="FDCAN TUR Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NCL" description="Numerator Configuration Low." />
      <BitField start="16" size="14" name="DC" description="Denominator Configuration." />
      <BitField start="31" size="1" name="ELT" description="Enable Local Time" />
    </Register>
    <Register start="+0x114" size="0" name="FDCAN_TTOCN" access="Read/Write" description="FDCAN TT Operation Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SGT" description="Set Global time" />
      <BitField start="1" size="1" name="ECS" description="External Clock Synchronization" />
      <BitField start="2" size="1" name="SWP" description="Stop Watch Polarity" />
      <BitField start="3" size="2" name="SWS" description="Stop Watch Source." />
      <BitField start="5" size="1" name="RTIE" description="Register Time Mark Interrupt Pulse Enable" />
      <BitField start="6" size="2" name="TMC" description="Register Time Mark Compare" />
      <BitField start="8" size="1" name="TTIE" description="Trigger Time Mark Interrupt Pulse Enable" />
      <BitField start="9" size="1" name="GCS" description="Gap Control Select" />
      <BitField start="10" size="1" name="FGP" description="Finish Gap." />
      <BitField start="11" size="1" name="TMG" description="Time Mark Gap" />
      <BitField start="12" size="1" name="NIG" description="Next is Gap" />
      <BitField start="13" size="1" name="ESCN" description="External Synchronization Control" />
      <BitField start="15" size="1" name="LCKC" description="TT Operation Control Register Locked" />
    </Register>
    <Register start="+0x118" size="0" name="CAN_TTGTP" access="Read/Write" description="FDCAN TT Global Time Preset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NCL" description="Time Preset" />
      <BitField start="16" size="16" name="CTP" description="Cycle Time Target Phase" />
    </Register>
    <Register start="+0x11C" size="0" name="FDCAN_TTTMK" access="Read/Write" description="FDCAN TT Time Mark Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TM" description="Time Mark" />
      <BitField start="16" size="7" name="TICC" description="Time Mark Cycle Code" />
      <BitField start="31" size="1" name="LCKM" description="TT Time Mark Register Locked" />
    </Register>
    <Register start="+0x120" size="0" name="FDCAN_TTIR" access="Read/Write" description="FDCAN TT Interrupt Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBC" description="Start of Basic Cycle" />
      <BitField start="1" size="1" name="SMC" description="Start of Matrix Cycle" />
      <BitField start="2" size="1" name="CSM" description="Change of Synchronization Mode" />
      <BitField start="3" size="1" name="SOG" description="Start of Gap" />
      <BitField start="4" size="1" name="RTMI" description="Register Time Mark Interrupt." />
      <BitField start="5" size="1" name="TTMI" description="Trigger Time Mark Event Internal" />
      <BitField start="6" size="1" name="SWE" description="Stop Watch Event" />
      <BitField start="7" size="1" name="GTW" description="Global Time Wrap" />
      <BitField start="8" size="1" name="GTD" description="Global Time Discontinuity" />
      <BitField start="9" size="1" name="GTE" description="Global Time Error" />
      <BitField start="10" size="1" name="TXU" description="Tx Count Underflow" />
      <BitField start="11" size="1" name="TXO" description="Tx Count Overflow" />
      <BitField start="12" size="1" name="SE1" description="Scheduling Error 1" />
      <BitField start="13" size="1" name="SE2" description="Scheduling Error 2" />
      <BitField start="14" size="1" name="ELC" description="Error Level Changed." />
      <BitField start="15" size="1" name="IWTG" description="Initialization Watch Trigger" />
      <BitField start="16" size="1" name="WT" description="Watch Trigger" />
      <BitField start="17" size="1" name="AW" description="Application Watchdog" />
      <BitField start="18" size="1" name="CER" description="Configuration Error" />
    </Register>
    <Register start="+0x124" size="0" name="FDCAN_TTIE" access="Read/Write" description="FDCAN TT Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBCE" description="Start of Basic Cycle Interrupt Enable" />
      <BitField start="1" size="1" name="SMCE" description="Start of Matrix Cycle Interrupt Enable" />
      <BitField start="2" size="1" name="CSME" description="Change of Synchronization Mode Interrupt Enable" />
      <BitField start="3" size="1" name="SOGE" description="Start of Gap Interrupt Enable" />
      <BitField start="4" size="1" name="RTMIE" description="Register Time Mark Interrupt Enable" />
      <BitField start="5" size="1" name="TTMIE" description="Trigger Time Mark Event Internal Interrupt Enable" />
      <BitField start="6" size="1" name="SWEE" description="Stop Watch Event Interrupt Enable" />
      <BitField start="7" size="1" name="GTWE" description="Global Time Wrap Interrupt Enable" />
      <BitField start="8" size="1" name="GTDE" description="Global Time Discontinuity Interrupt Enable" />
      <BitField start="9" size="1" name="GTEE" description="Global Time Error Interrupt Enable" />
      <BitField start="10" size="1" name="TXUE" description="Tx Count Underflow Interrupt Enable" />
      <BitField start="11" size="1" name="TXOE" description="Tx Count Overflow Interrupt Enable" />
      <BitField start="12" size="1" name="SE1E" description="Scheduling Error 1 Interrupt Enable" />
      <BitField start="13" size="1" name="SE2E" description="Scheduling Error 2 Interrupt Enable" />
      <BitField start="14" size="1" name="ELCE" description="Change Error Level Interrupt Enable" />
      <BitField start="15" size="1" name="IWTGE" description="Initialization Watch Trigger Interrupt Enable" />
      <BitField start="16" size="1" name="WTE" description="Watch Trigger Interrupt Enable" />
      <BitField start="17" size="1" name="AWE" description="Application Watchdog Interrupt Enable" />
      <BitField start="18" size="1" name="CERE" description="Configuration Error Interrupt Enable" />
    </Register>
    <Register start="+0x128" size="0" name="FDCAN_TTILS" access="Read/Write" description="FDCAN TT Interrupt Line Select Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBCL" description="Start of Basic Cycle Interrupt Line" />
      <BitField start="1" size="1" name="SMCL" description="Start of Matrix Cycle Interrupt Line" />
      <BitField start="2" size="1" name="CSML" description="Change of Synchronization Mode Interrupt Line" />
      <BitField start="3" size="1" name="SOGL" description="Start of Gap Interrupt Line" />
      <BitField start="4" size="1" name="RTMIL" description="Register Time Mark Interrupt Line" />
      <BitField start="5" size="1" name="TTMIL" description="Trigger Time Mark Event Internal Interrupt Line" />
      <BitField start="6" size="1" name="SWEL" description="Stop Watch Event Interrupt Line" />
      <BitField start="7" size="1" name="GTWL" description="Global Time Wrap Interrupt Line" />
      <BitField start="8" size="1" name="GTDL" description="Global Time Discontinuity Interrupt Line" />
      <BitField start="9" size="1" name="GTEL" description="Global Time Error Interrupt Line" />
      <BitField start="10" size="1" name="TXUL" description="Tx Count Underflow Interrupt Line" />
      <BitField start="11" size="1" name="TXOL" description="Tx Count Overflow Interrupt Line" />
      <BitField start="12" size="1" name="SE1L" description="Scheduling Error 1 Interrupt Line" />
      <BitField start="13" size="1" name="SE2L" description="Scheduling Error 2 Interrupt Line" />
      <BitField start="14" size="1" name="ELCL" description="Change Error Level Interrupt Line" />
      <BitField start="15" size="1" name="IWTGL" description="Initialization Watch Trigger Interrupt Line" />
      <BitField start="16" size="1" name="WTL" description="Watch Trigger Interrupt Line" />
      <BitField start="17" size="1" name="AWL" description="Application Watchdog Interrupt Line" />
      <BitField start="18" size="1" name="CERL" description="Configuration Error Interrupt Line" />
    </Register>
    <Register start="+0x12C" size="0" name="FDCAN_TTOST" access="Read/Write" description="FDCAN TT Operation Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="EL" description="Error Level" />
      <BitField start="2" size="2" name="MS" description="Master State." />
      <BitField start="4" size="2" name="SYS" description="Synchronization State" />
      <BitField start="6" size="1" name="GTP" description="Quality of Global Time Phase" />
      <BitField start="7" size="1" name="QCS" description="Quality of Clock Speed" />
      <BitField start="8" size="8" name="RTO" description="Reference Trigger Offset" />
      <BitField start="22" size="1" name="WGTD" description="Wait for Global Time Discontinuity" />
      <BitField start="23" size="1" name="GFI" description="Gap Finished Indicator." />
      <BitField start="24" size="3" name="TMP" description="Time Master Priority" />
      <BitField start="27" size="1" name="GSI" description="Gap Started Indicator." />
      <BitField start="28" size="1" name="WFE" description="Wait for Event" />
      <BitField start="29" size="1" name="AWE" description="Application Watchdog Event" />
      <BitField start="30" size="1" name="WECS" description="Wait for External Clock Synchronization" />
      <BitField start="31" size="1" name="SPL" description="Schedule Phase Lock" />
    </Register>
    <Register start="+0x130" size="0" name="FDCAN_TURNA" access="ReadOnly" description="FDCAN TUR Numerator Actual Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="NAV" description="Numerator Actual Value" />
    </Register>
    <Register start="+0x134" size="0" name="FDCAN_TTLGT" access="ReadOnly" description="FDCAN TT Local and Global Time Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LT" description="Local Time" />
      <BitField start="16" size="16" name="GT" description="Global Time" />
    </Register>
    <Register start="+0x138" size="0" name="FDCAN_TTCTC" access="ReadOnly" description="FDCAN TT Cycle Time and Count Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CT" description="Cycle Time" />
      <BitField start="16" size="6" name="CC" description="Cycle Count" />
    </Register>
    <Register start="+0x13C" size="0" name="FDCAN_TTCPT" access="ReadOnly" description="FDCAN TT Capture Time Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CT" description="Cycle Count Value" />
      <BitField start="16" size="16" name="SWV" description="Stop Watch Value" />
    </Register>
    <Register start="+0x140" size="0" name="FDCAN_TTCSM" access="ReadOnly" description="FDCAN TT Cycle Sync Mark Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CSM" description="Cycle Sync Mark" />
    </Register>
    <Register start="+0x300" size="0" name="FDCAN_TTTS" access="Read/Write" description="FDCAN TT Trigger Select Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SWTDEL" description="Stop watch trigger input selection" />
      <BitField start="4" size="2" name="EVTSEL" description="Event trigger input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FDCAN3" start="0x4000D400" description="FDCAN1">
    <Register start="+0x0" size="0" name="FDCAN_CREL" access="ReadOnly" description="FDCAN Core Release Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DAY" description="Timestamp Day" />
      <BitField start="8" size="8" name="MON" description="Timestamp Month" />
      <BitField start="16" size="4" name="YEAR" description="Timestamp Year" />
      <BitField start="20" size="4" name="SUBSTEP" description="Sub-step of Core release" />
      <BitField start="24" size="4" name="STEP" description="Step of Core release" />
      <BitField start="28" size="4" name="REL" description="Core release" />
    </Register>
    <Register start="+0x4" size="0" name="FDCAN_ENDN" access="ReadOnly" description="FDCAN Core Release Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ETV" description="Endiannes Test Value" />
    </Register>
    <Register start="+0xC" size="0" name="FDCAN_DBTP" access="ReadOnly" description="FDCAN Data Bit Timing and Prescaler Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DSJW" description="Synchronization Jump Width" />
      <BitField start="4" size="4" name="DTSEG2" description="Data time segment after sample point" />
      <BitField start="8" size="5" name="DTSEG1" description="Data time segment after sample point" />
      <BitField start="16" size="5" name="DBRP" description="Data BIt Rate Prescaler" />
      <BitField start="23" size="1" name="TDC" description="Transceiver Delay Compensation" />
    </Register>
    <Register start="+0x10" size="0" name="FDCAN_TEST" access="ReadOnly" description="FDCAN Test Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="LBCK" description="Loop Back mode" />
      <BitField start="5" size="2" name="TX" description="Loop Back mode" />
      <BitField start="7" size="1" name="RX" description="Control of Transmit Pin" />
    </Register>
    <Register start="+0x14" size="0" name="FDCAN_RWD" access="ReadOnly" description="FDCAN RAM Watchdog Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WDC" description="Watchdog configuration" />
      <BitField start="8" size="8" name="WDV" description="Watchdog value" />
    </Register>
    <Register start="+0x18" size="0" name="FDCAN_CCCR" access="Read/Write" description="FDCAN CC Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INIT" description="Initialization" />
      <BitField start="1" size="1" name="CCE" description="Configuration Change Enable" />
      <BitField start="2" size="1" name="ASM" description="ASM Restricted Operation Mode" />
      <BitField start="3" size="1" name="CSA" description="Clock Stop Acknowledge" />
      <BitField start="4" size="1" name="CSR" description="Clock Stop Request" />
      <BitField start="5" size="1" name="MON" description="Bus Monitoring Mode" />
      <BitField start="6" size="1" name="DAR" description="Disable Automatic Retransmission" />
      <BitField start="7" size="1" name="TEST" description="Test Mode Enable" />
      <BitField start="8" size="1" name="FDOE" description="FD Operation Enable" />
      <BitField start="9" size="1" name="BSE" description="FDCAN Bit Rate Switching" />
      <BitField start="12" size="1" name="PXHD" description="Protocol Exception Handling Disable" />
      <BitField start="13" size="1" name="EFBI" description="Edge Filtering during Bus Integration" />
      <BitField start="14" size="1" name="TXP" description="TXP" />
      <BitField start="15" size="1" name="NISO" description="Non ISO Operation" />
    </Register>
    <Register start="+0x1C" size="0" name="FDCAN_NBTP" access="Read/Write" description="FDCAN Nominal Bit Timing and Prescaler Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TSEG2" description="Nominal Time segment after sample point" />
      <BitField start="8" size="8" name="NTSEG1" description="Nominal Time segment before sample point" />
      <BitField start="16" size="9" name="NBRP" description="Bit Rate Prescaler" />
      <BitField start="25" size="7" name="NSJW" description="NSJW: Nominal (Re)Synchronization Jump Width" />
    </Register>
    <Register start="+0x20" size="0" name="FDCAN_TSCC" access="Read/Write" description="FDCAN Timestamp Counter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TSS" description="Timestamp Select" />
      <BitField start="16" size="4" name="TCP" description="Timestamp Counter Prescaler" />
    </Register>
    <Register start="+0x24" size="0" name="FDCAN_TSCV" access="Read/Write" description="FDCAN Timestamp Counter Value Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSC" description="Timestamp Counter" />
    </Register>
    <Register start="+0x28" size="0" name="FDCAN_TOCC" access="Read/Write" description="FDCAN Timeout Counter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ETOC" description="Enable Timeout Counter" />
      <BitField start="1" size="2" name="TOS" description="Timeout Select" />
      <BitField start="16" size="16" name="TOP" description="Timeout Period" />
    </Register>
    <Register start="+0x2C" size="0" name="FDCAN_TOCV" access="Read/Write" description="FDCAN Timeout Counter Value Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TOC" description="Timeout Counter" />
    </Register>
    <Register start="+0x40" size="0" name="FDCAN_ECR" access="Read/Write" description="FDCAN Error Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TEC" description="Transmit Error Counter" />
      <BitField start="8" size="7" name="TREC" description="Receive Error Counter" />
      <BitField start="15" size="1" name="RP" description="Receive Error Passive" />
      <BitField start="16" size="8" name="CEL" description="AN Error Logging" />
    </Register>
    <Register start="+0x44" size="0" name="FDCAN_PSR" access="Read/Write" description="FDCAN Protocol Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LEC" description="Last Error Code" />
      <BitField start="3" size="2" name="ACT" description="Activity" />
      <BitField start="5" size="1" name="EP" description="Error Passive" />
      <BitField start="6" size="1" name="EW" description="Warning Status" />
      <BitField start="7" size="1" name="BO" description="Bus_Off Status" />
      <BitField start="8" size="3" name="DLEC" description="Data Last Error Code" />
      <BitField start="11" size="1" name="RESI" description="ESI flag of last received FDCAN Message" />
      <BitField start="12" size="1" name="RBRS" description="BRS flag of last received FDCAN Message" />
      <BitField start="13" size="1" name="REDL" description="Received FDCAN Message" />
      <BitField start="14" size="1" name="PXE" description="Protocol Exception Event" />
      <BitField start="16" size="7" name="TDCV" description="Transmitter Delay Compensation Value" />
    </Register>
    <Register start="+0x48" size="0" name="FDCAN_TDCR" access="ReadOnly" description="FDCAN Transmitter Delay Compensation Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TDCF" description="Transmitter Delay Compensation Filter Window Length" />
      <BitField start="8" size="7" name="TDCO" description="Transmitter Delay Compensation Offset" />
    </Register>
    <Register start="+0x50" size="0" name="FDCAN_IR" access="ReadOnly" description="FDCAN Interrupt Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0N" description="Rx FIFO 0 New Message" />
      <BitField start="1" size="1" name="RF0W" description="Rx FIFO 0 Full" />
      <BitField start="2" size="1" name="RF0F" description="Rx FIFO 0 Full" />
      <BitField start="3" size="1" name="RF0L" description="Rx FIFO 0 Message Lost" />
      <BitField start="4" size="1" name="RF1N" description="Rx FIFO 1 New Message" />
      <BitField start="5" size="1" name="RF1W" description="Rx FIFO 1 Watermark Reached" />
      <BitField start="6" size="1" name="RF1F" description="Rx FIFO 1 Watermark Reached" />
      <BitField start="7" size="1" name="RF1L" description="Rx FIFO 1 Message Lost" />
      <BitField start="8" size="1" name="HPM" description="High Priority Message" />
      <BitField start="9" size="1" name="TC" description="Transmission Completed" />
      <BitField start="10" size="1" name="TCF" description="Transmission Cancellation Finished" />
      <BitField start="11" size="1" name="TEF" description="Tx FIFO Empty" />
      <BitField start="12" size="1" name="TEFN" description="Tx Event FIFO New Entry" />
      <BitField start="13" size="1" name="TEFW" description="Tx Event FIFO Watermark Reached" />
      <BitField start="14" size="1" name="TEFF" description="Tx Event FIFO Full" />
      <BitField start="15" size="1" name="TEFL" description="Tx Event FIFO Element Lost" />
      <BitField start="16" size="1" name="TSW" description="Timestamp Wraparound" />
      <BitField start="17" size="1" name="MRAF" description="Message RAM Access Failure" />
      <BitField start="18" size="1" name="TOO" description="Timeout Occurred" />
      <BitField start="19" size="1" name="DRX" description="Message stored to Dedicated Rx Buffer" />
      <BitField start="22" size="1" name="ELO" description="Error Logging Overflow" />
      <BitField start="23" size="1" name="EP" description="Error Passive" />
      <BitField start="24" size="1" name="EW" description="Warning Status" />
      <BitField start="25" size="1" name="BO" description="Bus_Off Status" />
      <BitField start="26" size="1" name="WDI" description="Watchdog Interrupt" />
      <BitField start="27" size="1" name="PEA" description="Protocol Error in Arbitration Phase (Nominal Bit Time is used)" />
      <BitField start="28" size="1" name="PED" description="Protocol Error in Data Phase (Data Bit Time is used)" />
      <BitField start="29" size="1" name="ARA" description="Access to Reserved Address" />
    </Register>
    <Register start="+0x54" size="0" name="FDCAN_IE" access="ReadOnly" description="FDCAN Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0NE" description="Rx FIFO 0 New Message Enable" />
      <BitField start="1" size="1" name="RF0WE" description="Rx FIFO 0 Full Enable" />
      <BitField start="2" size="1" name="RF0FE" description="Rx FIFO 0 Full Enable" />
      <BitField start="3" size="1" name="RF0LE" description="Rx FIFO 0 Message Lost Enable" />
      <BitField start="4" size="1" name="RF1NE" description="Rx FIFO 1 New Message Enable" />
      <BitField start="5" size="1" name="RF1WE" description="Rx FIFO 1 Watermark Reached Enable" />
      <BitField start="6" size="1" name="RF1FE" description="Rx FIFO 1 Watermark Reached Enable" />
      <BitField start="7" size="1" name="RF1LE" description="Rx FIFO 1 Message Lost Enable" />
      <BitField start="8" size="1" name="HPME" description="High Priority Message Enable" />
      <BitField start="9" size="1" name="TCE" description="Transmission Completed Enable" />
      <BitField start="10" size="1" name="TCFE" description="Transmission Cancellation Finished Enable" />
      <BitField start="11" size="1" name="TEFE" description="Tx FIFO Empty Enable" />
      <BitField start="12" size="1" name="TEFNE" description="Tx Event FIFO New Entry Enable" />
      <BitField start="13" size="1" name="TEFWE" description="Tx Event FIFO Watermark Reached Enable" />
      <BitField start="14" size="1" name="TEFFE" description="Tx Event FIFO Full Enable" />
      <BitField start="15" size="1" name="TEFLE" description="Tx Event FIFO Element Lost Enable" />
      <BitField start="16" size="1" name="TSWE" description="Timestamp Wraparound Enable" />
      <BitField start="17" size="1" name="MRAFE" description="Message RAM Access Failure Enable" />
      <BitField start="18" size="1" name="TOOE" description="Timeout Occurred Enable" />
      <BitField start="19" size="1" name="DRXE" description="Message stored to Dedicated Rx Buffer Enable" />
      <BitField start="20" size="1" name="BECE" description="Bit Error Corrected Interrupt Enable" />
      <BitField start="21" size="1" name="BEUE" description="Bit Error Uncorrected Interrupt Enable" />
      <BitField start="22" size="1" name="ELOE" description="Error Logging Overflow Enable" />
      <BitField start="23" size="1" name="EPE" description="Error Passive Enable" />
      <BitField start="24" size="1" name="EWE" description="Warning Status Enable" />
      <BitField start="25" size="1" name="BOE" description="Bus_Off Status Enable" />
      <BitField start="26" size="1" name="WDIE" description="Watchdog Interrupt Enable" />
      <BitField start="27" size="1" name="PEAE" description="Protocol Error in Arbitration Phase Enable" />
      <BitField start="28" size="1" name="PEDE" description="Protocol Error in Data Phase Enable" />
      <BitField start="29" size="1" name="ARAE" description="Access to Reserved Address Enable" />
    </Register>
    <Register start="+0x58" size="0" name="FDCAN_ILS" access="ReadOnly" description="FDCAN Interrupt Line Select Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0NL" description="Rx FIFO 0 New Message Interrupt Line" />
      <BitField start="1" size="1" name="RF0WL" description="Rx FIFO 0 Watermark Reached Interrupt Line" />
      <BitField start="2" size="1" name="RF0FL" description="Rx FIFO 0 Full Interrupt Line" />
      <BitField start="3" size="1" name="RF0LL" description="Rx FIFO 0 Message Lost Interrupt Line" />
      <BitField start="4" size="1" name="RF1NL" description="Rx FIFO 1 New Message Interrupt Line" />
      <BitField start="5" size="1" name="RF1WL" description="Rx FIFO 1 Watermark Reached Interrupt Line" />
      <BitField start="6" size="1" name="RF1FL" description="Rx FIFO 1 Full Interrupt Line" />
      <BitField start="7" size="1" name="RF1LL" description="Rx FIFO 1 Message Lost Interrupt Line" />
      <BitField start="8" size="1" name="HPML" description="High Priority Message Interrupt Line" />
      <BitField start="9" size="1" name="TCL" description="Transmission Completed Interrupt Line" />
      <BitField start="10" size="1" name="TCFL" description="Transmission Cancellation Finished Interrupt Line" />
      <BitField start="11" size="1" name="TEFL" description="Tx FIFO Empty Interrupt Line" />
      <BitField start="12" size="1" name="TEFNL" description="Tx Event FIFO New Entry Interrupt Line" />
      <BitField start="13" size="1" name="TEFWL" description="Tx Event FIFO Watermark Reached Interrupt Line" />
      <BitField start="14" size="1" name="TEFFL" description="Tx Event FIFO Full Interrupt Line" />
      <BitField start="15" size="1" name="TEFLL" description="Tx Event FIFO Element Lost Interrupt Line" />
      <BitField start="16" size="1" name="TSWL" description="Timestamp Wraparound Interrupt Line" />
      <BitField start="17" size="1" name="MRAFL" description="Message RAM Access Failure Interrupt Line" />
      <BitField start="18" size="1" name="TOOL" description="Timeout Occurred Interrupt Line" />
      <BitField start="19" size="1" name="DRXL" description="Message stored to Dedicated Rx Buffer Interrupt Line" />
      <BitField start="20" size="1" name="BECL" description="Bit Error Corrected Interrupt Line" />
      <BitField start="21" size="1" name="BEUL" description="Bit Error Uncorrected Interrupt Line" />
      <BitField start="22" size="1" name="ELOL" description="Error Logging Overflow Interrupt Line" />
      <BitField start="23" size="1" name="EPL" description="Error Passive Interrupt Line" />
      <BitField start="24" size="1" name="EWL" description="Warning Status Interrupt Line" />
      <BitField start="25" size="1" name="BOL" description="Bus_Off Status" />
      <BitField start="26" size="1" name="WDIL" description="Watchdog Interrupt Line" />
      <BitField start="27" size="1" name="PEAL" description="Protocol Error in Arbitration Phase Line" />
      <BitField start="28" size="1" name="PEDL" description="Protocol Error in Data Phase Line" />
      <BitField start="29" size="1" name="ARAL" description="Access to Reserved Address Line" />
    </Register>
    <Register start="+0x5C" size="0" name="FDCAN_ILE" access="Read/Write" description="FDCAN Interrupt Line Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EINT0" description="Enable Interrupt Line 0" />
      <BitField start="1" size="1" name="EINT1" description="Enable Interrupt Line 1" />
    </Register>
    <Register start="+0x80" size="0" name="FDCAN_GFC" access="Read/Write" description="FDCAN Global Filter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RRFE" description="Reject Remote Frames Extended" />
      <BitField start="1" size="1" name="RRFS" description="Reject Remote Frames Standard" />
      <BitField start="2" size="2" name="ANFE" description="Accept Non-matching Frames Extended" />
      <BitField start="4" size="2" name="ANFS" description="Accept Non-matching Frames Standard" />
    </Register>
    <Register start="+0x84" size="0" name="FDCAN_SIDFC" access="Read/Write" description="FDCAN Standard ID Filter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="FLSSA" description="Filter List Standard Start Address" />
      <BitField start="16" size="8" name="LSS" description="List Size Standard" />
    </Register>
    <Register start="+0x88" size="0" name="FDCAN_XIDFC" access="Read/Write" description="FDCAN Extended ID Filter Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="FLESA" description="Filter List Standard Start Address" />
      <BitField start="16" size="8" name="LSE" description="List Size Extended" />
    </Register>
    <Register start="+0x90" size="0" name="FDCAN_XIDAM" access="Read/Write" description="FDCAN Extended ID and Mask Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="29" name="EIDM" description="Extended ID Mask" />
    </Register>
    <Register start="+0x94" size="0" name="FDCAN_HPMS" access="ReadOnly" description="FDCAN High Priority Message Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="BIDX" description="Buffer Index" />
      <BitField start="6" size="2" name="MSI" description="Message Storage Indicator" />
      <BitField start="8" size="7" name="FIDX" description="Filter Index" />
      <BitField start="15" size="1" name="FLST" description="Filter List" />
    </Register>
    <Register start="+0x98" size="0" name="FDCAN_NDAT1" access="ReadOnly" description="FDCAN New Data 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ND0" description="New data" />
      <BitField start="1" size="1" name="ND1" description="New data" />
      <BitField start="2" size="1" name="ND2" description="New data" />
      <BitField start="3" size="1" name="ND3" description="New data" />
      <BitField start="4" size="1" name="ND4" description="New data" />
      <BitField start="5" size="1" name="ND5" description="New data" />
      <BitField start="6" size="1" name="ND6" description="New data" />
      <BitField start="7" size="1" name="ND7" description="New data" />
      <BitField start="8" size="1" name="ND8" description="New data" />
      <BitField start="9" size="1" name="ND9" description="New data" />
      <BitField start="10" size="1" name="ND10" description="New data" />
      <BitField start="11" size="1" name="ND11" description="New data" />
      <BitField start="12" size="1" name="ND12" description="New data" />
      <BitField start="13" size="1" name="ND13" description="New data" />
      <BitField start="14" size="1" name="ND14" description="New data" />
      <BitField start="15" size="1" name="ND15" description="New data" />
      <BitField start="16" size="1" name="ND16" description="New data" />
      <BitField start="17" size="1" name="ND17" description="New data" />
      <BitField start="18" size="1" name="ND18" description="New data" />
      <BitField start="19" size="1" name="ND19" description="New data" />
      <BitField start="20" size="1" name="ND20" description="New data" />
      <BitField start="21" size="1" name="ND21" description="New data" />
      <BitField start="22" size="1" name="ND22" description="New data" />
      <BitField start="23" size="1" name="ND23" description="New data" />
      <BitField start="24" size="1" name="ND24" description="New data" />
      <BitField start="25" size="1" name="ND25" description="New data" />
      <BitField start="26" size="1" name="ND26" description="New data" />
      <BitField start="27" size="1" name="ND27" description="New data" />
      <BitField start="28" size="1" name="ND28" description="New data" />
      <BitField start="29" size="1" name="ND29" description="New data" />
      <BitField start="30" size="1" name="ND30" description="New data" />
      <BitField start="31" size="1" name="ND31" description="New data" />
    </Register>
    <Register start="+0x9C" size="0" name="FDCAN_NDAT2" access="ReadOnly" description="FDCAN New Data 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ND32" description="New data" />
      <BitField start="1" size="1" name="ND33" description="New data" />
      <BitField start="2" size="1" name="ND34" description="New data" />
      <BitField start="3" size="1" name="ND35" description="New data" />
      <BitField start="4" size="1" name="ND36" description="New data" />
      <BitField start="5" size="1" name="ND37" description="New data" />
      <BitField start="6" size="1" name="ND38" description="New data" />
      <BitField start="7" size="1" name="ND39" description="New data" />
      <BitField start="8" size="1" name="ND40" description="New data" />
      <BitField start="9" size="1" name="ND41" description="New data" />
      <BitField start="10" size="1" name="ND42" description="New data" />
      <BitField start="11" size="1" name="ND43" description="New data" />
      <BitField start="12" size="1" name="ND44" description="New data" />
      <BitField start="13" size="1" name="ND45" description="New data" />
      <BitField start="14" size="1" name="ND46" description="New data" />
      <BitField start="15" size="1" name="ND47" description="New data" />
      <BitField start="16" size="1" name="ND48" description="New data" />
      <BitField start="17" size="1" name="ND49" description="New data" />
      <BitField start="18" size="1" name="ND50" description="New data" />
      <BitField start="19" size="1" name="ND51" description="New data" />
      <BitField start="20" size="1" name="ND52" description="New data" />
      <BitField start="21" size="1" name="ND53" description="New data" />
      <BitField start="22" size="1" name="ND54" description="New data" />
      <BitField start="23" size="1" name="ND55" description="New data" />
      <BitField start="24" size="1" name="ND56" description="New data" />
      <BitField start="25" size="1" name="ND57" description="New data" />
      <BitField start="26" size="1" name="ND58" description="New data" />
      <BitField start="27" size="1" name="ND59" description="New data" />
      <BitField start="28" size="1" name="ND60" description="New data" />
      <BitField start="29" size="1" name="ND61" description="New data" />
      <BitField start="30" size="1" name="ND62" description="New data" />
      <BitField start="31" size="1" name="ND63" description="New data" />
    </Register>
    <Register start="+0xA0" size="0" name="FDCAN_RXF0C" access="Read/Write" description="FDCAN Rx FIFO 0 Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="F0SA" description="Rx FIFO 0 Start Address" />
      <BitField start="16" size="8" name="F0S" description="Rx FIFO 0 Size" />
      <BitField start="24" size="8" name="F0WM" description="FIFO 0 Watermark" />
    </Register>
    <Register start="+0xA4" size="0" name="FDCAN_RXF0S" access="Read/Write" description="FDCAN Rx FIFO 0 Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="F0FL" description="Rx FIFO 0 Fill Level" />
      <BitField start="8" size="6" name="F0G" description="Rx FIFO 0 Get Index" />
      <BitField start="16" size="6" name="F0P" description="Rx FIFO 0 Put Index" />
      <BitField start="24" size="1" name="F0F" description="Rx FIFO 0 Full" />
      <BitField start="25" size="1" name="RF0L" description="Rx FIFO 0 Message Lost" />
    </Register>
    <Register start="+0xA8" size="0" name="FDCAN_RXF0A" access="Read/Write" description="CAN Rx FIFO 0 Acknowledge Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="FA01" description="Rx FIFO 0 Acknowledge Index" />
    </Register>
    <Register start="+0xAC" size="0" name="FDCAN_RXBC" access="Read/Write" description="FDCAN Rx Buffer Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="RBSA" description="Rx Buffer Start Address" />
    </Register>
    <Register start="+0xB0" size="0" name="FDCAN_RXF1C" access="Read/Write" description="FDCAN Rx FIFO 1 Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="F1SA" description="Rx FIFO 1 Start Address" />
      <BitField start="16" size="7" name="F1S" description="Rx FIFO 1 Size" />
      <BitField start="24" size="7" name="F1WM" description="Rx FIFO 1 Watermark" />
    </Register>
    <Register start="+0xB4" size="0" name="FDCAN_RXF1S" access="Read/Write" description="FDCAN Rx FIFO 1 Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="F1FL" description="Rx FIFO 1 Fill Level" />
      <BitField start="8" size="7" name="F1GI" description="Rx FIFO 1 Get Index" />
      <BitField start="16" size="7" name="F1PI" description="Rx FIFO 1 Put Index" />
      <BitField start="24" size="1" name="F1F" description="Rx FIFO 1 Full" />
      <BitField start="25" size="1" name="RF1L" description="Rx FIFO 1 Message Lost" />
      <BitField start="30" size="2" name="DMS" description="Debug Message Status" />
    </Register>
    <Register start="+0xB8" size="0" name="FDCAN_RXF1A" access="Read/Write" description="FDCAN Rx FIFO 1 Acknowledge Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="F1AI" description="Rx FIFO 1 Acknowledge Index" />
    </Register>
    <Register start="+0xBC" size="0" name="FDCAN_RXESC" access="Read/Write" description="FDCAN Rx Buffer Element Size Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="F0DS" description="Rx FIFO 1 Data Field Size:" />
      <BitField start="4" size="3" name="F1DS" description="Rx FIFO 0 Data Field Size:" />
      <BitField start="8" size="3" name="RBDS" description="Rx Buffer Data Field Size:" />
    </Register>
    <Register start="+0xC0" size="0" name="FDCAN_TXBC" access="Read/Write" description="FDCAN Tx Buffer Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="TBSA" description="Tx Buffers Start Address" />
      <BitField start="16" size="6" name="NDTB" description="Number of Dedicated Transmit Buffers" />
      <BitField start="24" size="6" name="TFQS" description="Transmit FIFO/Queue Size" />
      <BitField start="30" size="1" name="TFQM" description="Tx FIFO/Queue Mode" />
    </Register>
    <Register start="+0xC4" size="0" name="FDCAN_TXFQS" access="ReadOnly" description="FDCAN Tx FIFO/Queue Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TFFL" description="Tx FIFO Free Level" />
      <BitField start="8" size="5" name="TFGI" description="TFGI" />
      <BitField start="16" size="5" name="TFQPI" description="Tx FIFO/Queue Put Index" />
      <BitField start="21" size="1" name="TFQF" description="Tx FIFO/Queue Full" />
    </Register>
    <Register start="+0xC8" size="0" name="FDCAN_TXESC" access="Read/Write" description="FDCAN Tx Buffer Element Size Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TBDS" description="Tx Buffer Data Field Size:" />
    </Register>
    <Register start="+0xCC" size="0" name="FDCAN_TXBRP" access="ReadOnly" description="FDCAN Tx Buffer Request Pending Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TRP" description="Transmission Request Pending" />
    </Register>
    <Register start="+0xD0" size="0" name="FDCAN_TXBAR" access="Read/Write" description="FDCAN Tx Buffer Add Request Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AR" description="Add Request" />
    </Register>
    <Register start="+0xD4" size="0" name="FDCAN_TXBCR" access="Read/Write" description="FDCAN Tx Buffer Cancellation Request Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CR" description="Cancellation Request" />
    </Register>
    <Register start="+0xD8" size="0" name="FDCAN_TXBTO" access="Read/Write" description="FDCAN Tx Buffer Transmission Occurred Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TO" description="Transmission Occurred." />
    </Register>
    <Register start="+0xDC" size="0" name="FDCAN_TXBCF" access="ReadOnly" description="FDCAN Tx Buffer Cancellation Finished Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CF" description="Cancellation Finished" />
    </Register>
    <Register start="+0xE0" size="0" name="FDCAN_TXBTIE" access="Read/Write" description="FDCAN Tx Buffer Transmission Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TIE" description="Transmission Interrupt Enable" />
    </Register>
    <Register start="+0xE4" size="0" name="FDCAN_TXBCIE" access="Read/Write" description="FDCAN Tx Buffer Cancellation Finished Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CF" description="Cancellation Finished Interrupt Enable" />
    </Register>
    <Register start="+0xF0" size="0" name="FDCAN_TXEFC" access="Read/Write" description="FDCAN Tx Event FIFO Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="EFSA" description="Event FIFO Start Address" />
      <BitField start="16" size="6" name="EFS" description="Event FIFO Size" />
      <BitField start="24" size="6" name="EFWM" description="Event FIFO Watermark" />
    </Register>
    <Register start="+0xF4" size="0" name="FDCAN_TXEFS" access="Read/Write" description="FDCAN Tx Event FIFO Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="EFFL" description="Event FIFO Fill Level" />
      <BitField start="8" size="5" name="EFGI" description="Event FIFO Get Index." />
      <BitField start="24" size="1" name="EFF" description="Event FIFO Full." />
      <BitField start="25" size="1" name="TEFL" description="Tx Event FIFO Element Lost." />
    </Register>
    <Register start="+0xF8" size="0" name="FDCAN_TXEFA" access="Read/Write" description="FDCAN Tx Event FIFO Acknowledge Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="EFAI" description="Event FIFO Acknowledge Index" />
    </Register>
    <Register start="+0x100" size="0" name="FDCAN_TTTMC" access="Read/Write" description="FDCAN TT Trigger Memory Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="TMSA" description="Trigger Memory Start Address" />
      <BitField start="16" size="7" name="TME" description="Trigger Memory Elements" />
    </Register>
    <Register start="+0x104" size="0" name="FDCAN_TTRMC" access="Read/Write" description="FDCAN TT Reference Message Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="29" name="RID" description="Reference Identifier." />
      <BitField start="30" size="1" name="XTD" description="Extended Identifier" />
      <BitField start="31" size="1" name="RMPS" description="Reference Message Payload Select" />
    </Register>
    <Register start="+0x108" size="0" name="FDCAN_TTOCF" access="Read/Write" description="FDCAN TT Operation Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OM" description="Operation Mode" />
      <BitField start="3" size="1" name="GEN" description="Gap Enable" />
      <BitField start="4" size="1" name="TM" description="Time Master" />
      <BitField start="5" size="3" name="LDSDL" description="LD of Synchronization Deviation Limit" />
      <BitField start="8" size="7" name="IRTO" description="Initial Reference Trigger Offset" />
      <BitField start="15" size="1" name="EECS" description="Enable External Clock Synchronization" />
      <BitField start="16" size="8" name="AWL" description="Application Watchdog Limit" />
      <BitField start="24" size="1" name="EGTF" description="Enable Global Time Filtering" />
      <BitField start="25" size="1" name="ECC" description="Enable Clock Calibration" />
      <BitField start="26" size="1" name="EVTP" description="Event Trigger Polarity" />
    </Register>
    <Register start="+0x10C" size="0" name="FDCAN_TTMLM" access="Read/Write" description="FDCAN TT Matrix Limits Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CCM" description="Cycle Count Max" />
      <BitField start="6" size="2" name="CSS" description="Cycle Start Synchronization" />
      <BitField start="8" size="4" name="TXEW" description="Tx Enable Window" />
      <BitField start="16" size="12" name="ENTT" description="Expected Number of Tx Triggers" />
    </Register>
    <Register start="+0x110" size="0" name="FDCAN_TURCF" access="Read/Write" description="FDCAN TUR Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NCL" description="Numerator Configuration Low." />
      <BitField start="16" size="14" name="DC" description="Denominator Configuration." />
      <BitField start="31" size="1" name="ELT" description="Enable Local Time" />
    </Register>
    <Register start="+0x114" size="0" name="FDCAN_TTOCN" access="Read/Write" description="FDCAN TT Operation Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SGT" description="Set Global time" />
      <BitField start="1" size="1" name="ECS" description="External Clock Synchronization" />
      <BitField start="2" size="1" name="SWP" description="Stop Watch Polarity" />
      <BitField start="3" size="2" name="SWS" description="Stop Watch Source." />
      <BitField start="5" size="1" name="RTIE" description="Register Time Mark Interrupt Pulse Enable" />
      <BitField start="6" size="2" name="TMC" description="Register Time Mark Compare" />
      <BitField start="8" size="1" name="TTIE" description="Trigger Time Mark Interrupt Pulse Enable" />
      <BitField start="9" size="1" name="GCS" description="Gap Control Select" />
      <BitField start="10" size="1" name="FGP" description="Finish Gap." />
      <BitField start="11" size="1" name="TMG" description="Time Mark Gap" />
      <BitField start="12" size="1" name="NIG" description="Next is Gap" />
      <BitField start="13" size="1" name="ESCN" description="External Synchronization Control" />
      <BitField start="15" size="1" name="LCKC" description="TT Operation Control Register Locked" />
    </Register>
    <Register start="+0x118" size="0" name="CAN_TTGTP" access="Read/Write" description="FDCAN TT Global Time Preset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NCL" description="Time Preset" />
      <BitField start="16" size="16" name="CTP" description="Cycle Time Target Phase" />
    </Register>
    <Register start="+0x11C" size="0" name="FDCAN_TTTMK" access="Read/Write" description="FDCAN TT Time Mark Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TM" description="Time Mark" />
      <BitField start="16" size="7" name="TICC" description="Time Mark Cycle Code" />
      <BitField start="31" size="1" name="LCKM" description="TT Time Mark Register Locked" />
    </Register>
    <Register start="+0x120" size="0" name="FDCAN_TTIR" access="Read/Write" description="FDCAN TT Interrupt Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBC" description="Start of Basic Cycle" />
      <BitField start="1" size="1" name="SMC" description="Start of Matrix Cycle" />
      <BitField start="2" size="1" name="CSM" description="Change of Synchronization Mode" />
      <BitField start="3" size="1" name="SOG" description="Start of Gap" />
      <BitField start="4" size="1" name="RTMI" description="Register Time Mark Interrupt." />
      <BitField start="5" size="1" name="TTMI" description="Trigger Time Mark Event Internal" />
      <BitField start="6" size="1" name="SWE" description="Stop Watch Event" />
      <BitField start="7" size="1" name="GTW" description="Global Time Wrap" />
      <BitField start="8" size="1" name="GTD" description="Global Time Discontinuity" />
      <BitField start="9" size="1" name="GTE" description="Global Time Error" />
      <BitField start="10" size="1" name="TXU" description="Tx Count Underflow" />
      <BitField start="11" size="1" name="TXO" description="Tx Count Overflow" />
      <BitField start="12" size="1" name="SE1" description="Scheduling Error 1" />
      <BitField start="13" size="1" name="SE2" description="Scheduling Error 2" />
      <BitField start="14" size="1" name="ELC" description="Error Level Changed." />
      <BitField start="15" size="1" name="IWTG" description="Initialization Watch Trigger" />
      <BitField start="16" size="1" name="WT" description="Watch Trigger" />
      <BitField start="17" size="1" name="AW" description="Application Watchdog" />
      <BitField start="18" size="1" name="CER" description="Configuration Error" />
    </Register>
    <Register start="+0x124" size="0" name="FDCAN_TTIE" access="Read/Write" description="FDCAN TT Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBCE" description="Start of Basic Cycle Interrupt Enable" />
      <BitField start="1" size="1" name="SMCE" description="Start of Matrix Cycle Interrupt Enable" />
      <BitField start="2" size="1" name="CSME" description="Change of Synchronization Mode Interrupt Enable" />
      <BitField start="3" size="1" name="SOGE" description="Start of Gap Interrupt Enable" />
      <BitField start="4" size="1" name="RTMIE" description="Register Time Mark Interrupt Enable" />
      <BitField start="5" size="1" name="TTMIE" description="Trigger Time Mark Event Internal Interrupt Enable" />
      <BitField start="6" size="1" name="SWEE" description="Stop Watch Event Interrupt Enable" />
      <BitField start="7" size="1" name="GTWE" description="Global Time Wrap Interrupt Enable" />
      <BitField start="8" size="1" name="GTDE" description="Global Time Discontinuity Interrupt Enable" />
      <BitField start="9" size="1" name="GTEE" description="Global Time Error Interrupt Enable" />
      <BitField start="10" size="1" name="TXUE" description="Tx Count Underflow Interrupt Enable" />
      <BitField start="11" size="1" name="TXOE" description="Tx Count Overflow Interrupt Enable" />
      <BitField start="12" size="1" name="SE1E" description="Scheduling Error 1 Interrupt Enable" />
      <BitField start="13" size="1" name="SE2E" description="Scheduling Error 2 Interrupt Enable" />
      <BitField start="14" size="1" name="ELCE" description="Change Error Level Interrupt Enable" />
      <BitField start="15" size="1" name="IWTGE" description="Initialization Watch Trigger Interrupt Enable" />
      <BitField start="16" size="1" name="WTE" description="Watch Trigger Interrupt Enable" />
      <BitField start="17" size="1" name="AWE" description="Application Watchdog Interrupt Enable" />
      <BitField start="18" size="1" name="CERE" description="Configuration Error Interrupt Enable" />
    </Register>
    <Register start="+0x128" size="0" name="FDCAN_TTILS" access="Read/Write" description="FDCAN TT Interrupt Line Select Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBCL" description="Start of Basic Cycle Interrupt Line" />
      <BitField start="1" size="1" name="SMCL" description="Start of Matrix Cycle Interrupt Line" />
      <BitField start="2" size="1" name="CSML" description="Change of Synchronization Mode Interrupt Line" />
      <BitField start="3" size="1" name="SOGL" description="Start of Gap Interrupt Line" />
      <BitField start="4" size="1" name="RTMIL" description="Register Time Mark Interrupt Line" />
      <BitField start="5" size="1" name="TTMIL" description="Trigger Time Mark Event Internal Interrupt Line" />
      <BitField start="6" size="1" name="SWEL" description="Stop Watch Event Interrupt Line" />
      <BitField start="7" size="1" name="GTWL" description="Global Time Wrap Interrupt Line" />
      <BitField start="8" size="1" name="GTDL" description="Global Time Discontinuity Interrupt Line" />
      <BitField start="9" size="1" name="GTEL" description="Global Time Error Interrupt Line" />
      <BitField start="10" size="1" name="TXUL" description="Tx Count Underflow Interrupt Line" />
      <BitField start="11" size="1" name="TXOL" description="Tx Count Overflow Interrupt Line" />
      <BitField start="12" size="1" name="SE1L" description="Scheduling Error 1 Interrupt Line" />
      <BitField start="13" size="1" name="SE2L" description="Scheduling Error 2 Interrupt Line" />
      <BitField start="14" size="1" name="ELCL" description="Change Error Level Interrupt Line" />
      <BitField start="15" size="1" name="IWTGL" description="Initialization Watch Trigger Interrupt Line" />
      <BitField start="16" size="1" name="WTL" description="Watch Trigger Interrupt Line" />
      <BitField start="17" size="1" name="AWL" description="Application Watchdog Interrupt Line" />
      <BitField start="18" size="1" name="CERL" description="Configuration Error Interrupt Line" />
    </Register>
    <Register start="+0x12C" size="0" name="FDCAN_TTOST" access="Read/Write" description="FDCAN TT Operation Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="EL" description="Error Level" />
      <BitField start="2" size="2" name="MS" description="Master State." />
      <BitField start="4" size="2" name="SYS" description="Synchronization State" />
      <BitField start="6" size="1" name="GTP" description="Quality of Global Time Phase" />
      <BitField start="7" size="1" name="QCS" description="Quality of Clock Speed" />
      <BitField start="8" size="8" name="RTO" description="Reference Trigger Offset" />
      <BitField start="22" size="1" name="WGTD" description="Wait for Global Time Discontinuity" />
      <BitField start="23" size="1" name="GFI" description="Gap Finished Indicator." />
      <BitField start="24" size="3" name="TMP" description="Time Master Priority" />
      <BitField start="27" size="1" name="GSI" description="Gap Started Indicator." />
      <BitField start="28" size="1" name="WFE" description="Wait for Event" />
      <BitField start="29" size="1" name="AWE" description="Application Watchdog Event" />
      <BitField start="30" size="1" name="WECS" description="Wait for External Clock Synchronization" />
      <BitField start="31" size="1" name="SPL" description="Schedule Phase Lock" />
    </Register>
    <Register start="+0x130" size="0" name="FDCAN_TURNA" access="ReadOnly" description="FDCAN TUR Numerator Actual Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="NAV" description="Numerator Actual Value" />
    </Register>
    <Register start="+0x134" size="0" name="FDCAN_TTLGT" access="ReadOnly" description="FDCAN TT Local and Global Time Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LT" description="Local Time" />
      <BitField start="16" size="16" name="GT" description="Global Time" />
    </Register>
    <Register start="+0x138" size="0" name="FDCAN_TTCTC" access="ReadOnly" description="FDCAN TT Cycle Time and Count Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CT" description="Cycle Time" />
      <BitField start="16" size="6" name="CC" description="Cycle Count" />
    </Register>
    <Register start="+0x13C" size="0" name="FDCAN_TTCPT" access="ReadOnly" description="FDCAN TT Capture Time Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CT" description="Cycle Count Value" />
      <BitField start="16" size="16" name="SWV" description="Stop Watch Value" />
    </Register>
    <Register start="+0x140" size="0" name="FDCAN_TTCSM" access="ReadOnly" description="FDCAN TT Cycle Sync Mark Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CSM" description="Cycle Sync Mark" />
    </Register>
    <Register start="+0x300" size="0" name="FDCAN_TTTS" access="Read/Write" description="FDCAN TT Trigger Select Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SWTDEL" description="Stop watch trigger input selection" />
      <BitField start="4" size="2" name="EVTSEL" description="Event trigger input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FMAC" start="0x48024000" description="FMAC register block">
    <Register start="+0x0" size="0" name="FMAC_X1BUFCFG" access="Read/Write" description="FMAC X1 buffer configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="X1_BASE" description="Base address of X1 buffer" />
      <BitField start="8" size="8" name="X1_BUF_SIZE" description="Allocated size of X1 buffer in 16-bit words The minimum buffer size is the number of feed-forward taps in the filter (+ the watermark threshold - 1)." />
      <BitField start="24" size="2" name="FULL_WM" description="Watermark for buffer full flag Defines the threshold for setting the X1 buffer full flag when operating in circular mode. The flag is set if the number of free spaces in the buffer is less than 2FULL_WM. 2: Threshold = 4 3: Threshold = 8 Setting a threshold greater than 1 allows several data to be transferred into the buffer under one interrupt. Threshold should be set to 1 if DMA write requests are enabled (DMAWEN = 1 in FMAC_CR register).">
        <Enum name="B_0x0" start="0x0" description="Threshold = 1" />
        <Enum name="B_0x1" start="0x1" description="Threshold = 2" />
      </BitField>
    </Register>
    <Register start="+0x4" size="0" name="FMAC_X2BUFCFG" access="Read/Write" description="FMAC X2 buffer configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="X2_BASE" description="Base address of X2 buffer The X2 buffer base address can be modified while START=1, for example to change coefficient values. The filter should be stalled when doing this, since changing the coefficients while a calculation is ongoing affects the result." />
      <BitField start="8" size="8" name="X2_BUF_SIZE" description="Size of X2 buffer in 16-bit words This bitfield can not be modified when a function is ongoing (START = 1)." />
    </Register>
    <Register start="+0x8" size="0" name="FMAC_YBUFCFG" access="Read/Write" description="FMAC Y buffer configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="Y_BASE" description="Base address of Y buffer" />
      <BitField start="8" size="8" name="Y_BUF_SIZE" description="Size of Y buffer in 16-bit words For FIR filters, the minimum buffer size is 1 (+ the watermark threshold). For IIR filters the minimum buffer size is the number of feedback taps (+ the watermark threshold)." />
      <BitField start="24" size="2" name="EMPTY_WM" description="Watermark for buffer empty flag Defines the threshold for setting the Y buffer empty flag when operating in circular mode. The flag is set if the number of unread values in the buffer is less than 2EMPTY_WM. 2: Threshold = 4 3: Threshold = 8 Setting a threshold greater than 1 allows several data to be transferred from the buffer under one interrupt. Threshold should be set to 1 if DMA read requests are enabled (DMAREN = 1 in FMAC_CR register).">
        <Enum name="B_0x0" start="0x0" description="Threshold = 1" />
        <Enum name="B_0x1" start="0x1" description="Threshold = 2" />
      </BitField>
    </Register>
    <Register start="+0xC" size="0" name="FMAC_PARAM" access="Read/Write" description="FMAC parameter register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="P" description="Input parameter P. The value of this parameter is dependent on the function This bitfield can not be modified when a function is ongoing (START = 1)" />
      <BitField start="8" size="8" name="Q" description="Input parameter Q. The value of this parameter is dependent on the function. This bitfield can not be modified when a function is ongoing (START = 1)" />
      <BitField start="16" size="8" name="R" description="Input parameter R. The value of this parameter is dependent on the function. This bitfield can not be modified when a function is ongoing (START = 1)" />
      <BitField start="24" size="7" name="FUNC" description="Function 2: Load X2 buffer 3: Load Y buffer 4 to 7: Reserved 8: Convolution (FIR filter) 9: IIR filter (direct form 1) This bitfield can not be modified when a function is ongoing (START = 1)">
        <Enum name="B_0x1" start="0x1" description="Load X1 buffer" />
      </BitField>
      <BitField start="31" size="1" name="START" description="Enable execution Setting this bit triggers the execution of the function selected in the FUNC bitfield. Resetting it by software stops any ongoing function. For initialization functions, this bit is reset by hardware.">
        <Enum name="B_0x0" start="0x0" description="Stop execution" />
        <Enum name="B_0x1" start="0x1" description="Start execution" />
      </BitField>
    </Register>
    <Register start="+0x10" size="0" name="FMAC_CR" access="Read/Write" description="FMAC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RIEN" description="Enable read interrupt This bit is set and cleared by software. A read returns the current state of the bit.">
        <Enum name="B_0x0" start="0x0" description="Disabled. No read interrupt requests are generated." />
        <Enum name="B_0x1" start="0x1" description="Enabled. An interrupt request is generated while the Y buffer EMPTY flag is not set." />
      </BitField>
      <BitField start="1" size="1" name="WIEN" description="Enable write interrupt This bit is set and cleared by software. A read returns the current state of the bit.">
        <Enum name="B_0x0" start="0x0" description="Disabled. No write interrupt requests are generated." />
        <Enum name="B_0x1" start="0x1" description="Enabled. An interrupt request is generated while the X1 buffer FULL flag is not set." />
      </BitField>
      <BitField start="2" size="1" name="OVFLIEN" description="Enable overflow error interrupts This bit is set and cleared by software. A read returns the current state of the bit.">
        <Enum name="B_0x0" start="0x0" description="Disabled. No interrupts are generated upon overflow detection." />
        <Enum name="B_0x1" start="0x1" description="Enabled. An interrupt request is generated if the OVFL flag is set" />
      </BitField>
      <BitField start="3" size="1" name="UNFLIEN" description="Enable underflow error interrupts This bit is set and cleared by software. A read returns the current state of the bit.">
        <Enum name="B_0x0" start="0x0" description="Disabled. No interrupts are generated upon underflow detection." />
        <Enum name="B_0x1" start="0x1" description="Enabled. An interrupt request is generated if the UNFL flag is set" />
      </BitField>
      <BitField start="4" size="1" name="SATIEN" description="Enable saturation error interrupts This bit is set and cleared by software. A read returns the current state of the bit.">
        <Enum name="B_0x0" start="0x0" description="Disabled. No interrupts are generated upon saturation detection." />
        <Enum name="B_0x1" start="0x1" description="Enabled. An interrupt request is generated if the SAT flag is set" />
      </BitField>
      <BitField start="8" size="1" name="DMAREN" description="Enable DMA read channel requests This bit can only be modified when START= 0 in the FMAC_PARAM register. A read returns the current state of the bit.">
        <Enum name="B_0x0" start="0x0" description="Disable. No DMA requests are generated" />
        <Enum name="B_0x1" start="0x1" description="Enable. DMA requests are generated while the Y buffer is not empty." />
      </BitField>
      <BitField start="9" size="1" name="DMAWEN" description="Enable DMA write channel requests This bit can only be modified when START= 0 in the FMAC_PARAM register. A read returns the current state of the bit.">
        <Enum name="B_0x0" start="0x0" description="Disable. No DMA requests are generated" />
        <Enum name="B_0x1" start="0x1" description="Enable. DMA requests are generated while the X1 buffer is not full." />
      </BitField>
      <BitField start="15" size="1" name="CLIPEN" description="Enable clipping">
        <Enum name="B_0x0" start="0x0" description="Clipping disabled. Values at the output of the accumulator which exceed the q1.15 range, wrap." />
        <Enum name="B_0x1" start="0x1" description="Clipping enabled. Values at the output of the accumulator which exceed the q1.15 range are saturated to the maximum positive or negative value (+1 or -1) according to the sign." />
      </BitField>
      <BitField start="16" size="1" name="RESET" description="Reset FMAC unit This resets the write and read pointers, the internal control logic, the FMAC_SR register and the FMAC_PARAM register, including the START bit if active. Other register settings are not affected. This bit is reset by hardware.">
        <Enum name="B_0x0" start="0x0" description="Reset inactive" />
        <Enum name="B_0x1" start="0x1" description="Reset active" />
      </BitField>
    </Register>
    <Register start="+0x14" size="0" name="FMAC_SR" access="Read/Write" description="FMAC status register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="YEMPTY" description="Y buffer empty flag The buffer is flagged as empty if the number of unread data is less than the EMPTY_WM threshold. The number of unread data is the difference between the read pointer and the current output destination address. This flag is set and cleared by hardware, or by a reset. Note: after the last sample is read from the Y buffer there is a delay of 3 clock cycles before the YEMPTY flag goes high. To avoid any risk of underflow it is recommended to insert a software delay after reading from the Y buffer before reading the FMAC_SR. Alternatively, an EMPTY_WM threshold of 2 can be used.">
        <Enum name="B_0x0" start="0x0" description="Y buffer not empty. If the RIEN bit is set, the interrupt request is asserted until the flag is set. If DMAREN is set, DMA read channel requests are generated until the flag is set." />
        <Enum name="B_0x1" start="0x1" description="Y buffer empty." />
      </BitField>
      <BitField start="1" size="1" name="X1FULL" description="X1 buffer full flag The buffer is flagged as full if the number of available spaces is less than the FULL_WM threshold. The number of available spaces is the difference between the write pointer and the least recent sample currently in use. This flag is set and cleared by hardware, or by a reset. Note: after the last available space in the X1 buffer is filled there is a delay of 3 clock cycles before the X1FULL flag goes high. To avoid any risk of overflow it is recommended to insert a software delay after writing to the X1 buffer before reading the FMAC_SR. Alternatively, a FULL_WM threshold of 2 can be used.">
        <Enum name="B_0x0" start="0x0" description="X1 buffer not full. If the WIEN bit is set, the interrupt request is asserted until the flag is set. If DMAWEN is set, DMA write channel requests are generated until the flag is set." />
        <Enum name="B_0x1" start="0x1" description="X1 buffer full." />
      </BitField>
      <BitField start="8" size="1" name="OVFL" description="Overflow error flag An overflow occurs when a write is made to FMAC_WDATA when no free space is available in the X1 buffer. This flag is cleared by a reset of the unit.">
        <Enum name="B_0x0" start="0x0" description="No overflow detected" />
        <Enum name="B_0x1" start="0x1" description="Overflow detected. If the OVFLIEN bit is set, an interrupt is generated." />
      </BitField>
      <BitField start="9" size="1" name="UNFL" description="Underflow error flag An underflow occurs when a read is made from FMAC_RDATA when no valid data is available in the Y buffer. This flag is cleared by a reset of the unit.">
        <Enum name="B_0x0" start="0x0" description="No underflow detected" />
        <Enum name="B_0x1" start="0x1" description="Underflow detected. If the UNFLIEN bit is set, an interrupt is generated." />
      </BitField>
      <BitField start="10" size="1" name="SAT" description="Saturation error flag Saturation occurs when the result of an accumulation exceeds the numeric range of the accumulator. This flag is cleared by a reset of the unit.">
        <Enum name="B_0x0" start="0x0" description="No saturation detected" />
        <Enum name="B_0x1" start="0x1" description="Saturation detected. If the SATIEN bit is set, an interrupt is generated." />
      </BitField>
    </Register>
    <Register start="+0x18" size="0" name="FMAC_WDATA" access="Read/Write" description="FMAC write data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Write data When a write access to this register occurs, the write data are transferred to the address offset indicated by the write pointer. The pointer address is automatically incremented after each write access." />
    </Register>
    <Register start="+0x1C" size="0" name="FMAC_RDATA" access="Read/Write" description="FMAC read data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RDATA" description="Read data When a read access to this register occurs, the read data are the contents of the Y output buffer at the address offset indicated by the READ pointer. The pointer address is automatically incremented after each read access." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FMC" start="0x52004000" description="FMC">
    <Register start="+0x0" size="0" name="BCR1" access="Read/Write" description="This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories." reset_value="0x000030DB" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MBKEN" description="Memory bank enable bit This bit enables the memory bank. After reset Bank1 is enabled, all others are disabled. Accessing a disabled bank causes an ERROR on AXI bus." />
      <BitField start="1" size="1" name="MUXEN" description="Address/data multiplexing enable bit When this bit is set, the address and data values are multiplexed on the data bus, valid only with NOR and PSRAM memories:" />
      <BitField start="2" size="2" name="MTYP" description="Memory type These bits define the type of external memory attached to the corresponding memory bank:" />
      <BitField start="4" size="2" name="MWID" description="Memory data bus width Defines the external memory device width, valid for all type of memories." />
      <BitField start="6" size="1" name="FACCEN" description="Flash access enable This bit enables NOR Flash memory access operations." />
      <BitField start="8" size="1" name="BURSTEN" description="Burst enable bit This bit enables/disables synchronous accesses during read operations. It is valid only for synchronous memories operating in Burst mode:" />
      <BitField start="9" size="1" name="WAITPOL" description="Wait signal polarity bit This bit defines the polarity of the wait signal from memory used for either in synchronous or asynchronous mode:" />
      <BitField start="11" size="1" name="WAITCFG" description="Wait timing configuration The NWAIT signal indicates whether the data from the memory are valid or if a wait state must be inserted when accessing the memory in synchronous mode. This configuration bit determines if NWAIT is asserted by the memory one clock cycle before the wait state or during the wait state:" />
      <BitField start="12" size="1" name="WREN" description="Write enable bit This bit indicates whether write operations are enabled/disabled in the bank by the FMC:" />
      <BitField start="13" size="1" name="WAITEN" description="Wait enable bit This bit enables/disables wait-state insertion via the NWAIT signal when accessing the memory in synchronous mode." />
      <BitField start="14" size="1" name="EXTMOD" description="Extended mode enable. This bit enables the FMC to program the write timings for asynchronous accesses inside the FMC_BWTR register, thus resulting in different timings for read and write operations. Note: When the extended mode is disabled, the FMC can operate in Mode1 or Mode2 as follows: ** Mode 1 is the default mode when the SRAM/PSRAM memory type is selected (MTYP =0x0 or 0x01) ** Mode 2 is the default mode when the NOR memory type is selected (MTYP = 0x10)." />
      <BitField start="15" size="1" name="ASYNCWAIT" description="Wait signal during asynchronous transfers This bit enables/disables the FMC to use the wait signal even during an asynchronous protocol." />
      <BitField start="16" size="3" name="CPSIZE" description="CRAM Page Size These are used for Cellular RAM 1.5 which does not allow burst access to cross the address boundaries between pages. When these bits are configured, the FMC controller splits automatically the burst access when the memory page size is reached (refer to memory datasheet for page size). Other configuration: reserved." />
      <BitField start="19" size="1" name="CBURSTRW" description="Write burst enable For PSRAM (CRAM) operating in Burst mode, the bit enables synchronous accesses during write operations. The enable bit for synchronous read accesses is the BURSTEN bit in the FMC_BCRx register." />
      <BitField start="20" size="1" name="CCLKEN" description="Continuous Clock Enable This bit enables the FMC_CLK clock output to external memory devices. Note: The CCLKEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register. Bank 1 must be configured in synchronous mode to generate the FMC_CLK continuous clock. If CCLKEN bit is set, the FMC_CLK clock ratio is specified by CLKDIV value in the FMC_BTR1 register. CLKDIV in FMC_BWTR1 is dont care. If the synchronous mode is used and CCLKEN bit is set, the synchronous memories connected to other banks than Bank 1 are clocked by the same clock (the CLKDIV value in the FMC_BTR2..4 and FMC_BWTR2..4 registers for other banks has no effect.)" />
      <BitField start="21" size="1" name="WFDIS" description="Write FIFO Disable This bit disables the Write FIFO used by the FMC controller. Note: The WFDIS bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register." />
      <BitField start="24" size="2" name="BMAP" description="FMC bank mapping These bits allows different to remap SDRAM bank2 or swap the FMC NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note: The BMAP bits of the FMC_BCR2..4 registers are dont care. It is only enabled through the FMC_BCR1 register." />
      <BitField start="31" size="1" name="FMCEN" description="FMC controller Enable This bit enables/disables the FMC controller. Note: The FMCEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register." />
    </Register>
    <Register start="+0x4" size="0" name="BTR1" access="Read/Write" description="This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories.If the EXTMOD bit is set in the FMC_BCRx register, then this register is partitioned for write and read access, that is, 2 registers are available: one to configure read accesses (this register) and one to configure write accesses (FMC_BWTRx registers)." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration These bits are written by software to define the duration of the address setup phase (refer to Figure81 to Figure93), used in SRAMs, ROMs and asynchronous NOR Flash: For each access mode address setup phase duration, please refer to the respective figure (refer to Figure81 to Figure93). Note: In synchronous accesses, this value is dont care. In Muxed mode or Mode D, the minimum value for ADDSET is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in mode D or multiplexed accesses: For each access mode address-hold phase duration, please refer to the respective figure (Figure81 to Figure93). Note: In synchronous accesses, this value is not used, the address hold phase is always 1 memory clock period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous accesses: For each memory type and access mode data-phase duration, please refer to the respective figure (Figure81 to Figure93). Example: Mode1, write access, DATAST=1: Data-phase duration= DATAST+1 = 2 KCK_FMC clock cycles. Note: In synchronous accesses, this value is dont care." />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits are written by software to add a delay at the end of a write-to-read or read-to write transaction. The programmed bus turnaround delay is inserted between an asynchronous read (in muxed or mode D) or write transaction and any other asynchronous /synchronous read/write from/to a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except in muxed mode and mode D. There is a bus turnaround delay of 1 FMC clock cycle between: Two consecutive asynchronous read transfers to the same static memory bank except for modes muxed and D. An asynchronous read to an asynchronous or synchronous write to any static bank or dynamic bank except in modes muxed and D mode. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank. A synchronous write (burst or single) access and an asynchronous write or read transfer to or from static memory bank (the bank can be the same or a different one in case of a read operation. Two consecutive synchronous read operations (in Burst or Single mode) followed by any synchronous/asynchronous read or write from/to another static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write access (in Burst or Single mode) and a synchronous read from the same or a different bank. The bus turnaround delay allows to match the minimum time between consecutive transactions (tEHEL from NEx high to NEx low) and the maximum time required by the memory to free the data bus after a read access (tEHQZ): (BUSTRUN + 1) KCK_FMC period &amp;#8805; tEHELmin and (BUSTRUN + 2)KCK_FMC period &amp;#8805; tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period &amp;#8805; max (tEHELmin, tEHQZmax) if EXTMOD = 126. ..." />
      <BitField start="20" size="4" name="CLKDIV" description="Clock divide ratio (for FMC_CLK signal) These bits define the period of FMC_CLK clock output signal, expressed in number of KCK_FMC cycles: In asynchronous NOR Flash, SRAM or PSRAM accesses, this value is dont care. Note: Refer to Section20.6.5: Synchronous transactions for FMC_CLK divider ratio formula)" />
      <BitField start="24" size="4" name="DATLAT" description="Data latency for synchronous memory For synchronous access with read write burst mode enabled these bits define the number of memory clock cycles" />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode These bits specify the asynchronous access modes as shown in the timing diagrams. They are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1." />
    </Register>
    <Register start="+0x8" size="0" name="BCR2" access="Read/Write" description="This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories." reset_value="0x000030D2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MBKEN" description="Memory bank enable bit This bit enables the memory bank. After reset Bank1 is enabled, all others are disabled. Accessing a disabled bank causes an ERROR on AXI bus." />
      <BitField start="1" size="1" name="MUXEN" description="Address/data multiplexing enable bit When this bit is set, the address and data values are multiplexed on the data bus, valid only with NOR and PSRAM memories:" />
      <BitField start="2" size="2" name="MTYP" description="Memory type These bits define the type of external memory attached to the corresponding memory bank:" />
      <BitField start="4" size="2" name="MWID" description="Memory data bus width Defines the external memory device width, valid for all type of memories." />
      <BitField start="6" size="1" name="FACCEN" description="Flash access enable This bit enables NOR Flash memory access operations." />
      <BitField start="8" size="1" name="BURSTEN" description="Burst enable bit This bit enables/disables synchronous accesses during read operations. It is valid only for synchronous memories operating in Burst mode:" />
      <BitField start="9" size="1" name="WAITPOL" description="Wait signal polarity bit This bit defines the polarity of the wait signal from memory used for either in synchronous or asynchronous mode:" />
      <BitField start="11" size="1" name="WAITCFG" description="Wait timing configuration The NWAIT signal indicates whether the data from the memory are valid or if a wait state must be inserted when accessing the memory in synchronous mode. This configuration bit determines if NWAIT is asserted by the memory one clock cycle before the wait state or during the wait state:" />
      <BitField start="12" size="1" name="WREN" description="Write enable bit This bit indicates whether write operations are enabled/disabled in the bank by the FMC:" />
      <BitField start="13" size="1" name="WAITEN" description="Wait enable bit This bit enables/disables wait-state insertion via the NWAIT signal when accessing the memory in synchronous mode." />
      <BitField start="14" size="1" name="EXTMOD" description="Extended mode enable. This bit enables the FMC to program the write timings for asynchronous accesses inside the FMC_BWTR register, thus resulting in different timings for read and write operations. Note: When the extended mode is disabled, the FMC can operate in Mode1 or Mode2 as follows: ** Mode 1 is the default mode when the SRAM/PSRAM memory type is selected (MTYP =0x0 or 0x01) ** Mode 2 is the default mode when the NOR memory type is selected (MTYP = 0x10)." />
      <BitField start="15" size="1" name="ASYNCWAIT" description="Wait signal during asynchronous transfers This bit enables/disables the FMC to use the wait signal even during an asynchronous protocol." />
      <BitField start="16" size="3" name="CPSIZE" description="CRAM Page Size These are used for Cellular RAM 1.5 which does not allow burst access to cross the address boundaries between pages. When these bits are configured, the FMC controller splits automatically the burst access when the memory page size is reached (refer to memory datasheet for page size). Other configuration: reserved." />
      <BitField start="19" size="1" name="CBURSTRW" description="Write burst enable For PSRAM (CRAM) operating in Burst mode, the bit enables synchronous accesses during write operations. The enable bit for synchronous read accesses is the BURSTEN bit in the FMC_BCRx register." />
      <BitField start="20" size="1" name="CCLKEN" description="Continuous Clock Enable This bit enables the FMC_CLK clock output to external memory devices. Note: The CCLKEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register. Bank 1 must be configured in synchronous mode to generate the FMC_CLK continuous clock. If CCLKEN bit is set, the FMC_CLK clock ratio is specified by CLKDIV value in the FMC_BTR1 register. CLKDIV in FMC_BWTR1 is dont care. If the synchronous mode is used and CCLKEN bit is set, the synchronous memories connected to other banks than Bank 1 are clocked by the same clock (the CLKDIV value in the FMC_BTR2..4 and FMC_BWTR2..4 registers for other banks has no effect.)" />
      <BitField start="21" size="1" name="WFDIS" description="Write FIFO Disable This bit disables the Write FIFO used by the FMC controller. Note: The WFDIS bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register." />
      <BitField start="24" size="2" name="BMAP" description="FMC bank mapping These bits allows different to remap SDRAM bank2 or swap the FMC NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note: The BMAP bits of the FMC_BCR2..4 registers are dont care. It is only enabled through the FMC_BCR1 register." />
      <BitField start="31" size="1" name="FMCEN" description="FMC controller Enable This bit enables/disables the FMC controller. Note: The FMCEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register." />
    </Register>
    <Register start="+0xC" size="0" name="BTR2" access="Read/Write" description="This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories.If the EXTMOD bit is set in the FMC_BCRx register, then this register is partitioned for write and read access, that is, 2 registers are available: one to configure read accesses (this register) and one to configure write accesses (FMC_BWTRx registers)." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration These bits are written by software to define the duration of the address setup phase (refer to Figure81 to Figure93), used in SRAMs, ROMs and asynchronous NOR Flash: For each access mode address setup phase duration, please refer to the respective figure (refer to Figure81 to Figure93). Note: In synchronous accesses, this value is dont care. In Muxed mode or Mode D, the minimum value for ADDSET is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in mode D or multiplexed accesses: For each access mode address-hold phase duration, please refer to the respective figure (Figure81 to Figure93). Note: In synchronous accesses, this value is not used, the address hold phase is always 1 memory clock period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous accesses: For each memory type and access mode data-phase duration, please refer to the respective figure (Figure81 to Figure93). Example: Mode1, write access, DATAST=1: Data-phase duration= DATAST+1 = 2 KCK_FMC clock cycles. Note: In synchronous accesses, this value is dont care." />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits are written by software to add a delay at the end of a write-to-read or read-to write transaction. The programmed bus turnaround delay is inserted between an asynchronous read (in muxed or mode D) or write transaction and any other asynchronous /synchronous read/write from/to a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except in muxed mode and mode D. There is a bus turnaround delay of 1 FMC clock cycle between: Two consecutive asynchronous read transfers to the same static memory bank except for modes muxed and D. An asynchronous read to an asynchronous or synchronous write to any static bank or dynamic bank except in modes muxed and D mode. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank. A synchronous write (burst or single) access and an asynchronous write or read transfer to or from static memory bank (the bank can be the same or a different one in case of a read operation. Two consecutive synchronous read operations (in Burst or Single mode) followed by any synchronous/asynchronous read or write from/to another static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write access (in Burst or Single mode) and a synchronous read from the same or a different bank. The bus turnaround delay allows to match the minimum time between consecutive transactions (tEHEL from NEx high to NEx low) and the maximum time required by the memory to free the data bus after a read access (tEHQZ): (BUSTRUN + 1) KCK_FMC period &amp;#8805; tEHELmin and (BUSTRUN + 2)KCK_FMC period &amp;#8805; tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period &amp;#8805; max (tEHELmin, tEHQZmax) if EXTMOD = 1. ..." />
      <BitField start="20" size="4" name="CLKDIV" description="Clock divide ratio (for FMC_CLK signal) These bits define the period of FMC_CLK clock output signal, expressed in number of KCK_FMC cycles: In asynchronous NOR Flash, SRAM or PSRAM accesses, this value is dont care. Note: Refer to Section20.6.5: Synchronous transactions for FMC_CLK divider ratio formula)" />
      <BitField start="24" size="4" name="DATLAT" description="Data latency for synchronous memory For synchronous access with read write burst mode enabled these bits define the number of memory clock cycles" />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode These bits specify the asynchronous access modes as shown in the timing diagrams. They are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1." />
    </Register>
    <Register start="+0x10" size="0" name="BCR3" access="Read/Write" description="This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories." reset_value="0x000030D2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MBKEN" description="Memory bank enable bit This bit enables the memory bank. After reset Bank1 is enabled, all others are disabled. Accessing a disabled bank causes an ERROR on AXI bus." />
      <BitField start="1" size="1" name="MUXEN" description="Address/data multiplexing enable bit When this bit is set, the address and data values are multiplexed on the data bus, valid only with NOR and PSRAM memories:" />
      <BitField start="2" size="2" name="MTYP" description="Memory type These bits define the type of external memory attached to the corresponding memory bank:" />
      <BitField start="4" size="2" name="MWID" description="Memory data bus width Defines the external memory device width, valid for all type of memories." />
      <BitField start="6" size="1" name="FACCEN" description="Flash access enable This bit enables NOR Flash memory access operations." />
      <BitField start="8" size="1" name="BURSTEN" description="Burst enable bit This bit enables/disables synchronous accesses during read operations. It is valid only for synchronous memories operating in Burst mode:" />
      <BitField start="9" size="1" name="WAITPOL" description="Wait signal polarity bit This bit defines the polarity of the wait signal from memory used for either in synchronous or asynchronous mode:" />
      <BitField start="11" size="1" name="WAITCFG" description="Wait timing configuration The NWAIT signal indicates whether the data from the memory are valid or if a wait state must be inserted when accessing the memory in synchronous mode. This configuration bit determines if NWAIT is asserted by the memory one clock cycle before the wait state or during the wait state:" />
      <BitField start="12" size="1" name="WREN" description="Write enable bit This bit indicates whether write operations are enabled/disabled in the bank by the FMC:" />
      <BitField start="13" size="1" name="WAITEN" description="Wait enable bit This bit enables/disables wait-state insertion via the NWAIT signal when accessing the memory in synchronous mode." />
      <BitField start="14" size="1" name="EXTMOD" description="Extended mode enable. This bit enables the FMC to program the write timings for asynchronous accesses inside the FMC_BWTR register, thus resulting in different timings for read and write operations. Note: When the extended mode is disabled, the FMC can operate in Mode1 or Mode2 as follows: ** Mode 1 is the default mode when the SRAM/PSRAM memory type is selected (MTYP =0x0 or 0x01) ** Mode 2 is the default mode when the NOR memory type is selected (MTYP = 0x10)." />
      <BitField start="15" size="1" name="ASYNCWAIT" description="Wait signal during asynchronous transfers This bit enables/disables the FMC to use the wait signal even during an asynchronous protocol." />
      <BitField start="16" size="3" name="CPSIZE" description="CRAM Page Size These are used for Cellular RAM 1.5 which does not allow burst access to cross the address boundaries between pages. When these bits are configured, the FMC controller splits automatically the burst access when the memory page size is reached (refer to memory datasheet for page size). Other configuration: reserved." />
      <BitField start="19" size="1" name="CBURSTRW" description="Write burst enable For PSRAM (CRAM) operating in Burst mode, the bit enables synchronous accesses during write operations. The enable bit for synchronous read accesses is the BURSTEN bit in the FMC_BCRx register." />
      <BitField start="20" size="1" name="CCLKEN" description="Continuous Clock Enable This bit enables the FMC_CLK clock output to external memory devices. Note: The CCLKEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register. Bank 1 must be configured in synchronous mode to generate the FMC_CLK continuous clock. If CCLKEN bit is set, the FMC_CLK clock ratio is specified by CLKDIV value in the FMC_BTR1 register. CLKDIV in FMC_BWTR1 is dont care. If the synchronous mode is used and CCLKEN bit is set, the synchronous memories connected to other banks than Bank 1 are clocked by the same clock (the CLKDIV value in the FMC_BTR2..4 and FMC_BWTR2..4 registers for other banks has no effect.)" />
      <BitField start="21" size="1" name="WFDIS" description="Write FIFO Disable This bit disables the Write FIFO used by the FMC controller. Note: The WFDIS bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register." />
      <BitField start="24" size="2" name="BMAP" description="FMC bank mapping These bits allows different to remap SDRAM bank2 or swap the FMC NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note: The BMAP bits of the FMC_BCR2..4 registers are dont care. It is only enabled through the FMC_BCR1 register." />
      <BitField start="31" size="1" name="FMCEN" description="FMC controller Enable This bit enables/disables the FMC controller. Note: The FMCEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register." />
    </Register>
    <Register start="+0x14" size="0" name="BTR3" access="Read/Write" description="This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories.If the EXTMOD bit is set in the FMC_BCRx register, then this register is partitioned for write and read access, that is, 2 registers are available: one to configure read accesses (this register) and one to configure write accesses (FMC_BWTRx registers)." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration These bits are written by software to define the duration of the address setup phase (refer to Figure81 to Figure93), used in SRAMs, ROMs and asynchronous NOR Flash: For each access mode address setup phase duration, please refer to the respective figure (refer to Figure81 to Figure93). Note: In synchronous accesses, this value is dont care. In Muxed mode or Mode D, the minimum value for ADDSET is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in mode D or multiplexed accesses: For each access mode address-hold phase duration, please refer to the respective figure (Figure81 to Figure93). Note: In synchronous accesses, this value is not used, the address hold phase is always 1 memory clock period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous accesses: For each memory type and access mode data-phase duration, please refer to the respective figure (Figure81 to Figure93). Example: Mode1, write access, DATAST=1: Data-phase duration= DATAST+1 = 2 KCK_FMC clock cycles. Note: In synchronous accesses, this value is dont care." />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits are written by software to add a delay at the end of a write-to-read or read-to write transaction. The programmed bus turnaround delay is inserted between an asynchronous read (in muxed or mode D) or write transaction and any other asynchronous /synchronous read/write from/to a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except in muxed mode and mode D. There is a bus turnaround delay of 1 FMC clock cycle between: Two consecutive asynchronous read transfers to the same static memory bank except for modes muxed and D. An asynchronous read to an asynchronous or synchronous write to any static bank or dynamic bank except in modes muxed and D mode. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank. A synchronous write (burst or single) access and an asynchronous write or read transfer to or from static memory bank (the bank can be the same or a different one in case of a read operation. Two consecutive synchronous read operations (in Burst or Single mode) followed by any synchronous/asynchronous read or write from/to another static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write access (in Burst or Single mode) and a synchronous read from the same or a different bank. The bus turnaround delay allows to match the minimum time between consecutive transactions (tEHEL from NEx high to NEx low) and the maximum time required by the memory to free the data bus after a read access (tEHQZ): (BUSTRUN + 1) KCK_FMC period &amp;#8805; tEHELmin and (BUSTRUN + 2)KCK_FMC period &amp;#8805; tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period &amp;#8805; max (tEHELmin, tEHQZmax) if EXTMOD =1. ..." />
      <BitField start="20" size="4" name="CLKDIV" description="Clock divide ratio (for FMC_CLK signal) These bits define the period of FMC_CLK clock output signal, expressed in number of KCK_FMC cycles: In asynchronous NOR Flash, SRAM or PSRAM accesses, this value is dont care. Note: Refer to Section20.6.5: Synchronous transactions for FMC_CLK divider ratio formula)" />
      <BitField start="24" size="4" name="DATLAT" description="Data latency for synchronous memory For synchronous access with read write burst mode enabled these bits define the number of memory clock cycles" />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode These bits specify the asynchronous access modes as shown in the timing diagrams. They are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1." />
    </Register>
    <Register start="+0x18" size="0" name="BCR4" access="Read/Write" description="This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories." reset_value="0x000030D2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MBKEN" description="Memory bank enable bit This bit enables the memory bank. After reset Bank1 is enabled, all others are disabled. Accessing a disabled bank causes an ERROR on AXI bus." />
      <BitField start="1" size="1" name="MUXEN" description="Address/data multiplexing enable bit When this bit is set, the address and data values are multiplexed on the data bus, valid only with NOR and PSRAM memories:" />
      <BitField start="2" size="2" name="MTYP" description="Memory type These bits define the type of external memory attached to the corresponding memory bank:" />
      <BitField start="4" size="2" name="MWID" description="Memory data bus width Defines the external memory device width, valid for all type of memories." />
      <BitField start="6" size="1" name="FACCEN" description="Flash access enable This bit enables NOR Flash memory access operations." />
      <BitField start="8" size="1" name="BURSTEN" description="Burst enable bit This bit enables/disables synchronous accesses during read operations. It is valid only for synchronous memories operating in Burst mode:" />
      <BitField start="9" size="1" name="WAITPOL" description="Wait signal polarity bit This bit defines the polarity of the wait signal from memory used for either in synchronous or asynchronous mode:" />
      <BitField start="11" size="1" name="WAITCFG" description="Wait timing configuration The NWAIT signal indicates whether the data from the memory are valid or if a wait state must be inserted when accessing the memory in synchronous mode. This configuration bit determines if NWAIT is asserted by the memory one clock cycle before the wait state or during the wait state:" />
      <BitField start="12" size="1" name="WREN" description="Write enable bit This bit indicates whether write operations are enabled/disabled in the bank by the FMC:" />
      <BitField start="13" size="1" name="WAITEN" description="Wait enable bit This bit enables/disables wait-state insertion via the NWAIT signal when accessing the memory in synchronous mode." />
      <BitField start="14" size="1" name="EXTMOD" description="Extended mode enable. This bit enables the FMC to program the write timings for asynchronous accesses inside the FMC_BWTR register, thus resulting in different timings for read and write operations. Note: When the extended mode is disabled, the FMC can operate in Mode1 or Mode2 as follows: ** Mode 1 is the default mode when the SRAM/PSRAM memory type is selected (MTYP =0x0 or 0x01) ** Mode 2 is the default mode when the NOR memory type is selected (MTYP = 0x10)." />
      <BitField start="15" size="1" name="ASYNCWAIT" description="Wait signal during asynchronous transfers This bit enables/disables the FMC to use the wait signal even during an asynchronous protocol." />
      <BitField start="16" size="3" name="CPSIZE" description="CRAM Page Size These are used for Cellular RAM 1.5 which does not allow burst access to cross the address boundaries between pages. When these bits are configured, the FMC controller splits automatically the burst access when the memory page size is reached (refer to memory datasheet for page size). Other configuration: reserved." />
      <BitField start="19" size="1" name="CBURSTRW" description="Write burst enable For PSRAM (CRAM) operating in Burst mode, the bit enables synchronous accesses during write operations. The enable bit for synchronous read accesses is the BURSTEN bit in the FMC_BCRx register." />
      <BitField start="20" size="1" name="CCLKEN" description="Continuous Clock Enable This bit enables the FMC_CLK clock output to external memory devices. Note: The CCLKEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register. Bank 1 must be configured in synchronous mode to generate the FMC_CLK continuous clock. If CCLKEN bit is set, the FMC_CLK clock ratio is specified by CLKDIV value in the FMC_BTR1 register. CLKDIV in FMC_BWTR1 is dont care. If the synchronous mode is used and CCLKEN bit is set, the synchronous memories connected to other banks than Bank 1 are clocked by the same clock (the CLKDIV value in the FMC_BTR2..4 and FMC_BWTR2..4 registers for other banks has no effect.)" />
      <BitField start="21" size="1" name="WFDIS" description="Write FIFO Disable This bit disables the Write FIFO used by the FMC controller. Note: The WFDIS bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register." />
      <BitField start="24" size="2" name="BMAP" description="FMC bank mapping These bits allows different to remap SDRAM bank2 or swap the FMC NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note: The BMAP bits of the FMC_BCR2..4 registers are dont care. It is only enabled through the FMC_BCR1 register." />
      <BitField start="31" size="1" name="FMCEN" description="FMC controller Enable This bit enables/disables the FMC controller. Note: The FMCEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register." />
    </Register>
    <Register start="+0x1C" size="0" name="BTR4" access="Read/Write" description="This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories.If the EXTMOD bit is set in the FMC_BCRx register, then this register is partitioned for write and read access, that is, 2 registers are available: one to configure read accesses (this register) and one to configure write accesses (FMC_BWTRx registers)." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration These bits are written by software to define the duration of the address setup phase (refer to Figure81 to Figure93), used in SRAMs, ROMs and asynchronous NOR Flash: For each access mode address setup phase duration, please refer to the respective figure (refer to Figure81 to Figure93). Note: In synchronous accesses, this value is dont care. In Muxed mode or Mode D, the minimum value for ADDSET is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in mode D or multiplexed accesses: For each access mode address-hold phase duration, please refer to the respective figure (Figure81 to Figure93). Note: In synchronous accesses, this value is not used, the address hold phase is always 1 memory clock period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous accesses: For each memory type and access mode data-phase duration, please refer to the respective figure (Figure81 to Figure93). Example: Mode1, write access, DATAST=1: Data-phase duration= DATAST+1 = 2 KCK_FMC clock cycles. Note: In synchronous accesses, this value is dont care." />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits are written by software to add a delay at the end of a write-to-read or read-to write transaction. The programmed bus turnaround delay is inserted between an asynchronous read (in muxed or mode D) or write transaction and any other asynchronous /synchronous read/write from/to a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except in muxed mode and mode D. There is a bus turnaround delay of 1 FMC clock cycle between: Two consecutive asynchronous read transfers to the same static memory bank except for modes muxed and D. An asynchronous read to an asynchronous or synchronous write to any static bank or dynamic bank except in modes muxed and D mode. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank. A synchronous write (burst or single) access and an asynchronous write or read transfer to or from static memory bank (the bank can be the same or a different one in case of a read operation. Two consecutive synchronous read operations (in Burst or Single mode) followed by any synchronous/asynchronous read or write from/to another static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write access (in Burst or Single mode) and a synchronous read from the same or a different bank. The bus turnaround delay allows to match the minimum time between consecutive transactions (tEHEL from NEx high to NEx low) and the maximum time required by the memory to free the data bus after a read access (tEHQZ): (BUSTRUN + 1) KCK_FMC period &amp;#8805; tEHELmin and (BUSTRUN + 2)KCK_FMC period &amp;#8805; tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period &amp;#8805; max (tEHELmin, tEHQZmax) if EXTMOD =1. ..." />
      <BitField start="20" size="4" name="CLKDIV" description="Clock divide ratio (for FMC_CLK signal) These bits define the period of FMC_CLK clock output signal, expressed in number of KCK_FMC cycles: In asynchronous NOR Flash, SRAM or PSRAM accesses, this value is dont care. Note: Refer to Section20.6.5: Synchronous transactions for FMC_CLK divider ratio formula)" />
      <BitField start="24" size="4" name="DATLAT" description="Data latency for synchronous memory For synchronous access with read write burst mode enabled these bits define the number of memory clock cycles" />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode These bits specify the asynchronous access modes as shown in the timing diagrams. They are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1." />
    </Register>
    <Register start="+0x80" size="0" name="PCR" access="Read/Write" description="NAND Flash control registers" reset_value="0x00000018" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="PWAITEN" description="Wait feature enable bit. This bit enables the Wait feature for the NAND Flash memory bank:" />
      <BitField start="2" size="1" name="PBKEN" description="NAND Flash memory bank enable bit. This bit enables the memory bank. Accessing a disabled memory bank causes an ERROR on AXI bus" />
      <BitField start="4" size="2" name="PWID" description="Data bus width. These bits define the external memory device width." />
      <BitField start="6" size="1" name="ECCEN" description="ECC computation logic enable bit" />
      <BitField start="9" size="4" name="TCLR" description="CLE to RE delay. These bits set time from CLE low to RE low in number of KCK_FMC clock cycles. The time is give by the following formula: t_clr = (TCLR + SET + 2) TKCK_FMC where TKCK_FMC is the KCK_FMC clock period Note: Set is MEMSET or ATTSET according to the addressed space." />
      <BitField start="13" size="4" name="TAR" description="ALE to RE delay. These bits set time from ALE low to RE low in number of KCK_FMC clock cycles. Time is: t_ar = (TAR + SET + 2) TKCK_FMC where TKCK_FMC is the FMC clock period Note: Set is MEMSET or ATTSET according to the addressed space." />
      <BitField start="17" size="3" name="ECCPS" description="ECC page size. These bits define the page size for the extended ECC:" />
    </Register>
    <Register start="+0x84" size="0" name="SR" access="Read/Write" description="This register contains information about the FIFO status and interrupt. The FMC features a FIFO that is used when writing to memories to transfer up to 16 words of data.This is used to quickly write to the FIFO and free the AXI bus for transactions to peripherals other than the FMC, while the FMC is draining its FIFO into the memory. One of these register bits indicates the status of the FIFO, for ECC purposes.The ECC is calculated while the data are written to the memory. To read the correct ECC, the software must consequently wait until the FIFO is empty." reset_value="0x00000040" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IRS" description="Interrupt rising edge status The flag is set by hardware and reset by software. Note: If this bit is written by software to 1 it will be set." />
      <BitField start="1" size="1" name="ILS" description="Interrupt high-level status The flag is set by hardware and reset by software." />
      <BitField start="2" size="1" name="IFS" description="Interrupt falling edge status The flag is set by hardware and reset by software. Note: If this bit is written by software to 1 it will be set." />
      <BitField start="3" size="1" name="IREN" description="Interrupt rising edge detection enable bit" />
      <BitField start="4" size="1" name="ILEN" description="Interrupt high-level detection enable bit" />
      <BitField start="5" size="1" name="IFEN" description="Interrupt falling edge detection enable bit" />
      <BitField start="6" size="1" name="FEMPT" description="FIFO empty. Read-only bit that provides the status of the FIFO" />
    </Register>
    <Register start="+0x88" size="0" name="PMEM" access="Read/Write" description="The FMC_PMEM read/write register contains the timing information for NAND Flash memory bank. This information is used to access either the common memory space of the NAND Flash for command, address write access and data read/write access." reset_value="0xFCFCFCFC" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MEMSET" description="Common memory x setup time These bits define the number of KCK_FMC (+1) clock cycles to set up the address before the command assertion (NWE, NOE), for NAND Flash read or write access to common memory space:" />
      <BitField start="8" size="8" name="MEMWAIT" description="Common memory wait time These bits define the minimum number of KCK_FMC (+1) clock cycles to assert the command (NWE, NOE), for NAND Flash read or write access to common memory space. The duration of command assertion is extended if the wait signal (NWAIT) is active (low) at the end of the programmed value of KCK_FMC:" />
      <BitField start="16" size="8" name="MEMHOLD" description="Common memory hold time These bits define the number of KCK_FMC clock cycles for write accesses and KCK_FMC+1 clock cycles for read accesses during which the address is held (and data for write accesses) after the command is de-asserted (NWE, NOE), for NAND Flash read or write access to common memory space:" />
      <BitField start="24" size="8" name="MEMHIZ" description="Common memory x data bus Hi-Z time These bits define the number of KCK_FMC clock cycles during which the data bus is kept Hi-Z after the start of a NAND Flash write access to common memory space. This is only valid for write transactions:" />
    </Register>
    <Register start="+0x8C" size="0" name="PATT" access="Read/Write" description="The FMC_PATT read/write register contains the timing information for NAND Flash memory bank. It is used for 8-bit accesses to the attribute memory space of the NAND Flash for the last address write access if the timing must differ from that of previous accesses (for Ready/Busy management, refer to Section20.8.5: NAND Flash prewait feature)." reset_value="0xFCFCFCFC" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ATTSET" description="Attribute memory setup time These bits define the number of KCK_FMC (+1) clock cycles to set up address before the command assertion (NWE, NOE), for NAND Flash read or write access to attribute memory space:" />
      <BitField start="8" size="8" name="ATTWAIT" description="Attribute memory wait time These bits define the minimum number of x KCK_FMC (+1) clock cycles to assert the command (NWE, NOE), for NAND Flash read or write access to attribute memory space. The duration for command assertion is extended if the wait signal (NWAIT) is active (low) at the end of the programmed value of KCK_FMC:" />
      <BitField start="16" size="8" name="ATTHOLD" description="Attribute memory hold time These bits define the number of KCK_FMC clock cycles during which the address is held (and data for write access) after the command de-assertion (NWE, NOE), for NAND Flash read or write access to attribute memory space:" />
      <BitField start="24" size="8" name="ATTHIZ" description="Attribute memory data bus Hi-Z time These bits define the number of KCK_FMC clock cycles during which the data bus is kept in Hi-Z after the start of a NAND Flash write access to attribute memory space on socket. Only valid for writ transaction:" />
    </Register>
    <Register start="+0x94" size="0" name="ECCR" access="ReadOnly" description="This register contain the current error correction code value computed by the ECC computation modules of the FMC NAND controller. When the CPU reads/writes the data from a NAND Flash memory page at the correct address (refer to Section20.8.6: Computation of the error correction code (ECC) in NAND Flash memory), the data read/written from/to the NAND Flash memory are processed automatically by the ECC computation module. When X bytes have been read (according to the ECCPS field in the FMC_PCR registers), the CPU must read the computed ECC value from the FMC_ECC registers. It then verifies if these computed parity data are the same as the parity value recorded in the spare area, to determine whether a page is valid, and, to correct it otherwise. The FMC_ECCR register should be cleared after being read by setting the ECCEN bit to 0. To compute a new data block, the ECCEN bit must be set to 1." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ECC" description="ECC result This field contains the value computed by the ECC computation logic. Table167 describes the contents of these bit fields." />
    </Register>
    <Register start="+0x104" size="0" name="BWTR1" access="Read/Write" description="This register contains the control information of each memory bank. It is used for SRAMs, PSRAMs and NOR Flash memories. When the EXTMOD bit is set in the FMC_BCRx register, then this register is active for write access." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration. These bits are written by software to define the duration of the address setup phase in KCK_FMC cycles (refer to Figure81 to Figure93), used in asynchronous accesses: ... Note: In synchronous accesses, this value is not used, the address setup phase is always 1 Flash clock period duration. In muxed mode, the minimum ADDSET value is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration. These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in asynchronous multiplexed accesses: ... Note: In synchronous NOR Flash accesses, this value is not used, the address hold phase is always 1 Flash clock period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration. These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous SRAM, PSRAM and NOR Flash memory accesses:" />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits are written by software to add a delay at the end of a write transaction to match the minimum time between consecutive transactions (tEHEL from ENx high to ENx low): (BUSTRUN + 1) KCK_FMC period &amp;#8805; tEHELmin. The programmed bus turnaround delay is inserted between a an asynchronous write transfer and any other asynchronous /synchronous read or write transfer to or from a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except for muxed mode and mode D. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank A synchronous write transfer ((in Burst or Single mode) and an asynchronous write or read transfer to or from static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write transfer (in Burst or Single mode) and a synchronous read from the same or a different bank. ..." />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode. These bits specify the asynchronous access modes as shown in the next timing diagrams.These bits are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1." />
    </Register>
    <Register start="+0x10C" size="0" name="BWTR2" access="Read/Write" description="This register contains the control information of each memory bank. It is used for SRAMs, PSRAMs and NOR Flash memories. When the EXTMOD bit is set in the FMC_BCRx register, then this register is active for write access." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration. These bits are written by software to define the duration of the address setup phase in KCK_FMC cycles (refer to Figure81 to Figure93), used in asynchronous accesses: ... Note: In synchronous accesses, this value is not used, the address setup phase is always 1 Flash clock period duration. In muxed mode, the minimum ADDSET value is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration. These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in asynchronous multiplexed accesses: ... Note: In synchronous NOR Flash accesses, this value is not used, the address hold phase is always 1 Flash clock period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration. These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous SRAM, PSRAM and NOR Flash memory accesses:" />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits are written by software to add a delay at the end of a write transaction to match the minimum time between consecutive transactions (tEHEL from ENx high to ENx low): (BUSTRUN + 1) KCK_FMC period &amp;#8805; tEHELmin. The programmed bus turnaround delay is inserted between a an asynchronous write transfer and any other asynchronous /synchronous read or write transfer to or from a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except for muxed mode and mode D. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank A synchronous write transfer ((in Burst or Single mode) and an asynchronous write or read transfer to or from static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write transfer (in Burst or Single mode) and a synchronous read from the same or a different bank. ..." />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode. These bits specify the asynchronous access modes as shown in the next timing diagrams.These bits are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1." />
    </Register>
    <Register start="+0x114" size="0" name="BWTR3" access="Read/Write" description="This register contains the control information of each memory bank. It is used for SRAMs, PSRAMs and NOR Flash memories. When the EXTMOD bit is set in the FMC_BCRx register, then this register is active for write access." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration. These bits are written by software to define the duration of the address setup phase in KCK_FMC cycles (refer to Figure81 to Figure93), used in asynchronous accesses: ... Note: In synchronous accesses, this value is not used, the address setup phase is always 1 Flash clock period duration. In muxed mode, the minimum ADDSET value is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration. These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in asynchronous multiplexed accesses: ... Note: In synchronous NOR Flash accesses, this value is not used, the address hold phase is always 1 Flash clock period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration. These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous SRAM, PSRAM and NOR Flash memory accesses:" />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits are written by software to add a delay at the end of a write transaction to match the minimum time between consecutive transactions (tEHEL from ENx high to ENx low): (BUSTRUN + 1) KCK_FMC period &amp;#8805; tEHELmin. The programmed bus turnaround delay is inserted between a an asynchronous write transfer and any other asynchronous /synchronous read or write transfer to or from a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except for muxed mode and mode D. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank A synchronous write transfer ((in Burst or Single mode) and an asynchronous write or read transfer to or from static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write transfer (in Burst or Single mode) and a synchronous read from the same or a different bank. ..." />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode. These bits specify the asynchronous access modes as shown in the next timing diagrams.These bits are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1." />
    </Register>
    <Register start="+0x11C" size="0" name="BWTR4" access="Read/Write" description="This register contains the control information of each memory bank. It is used for SRAMs, PSRAMs and NOR Flash memories. When the EXTMOD bit is set in the FMC_BCRx register, then this register is active for write access." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration. These bits are written by software to define the duration of the address setup phase in KCK_FMC cycles (refer to Figure81 to Figure93), used in asynchronous accesses: ... Note: In synchronous accesses, this value is not used, the address setup phase is always 1 Flash clock period duration. In muxed mode, the minimum ADDSET value is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration. These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in asynchronous multiplexed accesses: ... Note: In synchronous NOR Flash accesses, this value is not used, the address hold phase is always 1 Flash clock period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration. These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous SRAM, PSRAM and NOR Flash memory accesses:" />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits are written by software to add a delay at the end of a write transaction to match the minimum time between consecutive transactions (tEHEL from ENx high to ENx low): (BUSTRUN + 1) KCK_FMC period &amp;#8805; tEHELmin. The programmed bus turnaround delay is inserted between a an asynchronous write transfer and any other asynchronous /synchronous read or write transfer to or from a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except for muxed mode and mode D. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank A synchronous write transfer ((in Burst or Single mode) and an asynchronous write or read transfer to or from static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write transfer (in Burst or Single mode) and a synchronous read from the same or a different bank. ..." />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode. These bits specify the asynchronous access modes as shown in the next timing diagrams.These bits are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1." />
    </Register>
    <Register start="+0x140" size="0" name="SDCR1" access="Read/Write" description="This register contains the control parameters for each SDRAM memory bank" reset_value="0x000002D0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="NC" description="Number of column address bits These bits define the number of bits of a column address." />
      <BitField start="2" size="2" name="NR" description="Number of row address bits These bits define the number of bits of a row address." />
      <BitField start="4" size="2" name="MWID" description="Memory data bus width. These bits define the memory device width." />
      <BitField start="6" size="1" name="NB" description="Number of internal banks This bit sets the number of internal banks." />
      <BitField start="7" size="2" name="CAS" description="CAS Latency This bits sets the SDRAM CAS latency in number of memory clock cycles" />
      <BitField start="9" size="1" name="WP" description="Write protection This bit enables write mode access to the SDRAM bank." />
      <BitField start="10" size="2" name="SDCLK" description="SDRAM clock configuration These bits define the SDRAM clock period for both SDRAM banks and allow disabling the clock before changing the frequency. In this case the SDRAM must be re-initialized. Note: The corresponding bits in the FMC_SDCR2 register is read only." />
      <BitField start="12" size="1" name="RBURST" description="Burst read This bit enables burst read mode. The SDRAM controller anticipates the next read commands during the CAS latency and stores data in the Read FIFO. Note: The corresponding bit in the FMC_SDCR2 register is read only." />
      <BitField start="13" size="2" name="RPIPE" description="Read pipe These bits define the delay, in KCK_FMC clock cycles, for reading data after CAS latency. Note: The corresponding bits in the FMC_SDCR2 register is read only." />
    </Register>
    <Register start="+0x144" size="0" name="SDCR2" access="Read/Write" description="This register contains the control parameters for each SDRAM memory bank" reset_value="0x000002D0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="NC" description="Number of column address bits These bits define the number of bits of a column address." />
      <BitField start="2" size="2" name="NR" description="Number of row address bits These bits define the number of bits of a row address." />
      <BitField start="4" size="2" name="MWID" description="Memory data bus width. These bits define the memory device width." />
      <BitField start="6" size="1" name="NB" description="Number of internal banks This bit sets the number of internal banks." />
      <BitField start="7" size="2" name="CAS" description="CAS Latency This bits sets the SDRAM CAS latency in number of memory clock cycles" />
      <BitField start="9" size="1" name="WP" description="Write protection This bit enables write mode access to the SDRAM bank." />
      <BitField start="10" size="2" name="SDCLK" description="SDRAM clock configuration These bits define the SDRAM clock period for both SDRAM banks and allow disabling the clock before changing the frequency. In this case the SDRAM must be re-initialized. Note: The corresponding bits in the FMC_SDCR2 register is read only." />
      <BitField start="12" size="1" name="RBURST" description="Burst read This bit enables burst read mode. The SDRAM controller anticipates the next read commands during the CAS latency and stores data in the Read FIFO. Note: The corresponding bit in the FMC_SDCR2 register is read only." />
      <BitField start="13" size="2" name="RPIPE" description="Read pipe These bits define the delay, in KCK_FMC clock cycles, for reading data after CAS latency. Note: The corresponding bits in the FMC_SDCR2 register is read only." />
    </Register>
    <Register start="+0x148" size="0" name="SDTR1" access="Read/Write" description="This register contains the timing parameters of each SDRAM bank" reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TMRD" description="Load Mode Register to Active These bits define the delay between a Load Mode Register command and an Active or Refresh command in number of memory clock cycles. ...." />
      <BitField start="4" size="4" name="TXSR" description="Exit Self-refresh delay These bits define the delay from releasing the Self-refresh command to issuing the Activate command in number of memory clock cycles. .... Note: If two SDRAM devices are used, the FMC_SDTR1 and FMC_SDTR2 must be programmed with the same TXSR timing corresponding to the slowest SDRAM device." />
      <BitField start="8" size="4" name="TRAS" description="Self refresh time These bits define the minimum Self-refresh period in number of memory clock cycles. ...." />
      <BitField start="12" size="4" name="TRC" description="Row cycle delay These bits define the delay between the Refresh command and the Activate command, as well as the delay between two consecutive Refresh commands. It is expressed in number of memory clock cycles. The TRC timing is only configured in the FMC_SDTR1 register. If two SDRAM devices are used, the TRC must be programmed with the timings of the slowest device. .... Note: TRC must match the TRC and TRFC (Auto Refresh period) timings defined in the SDRAM device datasheet. Note: The corresponding bits in the FMC_SDTR2 register are dont care." />
      <BitField start="16" size="4" name="TWR" description="Recovery delay These bits define the delay between a Write and a Precharge command in number of memory clock cycles. .... Note: TWR must be programmed to match the write recovery time (tWR) defined in the SDRAM datasheet, and to guarantee that: TWR &amp;#8805; TRAS - TRCD and TWR &amp;#8805;TRC - TRCD - TRP Example: TRAS= 4 cycles, TRCD= 2 cycles. So, TWR &amp;gt;= 2 cycles. TWR must be programmed to 0x1. If two SDRAM devices are used, the FMC_SDTR1 and FMC_SDTR2 must be programmed with the same TWR timing corresponding to the slowest SDRAM device." />
      <BitField start="20" size="4" name="TRP" description="Row precharge delay These bits define the delay between a Precharge command and another command in number of memory clock cycles. The TRP timing is only configured in the FMC_SDTR1 register. If two SDRAM devices are used, the TRP must be programmed with the timing of the slowest device. .... Note: The corresponding bits in the FMC_SDTR2 register are dont care." />
      <BitField start="24" size="4" name="TRCD" description="Row to column delay These bits define the delay between the Activate command and a Read/Write command in number of memory clock cycles. ...." />
    </Register>
    <Register start="+0x14C" size="0" name="SDTR2" access="Read/Write" description="This register contains the timing parameters of each SDRAM bank" reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TMRD" description="Load Mode Register to Active These bits define the delay between a Load Mode Register command and an Active or Refresh command in number of memory clock cycles. ...." />
      <BitField start="4" size="4" name="TXSR" description="Exit Self-refresh delay These bits define the delay from releasing the Self-refresh command to issuing the Activate command in number of memory clock cycles. .... Note: If two SDRAM devices are used, the FMC_SDTR1 and FMC_SDTR2 must be programmed with the same TXSR timing corresponding to the slowest SDRAM device." />
      <BitField start="8" size="4" name="TRAS" description="Self refresh time These bits define the minimum Self-refresh period in number of memory clock cycles. ...." />
      <BitField start="12" size="4" name="TRC" description="Row cycle delay These bits define the delay between the Refresh command and the Activate command, as well as the delay between two consecutive Refresh commands. It is expressed in number of memory clock cycles. The TRC timing is only configured in the FMC_SDTR1 register. If two SDRAM devices are used, the TRC must be programmed with the timings of the slowest device. .... Note: TRC must match the TRC and TRFC (Auto Refresh period) timings defined in the SDRAM device datasheet. Note: The corresponding bits in the FMC_SDTR2 register are dont care." />
      <BitField start="16" size="4" name="TWR" description="Recovery delay These bits define the delay between a Write and a Precharge command in number of memory clock cycles. .... Note: TWR must be programmed to match the write recovery time (tWR) defined in the SDRAM datasheet, and to guarantee that: TWR &amp;#8805; TRAS - TRCD and TWR &amp;#8805;TRC - TRCD - TRP Example: TRAS= 4 cycles, TRCD= 2 cycles. So, TWR &amp;gt;= 2 cycles. TWR must be programmed to 0x1. If two SDRAM devices are used, the FMC_SDTR1 and FMC_SDTR2 must be programmed with the same TWR timing corresponding to the slowest SDRAM device." />
      <BitField start="20" size="4" name="TRP" description="Row precharge delay These bits define the delay between a Precharge command and another command in number of memory clock cycles. The TRP timing is only configured in the FMC_SDTR1 register. If two SDRAM devices are used, the TRP must be programmed with the timing of the slowest device. .... Note: The corresponding bits in the FMC_SDTR2 register are dont care." />
      <BitField start="24" size="4" name="TRCD" description="Row to column delay These bits define the delay between the Activate command and a Read/Write command in number of memory clock cycles. ...." />
    </Register>
    <Register start="+0x150" size="0" name="SDCMR" access="Read/Write" description="This register contains the command issued when the SDRAM device is accessed. This register is used to initialize the SDRAM device, and to activate the Self-refresh and the Power-down modes. As soon as the MODE field is written, the command will be issued only to one or to both SDRAM banks according to CTB1 and CTB2 command bits. This register is the same for both SDRAM banks." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MODE" description="Command mode These bits define the command issued to the SDRAM device. Note: When a command is issued, at least one Command Target Bank bit ( CTB1 or CTB2) must be set otherwise the command will be ignored. Note: If two SDRAM banks are used, the Auto-refresh and PALL command must be issued simultaneously to the two devices with CTB1 and CTB2 bits set otherwise the command will be ignored. Note: If only one SDRAM bank is used and a command is issued with its associated CTB bit set, the other CTB bit of the unused bank must be kept to 0." />
      <BitField start="3" size="1" name="CTB2" description="Command Target Bank 2 This bit indicates whether the command will be issued to SDRAM Bank 2 or not." />
      <BitField start="4" size="1" name="CTB1" description="Command Target Bank 1 This bit indicates whether the command will be issued to SDRAM Bank 1 or not." />
      <BitField start="5" size="4" name="NRFS" description="Number of Auto-refresh These bits define the number of consecutive Auto-refresh commands issued when MODE = 011. ...." />
      <BitField start="9" size="14" name="MRD" description="Mode Register definition This 14-bit field defines the SDRAM Mode Register content. The Mode Register is programmed using the Load Mode Register command. The MRD[13:0] bits are also used to program the extended mode register for mobile SDRAM." />
    </Register>
    <Register start="+0x154" size="0" name="SDRTR" access="Read/Write" description="This register sets the refresh rate in number of SDCLK clock cycles between the refresh cycles by configuring the Refresh Timer Count value.Examplewhere 64 ms is the SDRAM refresh period.The refresh rate must be increased by 20 SDRAM clock cycles (as in the above example) to obtain a safe margin if an internal refresh request occurs when a read request has been accepted. It corresponds to a COUNT value of 0000111000000 (448). This 13-bit field is loaded into a timer which is decremented using the SDRAM clock. This timer generates a refresh pulse when zero is reached. The COUNT value must be set at least to 41 SDRAM clock cycles.As soon as the FMC_SDRTR register is programmed, the timer starts counting. If the value programmed in the register is 0, no refresh is carried out. This register must not be reprogrammed after the initialization procedure to avoid modifying the refresh rate.Each time a refresh pulse is generated, this 13-bit COUNT field is reloaded into the counter.If a memory access is in progress, the Auto-refresh request is delayed. However, if the memory access and Auto-refresh requests are generated simultaneously, the Auto-refresh takes precedence. If the memory access occurs during a refresh operation, the request is buffered to be processed when the refresh is complete.This register is common to SDRAM bank 1 and bank 2." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CRE" description="Clear Refresh error flag This bit is used to clear the Refresh Error Flag (RE) in the Status Register." />
      <BitField start="1" size="13" name="COUNT" description="Refresh Timer Count This 13-bit field defines the refresh rate of the SDRAM device. It is expressed in number of memory clock cycles. It must be set at least to 41 SDRAM clock cycles (0x29). Refresh rate = (COUNT + 1) x SDRAM frequency clock COUNT = (SDRAM refresh period / Number of rows) - 20" />
      <BitField start="14" size="1" name="REIE" description="RES Interrupt Enable" />
    </Register>
    <Register start="+0x158" size="0" name="SDSR" access="ReadOnly" description="SDRAM Status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RE" description="Refresh error flag An interrupt is generated if REIE = 1 and RE = 1" />
      <BitField start="1" size="2" name="MODES1" description="Status Mode for Bank 1 These bits define the Status Mode of SDRAM Bank 1." />
      <BitField start="3" size="2" name="MODES2" description="Status Mode for Bank 2 These bits define the Status Mode of SDRAM Bank 2." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="Flash" start="0x52002000" description="Flash">
    <Register start="+0x0" size="0" name="ACR" access="Read/Write" description="Access control register" reset_value="0x00000037" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="LATENCY" description="Read latency" />
      <BitField start="4" size="2" name="WRHIGHFREQ" description="Flash signal delay" />
    </Register>
    <Register start="+0x4" size="0" name="KEYR" access="Read/Write" description="FLASH key register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEYKEYRR" description="access configuration unlock key" />
    </Register>
    <Register start="+0x8" size="0" name="OPTKEYR" access="Read/Write" description="FLASH option key register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="OPTKEYR" description="Unlock key option bytes" />
    </Register>
    <Register start="+0xC" size="0" name="CR" access="Read/Write" description="FLASH control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LOCK" description="configuration lock bit" />
      <BitField start="1" size="1" name="PG" description="program enable bit" />
      <BitField start="2" size="1" name="SER" description="sector erase request" />
      <BitField start="3" size="1" name="BER" description="erase request" />
      <BitField start="4" size="2" name="PSIZE" description="program size" />
      <BitField start="6" size="1" name="FW" description="write forcing control bit" />
      <BitField start="7" size="1" name="START" description="bank or sector erase start control bit" />
      <BitField start="8" size="3" name="SNB" description="sector erase selection number" />
      <BitField start="15" size="1" name="CRC_EN" description="CRC control bit" />
      <BitField start="16" size="1" name="EOPIE" description="end-of-program interrupt control bit" />
      <BitField start="17" size="1" name="WRPERRIE" description="write protection error interrupt enable bit" />
      <BitField start="18" size="1" name="PGSERRIE" description="programming sequence error interrupt enable bit" />
      <BitField start="19" size="1" name="STRBERRIE" description="strobe error interrupt enable bit" />
      <BitField start="21" size="1" name="INCERRIE" description="inconsistency error interrupt enable bit" />
      <BitField start="22" size="1" name="OPERRIE" description="write/erase error interrupt enable bit" />
      <BitField start="23" size="1" name="RDPERRIE" description="read protection error interrupt enable bit" />
      <BitField start="24" size="1" name="RDSERRIE" description="secure error interrupt enable bit" />
      <BitField start="25" size="1" name="SNECCERRIE" description="ECC single correction error interrupt enable bit" />
      <BitField start="26" size="1" name="DBECCERRIE" description="ECC double detection error interrupt enable bit" />
      <BitField start="27" size="1" name="CRCENDIE" description="end of CRC calculation interrupt enable bit" />
      <BitField start="28" size="1" name="CRCRDERRIE" description="CRC read error interrupt enable bit When CRCRDERRIE1 bit is set to 1, an interrupt is generated when a protected area (PCROP or secure-only) has been detected during the last CRC computation on bank 1. CRCRDERRIE1 can be programmed only when LOCK1 is cleared to 0." />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="FLASH status register for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BSY" description="ongoing program flag" />
      <BitField start="1" size="1" name="WBNE" description="write buffer not empty flag" />
      <BitField start="2" size="1" name="QW" description="wait queue flag" />
      <BitField start="3" size="1" name="CRC_BUSY" description="CRC busy flag" />
      <BitField start="16" size="1" name="EOP" description="end-of-program flag" />
      <BitField start="17" size="1" name="WRPERR" description="write protection error flag" />
      <BitField start="18" size="1" name="PGSERR" description="programming sequence error flag" />
      <BitField start="19" size="1" name="STRBERR" description="strobe error flag" />
      <BitField start="21" size="1" name="INCERR" description="inconsistency error flag" />
      <BitField start="22" size="1" name="OPERR" description="write/erase error flag" />
      <BitField start="23" size="1" name="RDPERR" description="read protection error flag" />
      <BitField start="24" size="1" name="RDSERR" description="secure error flag" />
      <BitField start="25" size="1" name="SNECCERR" description="single correction error flag" />
      <BitField start="26" size="1" name="DBECCERR" description="ECC double detection error flag" />
      <BitField start="27" size="1" name="CRCEND" description="CRC-complete flag" />
      <BitField start="28" size="1" name="CRCRDERR" description="CRC read error flag CRCRDERR1 flag is raised when a word is found read protected during a CRC operation on bank 1. An interrupt is generated if CRCRDIE1 and CRCEND1 are set to 1. Writing 1 to CLR_CRCRDERR1 bit in FLASH_CCR1 register clears CRCRDERR1. Note: This flag is valid only when CRCEND1 bit is set to 1" />
    </Register>
    <Register start="+0x14" size="0" name="CCR" access="Read/Write" description="FLASH clear control register for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="CLR_EOP" description="EOP1 flag clear bit" />
      <BitField start="17" size="1" name="CLR_WRPERR" description="WRPERR1 flag clear bit" />
      <BitField start="18" size="1" name="CLR_PGSERR" description="PGSERR flag clear bi" />
      <BitField start="19" size="1" name="CLR_STRBERR" description="STRBERR flag clear bit" />
      <BitField start="21" size="1" name="CLR_INCERR" description="INCERR flag clear bit" />
      <BitField start="22" size="1" name="CLR_OPERR" description="OPERR flag clear bit" />
      <BitField start="23" size="1" name="CLR_RDPERR" description="RDPERR flag clear bit" />
      <BitField start="24" size="1" name="CLR_RDSERR" description="RDSERR flag clear bit" />
      <BitField start="25" size="1" name="CLR_SNECCERR" description="SNECCERR flag clear bit" />
      <BitField start="26" size="1" name="CLR_DBECCERR" description="DBECCERR flag clear bit" />
      <BitField start="27" size="1" name="CLR_CRCEND" description="CRCEND flag clear bit" />
      <BitField start="28" size="1" name="CLR_CRCRDERR" description="CRCRDERR1 flag clear bit Setting this bit to 1 resets to 0 CRCRDERR1 flag in FLASH_SR1 register." />
    </Register>
    <Register start="+0x18" size="0" name="OPTCR" access="Read/Write" description="FLASH option control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OPTLOCK" description="FLASH_OPTCR lock option configuration bit" />
      <BitField start="1" size="1" name="OPTSTART" description="Option byte start change option configuration bit" />
      <BitField start="30" size="1" name="OPTCHANGEERRIE" description="Option byte change error interrupt enable bit" />
    </Register>
    <Register start="+0x1C" size="0" name="OPTSR_CUR" access="Read/Write" description="FLASH option status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OPT_BUSY" description="Option byte change ongoing flag" />
      <BitField start="2" size="2" name="BOR_LEV" description="Brownout level option status bit" />
      <BitField start="4" size="1" name="IWDG1_SW" description="IWDG1 control option status bit" />
      <BitField start="6" size="1" name="NRST_STOP_D1" description="D1 DStop entry reset option status bit" />
      <BitField start="7" size="1" name="NRST_STBY_D1" description="D1 DStandby entry reset option status bit" />
      <BitField start="8" size="8" name="RDP" description="Readout protection level option status byte" />
      <BitField start="17" size="1" name="IWDG_FZ_STOP" description="IWDG Stop mode freeze option status bit" />
      <BitField start="18" size="1" name="IWDG_FZ_SDBY" description="IWDG Standby mode freeze option status bit" />
      <BitField start="19" size="2" name="ST_RAM_SIZE" description="DTCM RAM size option status" />
      <BitField start="21" size="1" name="SECURITY" description="Security enable option status bit" />
      <BitField start="29" size="1" name="IO_HSLV" description="I/O high-speed at low-voltage status bit (PRODUCT_BELOW_25V)" />
      <BitField start="30" size="1" name="OPTCHANGEERR" description="Option byte change error flag" />
    </Register>
    <Register start="+0x20" size="0" name="OPTSR_PRG" access="Read/Write" description="FLASH option status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="2" name="BOR_LEV" description="BOR reset level option configuration bits" />
      <BitField start="4" size="1" name="IWDG1_SW" description="IWDG1 option configuration bit" />
      <BitField start="6" size="1" name="NRST_STOP_D1" description="Option byte erase after D1 DStop option configuration bit" />
      <BitField start="7" size="1" name="NRST_STBY_D1" description="Option byte erase after D1 DStandby option configuration bit" />
      <BitField start="8" size="8" name="RDP" description="Readout protection level option configuration byte" />
      <BitField start="17" size="1" name="IWDG_FZ_STOP" description="IWDG Stop mode freeze option configuration bit" />
      <BitField start="18" size="1" name="IWDG_FZ_SDBY" description="IWDG Standby mode freeze option configuration bit" />
      <BitField start="19" size="2" name="ST_RAM_SIZE" description="DTCM size select option configuration bits" />
      <BitField start="21" size="1" name="SECURITY" description="Security option configuration bit" />
      <BitField start="29" size="1" name="IO_HSLV" description="I/O high-speed at low-voltage (PRODUCT_BELOW_25V)" />
    </Register>
    <Register start="+0x24" size="0" name="OPTCCR" access="WriteOnly" description="FLASH option clear control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="1" name="CLR_OPTCHANGEERR" description="OPTCHANGEERR reset bit" />
    </Register>
    <Register start="+0x28" size="0" name="PRAR_CUR" access="ReadOnly" description="FLASH protection address for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="PROT_AREA_START" description="lowest PCROP protected address" />
      <BitField start="16" size="12" name="PROT_AREA_END" description="highest PCROP protected address" />
      <BitField start="31" size="1" name="DMEP" description="PCROP protected erase enable option status bit" />
    </Register>
    <Register start="+0x2C" size="0" name="PRAR_PRG" access="Read/Write" description="FLASH protection address for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="PROT_AREA_START" description="lowest PCROP protected address configuration" />
      <BitField start="16" size="12" name="PROT_AREA_END" description="highest PCROP protected address configuration" />
      <BitField start="31" size="1" name="DMEP" description="PCROP protected erase enable option configuration bit" />
    </Register>
    <Register start="+0x30" size="0" name="SCAR_CUR" access="Read/Write" description="FLASH secure address for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="SEC_AREA_START" description="lowest secure protected address" />
      <BitField start="16" size="12" name="SEC_AREA_END" description="highest secure protected address" />
      <BitField start="31" size="1" name="DMES" description="secure protected erase enable option status bit" />
    </Register>
    <Register start="+0x34" size="0" name="SCAR_PRG" access="Read/Write" description="FLASH secure address for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="SEC_AREA_START" description="lowest secure protected address configuration" />
      <BitField start="16" size="12" name="SEC_AREA_END" description="highest secure protected address configuration" />
      <BitField start="31" size="1" name="DMES" description="secure protected erase enable option configuration bit" />
    </Register>
    <Register start="+0x38" size="0" name="WPSN_CUR" access="ReadOnly" description="FLASH write sector protection for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WRPSn" description="sector write protection option status byte" />
    </Register>
    <Register start="+0x3C" size="0" name="WPSN_PRG" access="Read/Write" description="FLASH write sector protection for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WRPSn" description="sector write protection configuration byte" />
    </Register>
    <Register start="+0x40" size="0" name="BOOT_CUR" access="ReadOnly" description="FLASH register with boot address" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="BOOT_CM_ADD0" description="Boot address 0" />
      <BitField start="16" size="16" name="BOOT_CM_ADD1" description="Boot address 1" />
    </Register>
    <Register start="+0x44" size="0" name="BOOT_PRG" access="ReadOnly" description="FLASH register with boot address" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="BOOT_CM_ADD0" description="Boot address 0" />
      <BitField start="16" size="16" name="BOOT_CM_ADD1" description="Boot address 1" />
    </Register>
    <Register start="+0x50" size="0" name="CRCCR" access="Read/Write" description="FLASH CRC control register for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="CRC_SECT" description="CRC sector number" />
      <BitField start="8" size="1" name="CRC_BY_SECT" description="CRC sector mode select bit" />
      <BitField start="9" size="1" name="ADD_SECT" description="CRC sector select bit" />
      <BitField start="10" size="1" name="CLEAN_SECT" description="CRC sector list clear bit" />
      <BitField start="16" size="1" name="START_CRC" description="CRC start bit" />
      <BitField start="17" size="1" name="CLEAN_CRC" description="CRC clear bit" />
      <BitField start="20" size="2" name="CRC_BURST" description="CRC burst size" />
      <BitField start="22" size="1" name="ALL_BANK" description="Bank 1 CRC select bit" />
    </Register>
    <Register start="+0x54" size="0" name="CRCSADDR" access="Read/Write" description="FLASH CRC start address register for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="18" name="CRC_START_ADDR" description="CRC start address on bank 1" />
    </Register>
    <Register start="+0x58" size="0" name="CRCEADDR" access="Read/Write" description="FLASH CRC end address register for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="18" name="CRC_END_ADDR" description="CRC end address on bank 1" />
    </Register>
    <Register start="+0x5C" size="0" name="CRCDATAR" access="Read/Write" description="FLASH CRC data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRC_DATA" description="CRC result" />
    </Register>
    <Register start="+0x60" size="0" name="ECC_FAR" access="ReadOnly" description="FLASH ECC fail address for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="FAIL_ECC_ADDR" description="ECC error address" />
    </Register>
    <Register start="+0x70" size="0" name="OPTSR2_CUR" access="ReadOnly" description="FLASH ECC fail address for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TCM_AXI_SHARED" description="TCM RAM sharing status bit" />
      <BitField start="2" size="1" name="CPUFREQ_BOOST" description="CPU frequency boost status bit" />
    </Register>
    <Register start="+0x74" size="0" name="OPTSR2_PRG" access="Read/Write" description="FLASH ECC fail address for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TCM_AXI_SHARED" description="TCM RAM sharing status bit" />
      <BitField start="2" size="1" name="CPUFREQ_BOOST" description="CPU frequency boost status bit" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOA" start="0x58020000" description="GPIO">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOB" start="0x58020400" description="GPIO">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOC" start="0x58020800" description="GPIO">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOD" start="0x58020C00" description="GPIO">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOE" start="0x58021000" description="GPIO">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOF" start="0x58021400" description="GPIO">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOG" start="0x58021800" description="GPIO">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOH" start="0x58021C00" description="GPIO">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOJ" start="0x58022400" description="GPIO">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOK" start="0x58022800" description="GPIO">
    <Register start="+0x0" size="0" name="MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="OSPEEDR" access="Read/Write" description="GPIO port output speed register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O output speed. Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed." />
    </Register>
    <Register start="+0xC" size="0" name="PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y = 0..15) These bits are written by software to configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These bits are read-only. They contain the input value of the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be read and written by software. Note: For atomic bit set/reset, the OD bits can be individually set and/or reset by writing to the GPIOx_BSRR or GPIOx_BRR registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="BSRR" access="WriteOnly" description="GPIO port bit set/reset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits are write-only. A read to these bits returns the value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These bits are write-only. A read to these bits returns the value 0x0000. Note: If both BSx and BRx are set, BSx has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="LCKR" access="Read/Write" description="This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits are read/write but can only be written when the LCKK bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="AFRL" access="Read/Write" description="GPIO alternate function low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:" />
    </Register>
    <Register start="+0x24" size="0" name="AFRH" access="Read/Write" description="GPIO alternate function high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="HSEM" start="0x58026400" description="HSEM">
    <Register start="+0x0" size="0" name="HSEM_R0" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x4" size="0" name="HSEM_R1" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x8" size="0" name="HSEM_R2" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xC" size="0" name="HSEM_R3" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x10" size="0" name="HSEM_R4" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x14" size="0" name="HSEM_R5" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x18" size="0" name="HSEM_R6" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x1C" size="0" name="HSEM_R7" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x20" size="0" name="HSEM_R8" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x24" size="0" name="HSEM_R9" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x28" size="0" name="HSEM_R10" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x2C" size="0" name="HSEM_R11" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x30" size="0" name="HSEM_R12" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x34" size="0" name="HSEM_R13" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x38" size="0" name="HSEM_R14" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x3C" size="0" name="HSEM_R15" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x40" size="0" name="HSEM_R16" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x44" size="0" name="HSEM_R17" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x48" size="0" name="HSEM_R18" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x4C" size="0" name="HSEM_R19" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x50" size="0" name="HSEM_R20" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x54" size="0" name="HSEM_R21" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x58" size="0" name="HSEM_R22" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x5C" size="0" name="HSEM_R23" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x60" size="0" name="HSEM_R24" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x64" size="0" name="HSEM_R25" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x68" size="0" name="HSEM_R26" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x6C" size="0" name="HSEM_R27" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x70" size="0" name="HSEM_R28" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x74" size="0" name="HSEM_R29" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x78" size="0" name="HSEM_R30" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x7C" size="0" name="HSEM_R31" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x80" size="0" name="HSEM_RLR0" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x84" size="0" name="HSEM_RLR1" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x88" size="0" name="HSEM_RLR2" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x8C" size="0" name="HSEM_RLR3" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x90" size="0" name="HSEM_RLR4" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x94" size="0" name="HSEM_RLR5" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x98" size="0" name="HSEM_RLR6" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x9C" size="0" name="HSEM_RLR7" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xA0" size="0" name="HSEM_RLR8" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xA4" size="0" name="HSEM_RLR9" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xA8" size="0" name="HSEM_RLR10" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xAC" size="0" name="HSEM_RLR11" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xB0" size="0" name="HSEM_RLR12" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xB4" size="0" name="HSEM_RLR13" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xB8" size="0" name="HSEM_RLR14" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xBC" size="0" name="HSEM_RLR15" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xC0" size="0" name="HSEM_RLR16" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xC4" size="0" name="HSEM_RLR17" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xC8" size="0" name="HSEM_RLR18" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xCC" size="0" name="HSEM_RLR19" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xD0" size="0" name="HSEM_RLR20" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xD4" size="0" name="HSEM_RLR21" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xD8" size="0" name="HSEM_RLR22" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xDC" size="0" name="HSEM_RLR23" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xE0" size="0" name="HSEM_RLR24" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xE4" size="0" name="HSEM_RLR25" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xE8" size="0" name="HSEM_RLR26" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xEC" size="0" name="HSEM_RLR27" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xF0" size="0" name="HSEM_RLR28" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xF4" size="0" name="HSEM_RLR29" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xF8" size="0" name="HSEM_RLR30" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xFC" size="0" name="HSEM_RLR31" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x100" size="0" name="HSEM_C1IER" access="Read/Write" description="HSEM Interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISEM0" description="Interrupt semaphore n enable bit" />
      <BitField start="1" size="1" name="ISEM1" description="Interrupt semaphore n enable bit" />
      <BitField start="2" size="1" name="ISEM2" description="Interrupt semaphore n enable bit" />
      <BitField start="3" size="1" name="ISEM3" description="Interrupt semaphore n enable bit" />
      <BitField start="4" size="1" name="ISEM4" description="Interrupt semaphore n enable bit" />
      <BitField start="5" size="1" name="ISEM5" description="Interrupt semaphore n enable bit" />
      <BitField start="6" size="1" name="ISEM6" description="Interrupt semaphore n enable bit" />
      <BitField start="7" size="1" name="ISEM7" description="Interrupt semaphore n enable bit" />
      <BitField start="8" size="1" name="ISEM8" description="Interrupt semaphore n enable bit" />
      <BitField start="9" size="1" name="ISEM9" description="Interrupt semaphore n enable bit" />
      <BitField start="10" size="1" name="ISEM10" description="Interrupt semaphore n enable bit" />
      <BitField start="11" size="1" name="ISEM11" description="Interrupt semaphore n enable bit" />
      <BitField start="12" size="1" name="ISEM12" description="Interrupt semaphore n enable bit" />
      <BitField start="13" size="1" name="ISEM13" description="Interrupt semaphore n enable bit" />
      <BitField start="14" size="1" name="ISEM14" description="Interrupt semaphore n enable bit" />
      <BitField start="15" size="1" name="ISEM15" description="Interrupt semaphore n enable bit" />
      <BitField start="16" size="1" name="ISEM16" description="Interrupt semaphore n enable bit" />
      <BitField start="17" size="1" name="ISEM17" description="Interrupt semaphore n enable bit" />
      <BitField start="18" size="1" name="ISEM18" description="Interrupt semaphore n enable bit" />
      <BitField start="19" size="1" name="ISEM19" description="Interrupt semaphore n enable bit" />
      <BitField start="20" size="1" name="ISEM20" description="Interrupt semaphore n enable bit" />
      <BitField start="21" size="1" name="ISEM21" description="Interrupt semaphore n enable bit" />
      <BitField start="22" size="1" name="ISEM22" description="Interrupt semaphore n enable bit" />
      <BitField start="23" size="1" name="ISEM23" description="Interrupt semaphore n enable bit" />
      <BitField start="24" size="1" name="ISEM24" description="Interrupt semaphore n enable bit" />
      <BitField start="25" size="1" name="ISEM25" description="Interrupt semaphore n enable bit" />
      <BitField start="26" size="1" name="ISEM26" description="Interrupt semaphore n enable bit" />
      <BitField start="27" size="1" name="ISEM27" description="Interrupt semaphore n enable bit" />
      <BitField start="28" size="1" name="ISEM28" description="Interrupt semaphore n enable bit" />
      <BitField start="29" size="1" name="ISEM29" description="Interrupt semaphore n enable bit" />
      <BitField start="30" size="1" name="ISEM30" description="Interrupt semaphore n enable bit" />
      <BitField start="31" size="1" name="ISEM31" description="Interrupt(N) semaphore n enable bit." />
    </Register>
    <Register start="+0x104" size="0" name="HSEM_C1ICR" access="ReadOnly" description="HSEM Interrupt clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISEM0" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="1" size="1" name="ISEM1" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="2" size="1" name="ISEM2" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="3" size="1" name="ISEM3" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="4" size="1" name="ISEM4" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="5" size="1" name="ISEM5" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="6" size="1" name="ISEM6" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="7" size="1" name="ISEM7" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="8" size="1" name="ISEM8" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="9" size="1" name="ISEM9" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="10" size="1" name="ISEM10" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="11" size="1" name="ISEM11" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="12" size="1" name="ISEM12" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="13" size="1" name="ISEM13" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="14" size="1" name="ISEM14" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="15" size="1" name="ISEM15" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="16" size="1" name="ISEM16" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="17" size="1" name="ISEM17" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="18" size="1" name="ISEM18" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="19" size="1" name="ISEM19" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="20" size="1" name="ISEM20" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="21" size="1" name="ISEM21" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="22" size="1" name="ISEM22" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="23" size="1" name="ISEM23" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="24" size="1" name="ISEM24" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="25" size="1" name="ISEM25" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="26" size="1" name="ISEM26" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="27" size="1" name="ISEM27" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="28" size="1" name="ISEM28" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="29" size="1" name="ISEM29" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="30" size="1" name="ISEM30" description="Interrupt(N) semaphore n clear bit" />
      <BitField start="31" size="1" name="ISEM31" description="Interrupt(N) semaphore n clear bit" />
    </Register>
    <Register start="+0x108" size="0" name="HSEM_C1ISR" access="ReadOnly" description="HSEM Interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISEM0" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="1" size="1" name="ISEM1" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="2" size="1" name="ISEM2" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="3" size="1" name="ISEM3" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="4" size="1" name="ISEM4" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="5" size="1" name="ISEM5" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="6" size="1" name="ISEM6" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="7" size="1" name="ISEM7" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="8" size="1" name="ISEM8" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="9" size="1" name="ISEM9" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="10" size="1" name="ISEM10" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="11" size="1" name="ISEM11" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="12" size="1" name="ISEM12" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="13" size="1" name="ISEM13" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="14" size="1" name="ISEM14" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="15" size="1" name="ISEM15" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="16" size="1" name="ISEM16" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="17" size="1" name="ISEM17" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="18" size="1" name="ISEM18" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="19" size="1" name="ISEM19" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="20" size="1" name="ISEM20" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="21" size="1" name="ISEM21" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="22" size="1" name="ISEM22" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="23" size="1" name="ISEM23" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="24" size="1" name="ISEM24" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="25" size="1" name="ISEM25" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="26" size="1" name="ISEM26" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="27" size="1" name="ISEM27" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="28" size="1" name="ISEM28" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="29" size="1" name="ISEM29" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="30" size="1" name="ISEM30" description="Interrupt(N) semaphore n status bit before enable (mask)" />
      <BitField start="31" size="1" name="ISEM31" description="Interrupt(N) semaphore n status bit before enable (mask)" />
    </Register>
    <Register start="+0x10C" size="0" name="HSEM_C1MISR" access="ReadOnly" description="HSEM Masked interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISEM0" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="1" size="1" name="ISEM1" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="2" size="1" name="ISEM2" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="3" size="1" name="ISEM3" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="4" size="1" name="ISEM4" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="5" size="1" name="ISEM5" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="6" size="1" name="ISEM6" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="7" size="1" name="ISEM7" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="8" size="1" name="ISEM8" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="9" size="1" name="ISEM9" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="10" size="1" name="ISEM10" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="11" size="1" name="ISEM11" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="12" size="1" name="ISEM12" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="13" size="1" name="ISEM13" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="14" size="1" name="ISEM14" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="15" size="1" name="ISEM15" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="16" size="1" name="ISEM16" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="17" size="1" name="ISEM17" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="18" size="1" name="ISEM18" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="19" size="1" name="ISEM19" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="20" size="1" name="ISEM20" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="21" size="1" name="ISEM21" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="22" size="1" name="ISEM22" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="23" size="1" name="ISEM23" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="24" size="1" name="ISEM24" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="25" size="1" name="ISEM25" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="26" size="1" name="ISEM26" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="27" size="1" name="ISEM27" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="28" size="1" name="ISEM28" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="29" size="1" name="ISEM29" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="30" size="1" name="ISEM30" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
      <BitField start="31" size="1" name="ISEM31" description="masked interrupt(N) semaphore n status bit after enable (mask)" />
    </Register>
    <Register start="+0x140" size="0" name="HSEM_CR" access="Read/Write" description="HSEM Clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="4" name="COREID" description="MasterID of semaphores to be cleared" />
      <BitField start="16" size="16" name="KEY" description="Semaphore clear Key" />
    </Register>
    <Register start="+0x144" size="0" name="HSEM_KEYR" access="Read/Write" description="HSEM Interrupt clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="KEY" description="Semaphore Clear Key" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C1" start="0x40005400" description="I2C">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="Peripheral enable Note: When PE=0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least 3 APB clock cycles." />
      <BitField start="1" size="1" name="TXIE" description="TX Interrupt enable" />
      <BitField start="2" size="1" name="RXIE" description="RX Interrupt enable" />
      <BitField start="3" size="1" name="ADDRIE" description="Address match Interrupt enable (slave only)" />
      <BitField start="4" size="1" name="NACKIE" description="Not acknowledge received Interrupt enable" />
      <BitField start="5" size="1" name="STOPIE" description="STOP detection Interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transfer Complete interrupt enable Note: Any of these events will generate an interrupt: Transfer Complete (TC) Transfer Complete Reload (TCR)" />
      <BitField start="7" size="1" name="ERRIE" description="Error interrupts enable Note: Any of these errors generate an interrupt: Arbitration Loss (ARLO) Bus Error detection (BERR) Overrun/Underrun (OVR) Timeout detection (TIMEOUT) PEC error detection (PECERR) Alert pin event detection (ALERT)" />
      <BitField start="8" size="4" name="DNF" description="Digital noise filter These bits are used to configure the digital noise filter on SDA and SCL input. The digital filter will filter spikes with a length of up to DNF[3:0] * tI2CCLK ... Note: If the analog filter is also enabled, the digital filter is added to the analog filter. This filter can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="12" size="1" name="ANFOFF" description="Analog noise filter OFF Note: This bit can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="14" size="1" name="TXDMAEN" description="DMA transmission requests enable" />
      <BitField start="15" size="1" name="RXDMAEN" description="DMA reception requests enable" />
      <BitField start="16" size="1" name="SBC" description="Slave byte control This bit is used to enable hardware byte control in slave mode." />
      <BitField start="17" size="1" name="NOSTRETCH" description="Clock stretching disable This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode. Note: This bit can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="18" size="1" name="WUPEN" description="Wakeup from Stop mode enable Note: If the Wakeup from Stop mode feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation. Note: WUPEN can be set only when DNF = 0000" />
      <BitField start="19" size="1" name="GCEN" description="General call enable" />
      <BitField start="20" size="1" name="SMBHEN" description="SMBus Host address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="21" size="1" name="SMBDEN" description="SMBus Device Default address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="22" size="1" name="ALERTEN" description="SMBus alert enable Device mode (SMBHEN=0): Host mode (SMBHEN=1): Note: When ALERTEN=0, the SMBA pin can be used as a standard GPIO. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="23" size="1" name="PECEN" description="PEC enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SADD0" description="Slave address bit 0 (master mode) In 7-bit addressing mode (ADD10 = 0): This bit is dont care In 10-bit addressing mode (ADD10 = 1): This bit should be written with bit 0 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="1" size="1" name="SADD1" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="2" size="1" name="SADD2" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="3" size="1" name="SADD3" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="4" size="1" name="SADD4" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="5" size="1" name="SADD5" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="6" size="1" name="SADD6" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="7" size="1" name="SADD7" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="8" size="1" name="SADD8" description="Slave address bit 9:8 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits are dont care In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 9:8 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="9" size="1" name="SADD9" description="Slave address bit 9:8 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits are dont care In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 9:8 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="10" size="1" name="RD_WRN" description="Transfer direction (master mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="11" size="1" name="ADD10" description="10-bit addressing mode (master mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="12" size="1" name="HEAD10R" description="10-bit address header only read direction (master receiver mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="13" size="1" name="START" description="Start generation This bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing 1 to the ADDRCF bit in the I2C_ICR register. If the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated Start condition when RELOAD=0, after the end of the NBYTES transfer. Otherwise setting this bit will generate a START condition once the bus is free. Note: Writing 0 to this bit has no effect. The START bit can be set even if the bus is BUSY or I2C is in slave mode. This bit has no effect when RELOAD is set." />
      <BitField start="14" size="1" name="STOP" description="Stop generation (master mode) The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE = 0. In Master Mode: Note: Writing 0 to this bit has no effect." />
      <BitField start="15" size="1" name="NACK" description="NACK generation (slave mode) The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. Note: Writing 0 to this bit has no effect. This bit is used in slave mode only: in master receiver mode, NACK is automatically generated after last byte preceding STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in slave receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value." />
      <BitField start="16" size="8" name="NBYTES" description="Number of bytes The number of bytes to be transmitted/received is programmed there. This field is dont care in slave mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="24" size="1" name="RELOAD" description="NBYTES reload mode This bit is set and cleared by software." />
      <BitField start="25" size="1" name="AUTOEND" description="Automatic end mode (master mode) This bit is set and cleared by software. Note: This bit has no effect in slave mode or when the RELOAD bit is set." />
      <BitField start="26" size="1" name="PECBYTE" description="Packet error checking byte This bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE=0. Note: Writing 0 to this bit has no effect. This bit has no effect when RELOAD is set. This bit has no effect is slave mode when SBC=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x8" size="0" name="OAR1" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="OA1" description="Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bits 9:8 of address Note: These bits can be written only when OA1EN=0. OA1[7:1]: Interface address Bits 7:1 of address Note: These bits can be written only when OA1EN=0. OA1[0]: Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bit 0 of address Note: This bit can be written only when OA1EN=0." />
      <BitField start="10" size="1" name="OA1MODE" description="Own Address 1 10-bit mode Note: This bit can be written only when OA1EN=0." />
      <BitField start="15" size="1" name="OA1EN" description="Own Address 1 enable" />
    </Register>
    <Register start="+0xC" size="0" name="OAR2" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="7" name="OA2" description="Interface address bits 7:1 of address Note: These bits can be written only when OA2EN=0." />
      <BitField start="8" size="3" name="OA2MSK" description="Own Address 2 masks Note: These bits can be written only when OA2EN=0. As soon as OA2MSK is not equal to 0, the reserved I2C addresses (0b0000xxx and 0b1111xxx) are not acknowledged even if the comparison matches." />
      <BitField start="15" size="1" name="OA2EN" description="Own Address 2 enable" />
    </Register>
    <Register start="+0x10" size="0" name="TIMINGR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCLL" description="SCL low period (master mode) This field is used to generate the SCL low period in master mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also used to generate tBUF and tSU:STA timings." />
      <BitField start="8" size="8" name="SCLH" description="SCL high period (master mode) This field is used to generate the SCL high period in master mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also used to generate tSU:STO and tHD:STA timing." />
      <BitField start="16" size="4" name="SDADEL" description="Data hold time This field is used to generate the delay tSDADEL between SCL falling edge and SDA edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSDADEL. tSDADEL= SDADEL x tPRESC Note: SDADEL is used to generate tHD:DAT timing." />
      <BitField start="20" size="4" name="SCLDEL" description="Data setup time This field is used to generate a delay tSCLDEL between SDA edge and SCL rising edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSCLDEL. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL is used to generate tSU:DAT timing." />
      <BitField start="28" size="4" name="PRESC" description="Timing prescaler This field is used to prescale I2CCLK in order to generate the clock period tPRESC used for data setup and hold counters (refer to I2C timings on page9) and for SCL high and low level counters (refer to I2C master initialization on page24). tPRESC = (PRESC+1) x tI2CCLK" />
    </Register>
    <Register start="+0x14" size="0" name="TIMEOUTR" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="TIMEOUTA" description="Bus Timeout A This field is used to configure: The SCL low timeout condition tTIMEOUT when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK The bus idle condition (both SCL and SDA high) when TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These bits can be written only when TIMOUTEN=0." />
      <BitField start="12" size="1" name="TIDLE" description="Idle clock timeout detection Note: This bit can be written only when TIMOUTEN=0." />
      <BitField start="15" size="1" name="TIMOUTEN" description="Clock timeout enable" />
      <BitField start="16" size="12" name="TIMEOUTB" description="Bus timeout B This field is used to configure the cumulative clock extension timeout: In master mode, the master cumulative clock low extend time (tLOW:MEXT) is detected In slave mode, the slave cumulative clock low extend time (tLOW:SEXT) is detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK Note: These bits can be written only when TEXTEN=0." />
      <BitField start="31" size="1" name="TEXTEN" description="Extended clock timeout enable" />
    </Register>
    <Register start="+0x18" size="0" name="ISR" access="Read/Write" description="Access: No wait states" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXE" description="Transmit data register empty (transmitters) This bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software in order to flush the transmit data register I2C_TXDR. Note: This bit is set by hardware when PE=0." />
      <BitField start="1" size="1" name="TXIS" description="Transmit interrupt status (transmitters) This bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software when NOSTRETCH=1 only, in order to generate a TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN=1). Note: This bit is cleared by hardware when PE=0." />
      <BitField start="2" size="1" name="RXNE" description="Receive data register not empty (receivers) This bit is set by hardware when the received data is copied into the I2C_RXDR register, and is ready to be read. It is cleared when I2C_RXDR is read. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="3" size="1" name="ADDR" description="Address matched (slave mode) This bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting ADDRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="4" size="1" name="NACKF" description="Not Acknowledge received flag This flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="5" size="1" name="STOPF" description="Stop detection flag This flag is set by hardware when a Stop condition is detected on the bus and the peripheral is involved in this transfer: either as a master, provided that the STOP condition is generated by the peripheral. or as a slave, provided that the peripheral has been addressed previously during this transfer. It is cleared by software by setting the STOPCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="6" size="1" name="TC" description="Transfer Complete (master mode) This flag is set by hardware when RELOAD=0, AUTOEND=0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="7" size="1" name="TCR" description="Transfer Complete Reload This flag is set by hardware when RELOAD=1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value. Note: This bit is cleared by hardware when PE=0. This flag is only for master mode, or for slave mode when the SBC bit is set." />
      <BitField start="8" size="1" name="BERR" description="Bus error This flag is set by hardware when a misplaced Start or Stop condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting BERRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="9" size="1" name="ARLO" description="Arbitration lost This flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="10" size="1" name="OVR" description="Overrun/Underrun (slave mode) This flag is set by hardware in slave mode with NOSTRETCH=1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="11" size="1" name="PECERR" description="PEC Error in reception This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMEOUT" description="Timeout or tLOW detection flag This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="13" size="1" name="ALERT" description="SMBus alert This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and a SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="15" size="1" name="BUSY" description="Bus busy This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected. It is cleared by hardware when a Stop condition is detected, or when PE=0." />
      <BitField start="16" size="1" name="DIR" description="Transfer direction (Slave mode) This flag is updated when an address match event occurs (ADDR=1)." />
      <BitField start="17" size="7" name="ADDCODE" description="Address match code (Slave mode) These bits are updated with the received address when an address match event occurs (ADDR = 1). In the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the 2 MSBs of the address." />
    </Register>
    <Register start="+0x1C" size="0" name="ICR" access="WriteOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="ADDRCF" description="Address matched flag clear Writing 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears the START bit in the I2C_CR2 register." />
      <BitField start="4" size="1" name="NACKCF" description="Not Acknowledge flag clear Writing 1 to this bit clears the ACKF flag in I2C_ISR register." />
      <BitField start="5" size="1" name="STOPCF" description="Stop detection flag clear Writing 1 to this bit clears the STOPF flag in the I2C_ISR register." />
      <BitField start="8" size="1" name="BERRCF" description="Bus error flag clear Writing 1 to this bit clears the BERRF flag in the I2C_ISR register." />
      <BitField start="9" size="1" name="ARLOCF" description="Arbitration Lost flag clear Writing 1 to this bit clears the ARLO flag in the I2C_ISR register." />
      <BitField start="10" size="1" name="OVRCF" description="Overrun/Underrun flag clear Writing 1 to this bit clears the OVR flag in the I2C_ISR register." />
      <BitField start="11" size="1" name="PECCF" description="PEC Error flag clear Writing 1 to this bit clears the PECERR flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMOUTCF" description="Timeout detection flag clear Writing 1 to this bit clears the TIMEOUT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="13" size="1" name="ALERTCF" description="Alert flag clear Writing 1 to this bit clears the ALERT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x20" size="0" name="PECR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PEC" description="Packet error checking register This field contains the internal PEC when PECEN=1. The PEC is cleared by hardware when PE=0." />
    </Register>
    <Register start="+0x24" size="0" name="RXDR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXDATA" description="8-bit receive data Data byte received from the I2C bus." />
    </Register>
    <Register start="+0x28" size="0" name="TXDR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXDATA" description="8-bit transmit data Data byte to be transmitted to the I2C bus. Note: These bits can be written only when TXE=1." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C2" start="0x40005800" description="I2C">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="Peripheral enable Note: When PE=0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least 3 APB clock cycles." />
      <BitField start="1" size="1" name="TXIE" description="TX Interrupt enable" />
      <BitField start="2" size="1" name="RXIE" description="RX Interrupt enable" />
      <BitField start="3" size="1" name="ADDRIE" description="Address match Interrupt enable (slave only)" />
      <BitField start="4" size="1" name="NACKIE" description="Not acknowledge received Interrupt enable" />
      <BitField start="5" size="1" name="STOPIE" description="STOP detection Interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transfer Complete interrupt enable Note: Any of these events will generate an interrupt: Transfer Complete (TC) Transfer Complete Reload (TCR)" />
      <BitField start="7" size="1" name="ERRIE" description="Error interrupts enable Note: Any of these errors generate an interrupt: Arbitration Loss (ARLO) Bus Error detection (BERR) Overrun/Underrun (OVR) Timeout detection (TIMEOUT) PEC error detection (PECERR) Alert pin event detection (ALERT)" />
      <BitField start="8" size="4" name="DNF" description="Digital noise filter These bits are used to configure the digital noise filter on SDA and SCL input. The digital filter will filter spikes with a length of up to DNF[3:0] * tI2CCLK ... Note: If the analog filter is also enabled, the digital filter is added to the analog filter. This filter can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="12" size="1" name="ANFOFF" description="Analog noise filter OFF Note: This bit can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="14" size="1" name="TXDMAEN" description="DMA transmission requests enable" />
      <BitField start="15" size="1" name="RXDMAEN" description="DMA reception requests enable" />
      <BitField start="16" size="1" name="SBC" description="Slave byte control This bit is used to enable hardware byte control in slave mode." />
      <BitField start="17" size="1" name="NOSTRETCH" description="Clock stretching disable This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode. Note: This bit can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="18" size="1" name="WUPEN" description="Wakeup from Stop mode enable Note: If the Wakeup from Stop mode feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation. Note: WUPEN can be set only when DNF = 0000" />
      <BitField start="19" size="1" name="GCEN" description="General call enable" />
      <BitField start="20" size="1" name="SMBHEN" description="SMBus Host address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="21" size="1" name="SMBDEN" description="SMBus Device Default address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="22" size="1" name="ALERTEN" description="SMBus alert enable Device mode (SMBHEN=0): Host mode (SMBHEN=1): Note: When ALERTEN=0, the SMBA pin can be used as a standard GPIO. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="23" size="1" name="PECEN" description="PEC enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SADD0" description="Slave address bit 0 (master mode) In 7-bit addressing mode (ADD10 = 0): This bit is dont care In 10-bit addressing mode (ADD10 = 1): This bit should be written with bit 0 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="1" size="1" name="SADD1" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="2" size="1" name="SADD2" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="3" size="1" name="SADD3" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="4" size="1" name="SADD4" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="5" size="1" name="SADD5" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="6" size="1" name="SADD6" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="7" size="1" name="SADD7" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="8" size="1" name="SADD8" description="Slave address bit 9:8 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits are dont care In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 9:8 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="9" size="1" name="SADD9" description="Slave address bit 9:8 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits are dont care In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 9:8 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="10" size="1" name="RD_WRN" description="Transfer direction (master mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="11" size="1" name="ADD10" description="10-bit addressing mode (master mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="12" size="1" name="HEAD10R" description="10-bit address header only read direction (master receiver mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="13" size="1" name="START" description="Start generation This bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing 1 to the ADDRCF bit in the I2C_ICR register. If the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated Start condition when RELOAD=0, after the end of the NBYTES transfer. Otherwise setting this bit will generate a START condition once the bus is free. Note: Writing 0 to this bit has no effect. The START bit can be set even if the bus is BUSY or I2C is in slave mode. This bit has no effect when RELOAD is set." />
      <BitField start="14" size="1" name="STOP" description="Stop generation (master mode) The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE = 0. In Master Mode: Note: Writing 0 to this bit has no effect." />
      <BitField start="15" size="1" name="NACK" description="NACK generation (slave mode) The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. Note: Writing 0 to this bit has no effect. This bit is used in slave mode only: in master receiver mode, NACK is automatically generated after last byte preceding STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in slave receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value." />
      <BitField start="16" size="8" name="NBYTES" description="Number of bytes The number of bytes to be transmitted/received is programmed there. This field is dont care in slave mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="24" size="1" name="RELOAD" description="NBYTES reload mode This bit is set and cleared by software." />
      <BitField start="25" size="1" name="AUTOEND" description="Automatic end mode (master mode) This bit is set and cleared by software. Note: This bit has no effect in slave mode or when the RELOAD bit is set." />
      <BitField start="26" size="1" name="PECBYTE" description="Packet error checking byte This bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE=0. Note: Writing 0 to this bit has no effect. This bit has no effect when RELOAD is set. This bit has no effect is slave mode when SBC=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x8" size="0" name="OAR1" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="OA1" description="Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bits 9:8 of address Note: These bits can be written only when OA1EN=0. OA1[7:1]: Interface address Bits 7:1 of address Note: These bits can be written only when OA1EN=0. OA1[0]: Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bit 0 of address Note: This bit can be written only when OA1EN=0." />
      <BitField start="10" size="1" name="OA1MODE" description="Own Address 1 10-bit mode Note: This bit can be written only when OA1EN=0." />
      <BitField start="15" size="1" name="OA1EN" description="Own Address 1 enable" />
    </Register>
    <Register start="+0xC" size="0" name="OAR2" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="7" name="OA2" description="Interface address bits 7:1 of address Note: These bits can be written only when OA2EN=0." />
      <BitField start="8" size="3" name="OA2MSK" description="Own Address 2 masks Note: These bits can be written only when OA2EN=0. As soon as OA2MSK is not equal to 0, the reserved I2C addresses (0b0000xxx and 0b1111xxx) are not acknowledged even if the comparison matches." />
      <BitField start="15" size="1" name="OA2EN" description="Own Address 2 enable" />
    </Register>
    <Register start="+0x10" size="0" name="TIMINGR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCLL" description="SCL low period (master mode) This field is used to generate the SCL low period in master mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also used to generate tBUF and tSU:STA timings." />
      <BitField start="8" size="8" name="SCLH" description="SCL high period (master mode) This field is used to generate the SCL high period in master mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also used to generate tSU:STO and tHD:STA timing." />
      <BitField start="16" size="4" name="SDADEL" description="Data hold time This field is used to generate the delay tSDADEL between SCL falling edge and SDA edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSDADEL. tSDADEL= SDADEL x tPRESC Note: SDADEL is used to generate tHD:DAT timing." />
      <BitField start="20" size="4" name="SCLDEL" description="Data setup time This field is used to generate a delay tSCLDEL between SDA edge and SCL rising edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSCLDEL. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL is used to generate tSU:DAT timing." />
      <BitField start="28" size="4" name="PRESC" description="Timing prescaler This field is used to prescale I2CCLK in order to generate the clock period tPRESC used for data setup and hold counters (refer to I2C timings on page9) and for SCL high and low level counters (refer to I2C master initialization on page24). tPRESC = (PRESC+1) x tI2CCLK" />
    </Register>
    <Register start="+0x14" size="0" name="TIMEOUTR" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="TIMEOUTA" description="Bus Timeout A This field is used to configure: The SCL low timeout condition tTIMEOUT when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK The bus idle condition (both SCL and SDA high) when TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These bits can be written only when TIMOUTEN=0." />
      <BitField start="12" size="1" name="TIDLE" description="Idle clock timeout detection Note: This bit can be written only when TIMOUTEN=0." />
      <BitField start="15" size="1" name="TIMOUTEN" description="Clock timeout enable" />
      <BitField start="16" size="12" name="TIMEOUTB" description="Bus timeout B This field is used to configure the cumulative clock extension timeout: In master mode, the master cumulative clock low extend time (tLOW:MEXT) is detected In slave mode, the slave cumulative clock low extend time (tLOW:SEXT) is detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK Note: These bits can be written only when TEXTEN=0." />
      <BitField start="31" size="1" name="TEXTEN" description="Extended clock timeout enable" />
    </Register>
    <Register start="+0x18" size="0" name="ISR" access="Read/Write" description="Access: No wait states" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXE" description="Transmit data register empty (transmitters) This bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software in order to flush the transmit data register I2C_TXDR. Note: This bit is set by hardware when PE=0." />
      <BitField start="1" size="1" name="TXIS" description="Transmit interrupt status (transmitters) This bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software when NOSTRETCH=1 only, in order to generate a TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN=1). Note: This bit is cleared by hardware when PE=0." />
      <BitField start="2" size="1" name="RXNE" description="Receive data register not empty (receivers) This bit is set by hardware when the received data is copied into the I2C_RXDR register, and is ready to be read. It is cleared when I2C_RXDR is read. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="3" size="1" name="ADDR" description="Address matched (slave mode) This bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting ADDRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="4" size="1" name="NACKF" description="Not Acknowledge received flag This flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="5" size="1" name="STOPF" description="Stop detection flag This flag is set by hardware when a Stop condition is detected on the bus and the peripheral is involved in this transfer: either as a master, provided that the STOP condition is generated by the peripheral. or as a slave, provided that the peripheral has been addressed previously during this transfer. It is cleared by software by setting the STOPCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="6" size="1" name="TC" description="Transfer Complete (master mode) This flag is set by hardware when RELOAD=0, AUTOEND=0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="7" size="1" name="TCR" description="Transfer Complete Reload This flag is set by hardware when RELOAD=1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value. Note: This bit is cleared by hardware when PE=0. This flag is only for master mode, or for slave mode when the SBC bit is set." />
      <BitField start="8" size="1" name="BERR" description="Bus error This flag is set by hardware when a misplaced Start or Stop condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting BERRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="9" size="1" name="ARLO" description="Arbitration lost This flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="10" size="1" name="OVR" description="Overrun/Underrun (slave mode) This flag is set by hardware in slave mode with NOSTRETCH=1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="11" size="1" name="PECERR" description="PEC Error in reception This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMEOUT" description="Timeout or tLOW detection flag This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="13" size="1" name="ALERT" description="SMBus alert This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and a SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="15" size="1" name="BUSY" description="Bus busy This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected. It is cleared by hardware when a Stop condition is detected, or when PE=0." />
      <BitField start="16" size="1" name="DIR" description="Transfer direction (Slave mode) This flag is updated when an address match event occurs (ADDR=1)." />
      <BitField start="17" size="7" name="ADDCODE" description="Address match code (Slave mode) These bits are updated with the received address when an address match event occurs (ADDR = 1). In the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the 2 MSBs of the address." />
    </Register>
    <Register start="+0x1C" size="0" name="ICR" access="WriteOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="ADDRCF" description="Address matched flag clear Writing 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears the START bit in the I2C_CR2 register." />
      <BitField start="4" size="1" name="NACKCF" description="Not Acknowledge flag clear Writing 1 to this bit clears the ACKF flag in I2C_ISR register." />
      <BitField start="5" size="1" name="STOPCF" description="Stop detection flag clear Writing 1 to this bit clears the STOPF flag in the I2C_ISR register." />
      <BitField start="8" size="1" name="BERRCF" description="Bus error flag clear Writing 1 to this bit clears the BERRF flag in the I2C_ISR register." />
      <BitField start="9" size="1" name="ARLOCF" description="Arbitration Lost flag clear Writing 1 to this bit clears the ARLO flag in the I2C_ISR register." />
      <BitField start="10" size="1" name="OVRCF" description="Overrun/Underrun flag clear Writing 1 to this bit clears the OVR flag in the I2C_ISR register." />
      <BitField start="11" size="1" name="PECCF" description="PEC Error flag clear Writing 1 to this bit clears the PECERR flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMOUTCF" description="Timeout detection flag clear Writing 1 to this bit clears the TIMEOUT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="13" size="1" name="ALERTCF" description="Alert flag clear Writing 1 to this bit clears the ALERT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x20" size="0" name="PECR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PEC" description="Packet error checking register This field contains the internal PEC when PECEN=1. The PEC is cleared by hardware when PE=0." />
    </Register>
    <Register start="+0x24" size="0" name="RXDR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXDATA" description="8-bit receive data Data byte received from the I2C bus." />
    </Register>
    <Register start="+0x28" size="0" name="TXDR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXDATA" description="8-bit transmit data Data byte to be transmitted to the I2C bus. Note: These bits can be written only when TXE=1." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C3" start="0x40005C00" description="I2C">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="Peripheral enable Note: When PE=0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least 3 APB clock cycles." />
      <BitField start="1" size="1" name="TXIE" description="TX Interrupt enable" />
      <BitField start="2" size="1" name="RXIE" description="RX Interrupt enable" />
      <BitField start="3" size="1" name="ADDRIE" description="Address match Interrupt enable (slave only)" />
      <BitField start="4" size="1" name="NACKIE" description="Not acknowledge received Interrupt enable" />
      <BitField start="5" size="1" name="STOPIE" description="STOP detection Interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transfer Complete interrupt enable Note: Any of these events will generate an interrupt: Transfer Complete (TC) Transfer Complete Reload (TCR)" />
      <BitField start="7" size="1" name="ERRIE" description="Error interrupts enable Note: Any of these errors generate an interrupt: Arbitration Loss (ARLO) Bus Error detection (BERR) Overrun/Underrun (OVR) Timeout detection (TIMEOUT) PEC error detection (PECERR) Alert pin event detection (ALERT)" />
      <BitField start="8" size="4" name="DNF" description="Digital noise filter These bits are used to configure the digital noise filter on SDA and SCL input. The digital filter will filter spikes with a length of up to DNF[3:0] * tI2CCLK ... Note: If the analog filter is also enabled, the digital filter is added to the analog filter. This filter can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="12" size="1" name="ANFOFF" description="Analog noise filter OFF Note: This bit can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="14" size="1" name="TXDMAEN" description="DMA transmission requests enable" />
      <BitField start="15" size="1" name="RXDMAEN" description="DMA reception requests enable" />
      <BitField start="16" size="1" name="SBC" description="Slave byte control This bit is used to enable hardware byte control in slave mode." />
      <BitField start="17" size="1" name="NOSTRETCH" description="Clock stretching disable This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode. Note: This bit can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="18" size="1" name="WUPEN" description="Wakeup from Stop mode enable Note: If the Wakeup from Stop mode feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation. Note: WUPEN can be set only when DNF = 0000" />
      <BitField start="19" size="1" name="GCEN" description="General call enable" />
      <BitField start="20" size="1" name="SMBHEN" description="SMBus Host address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="21" size="1" name="SMBDEN" description="SMBus Device Default address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="22" size="1" name="ALERTEN" description="SMBus alert enable Device mode (SMBHEN=0): Host mode (SMBHEN=1): Note: When ALERTEN=0, the SMBA pin can be used as a standard GPIO. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="23" size="1" name="PECEN" description="PEC enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SADD0" description="Slave address bit 0 (master mode) In 7-bit addressing mode (ADD10 = 0): This bit is dont care In 10-bit addressing mode (ADD10 = 1): This bit should be written with bit 0 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="1" size="1" name="SADD1" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="2" size="1" name="SADD2" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="3" size="1" name="SADD3" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="4" size="1" name="SADD4" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="5" size="1" name="SADD5" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="6" size="1" name="SADD6" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="7" size="1" name="SADD7" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="8" size="1" name="SADD8" description="Slave address bit 9:8 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits are dont care In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 9:8 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="9" size="1" name="SADD9" description="Slave address bit 9:8 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits are dont care In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 9:8 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="10" size="1" name="RD_WRN" description="Transfer direction (master mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="11" size="1" name="ADD10" description="10-bit addressing mode (master mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="12" size="1" name="HEAD10R" description="10-bit address header only read direction (master receiver mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="13" size="1" name="START" description="Start generation This bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing 1 to the ADDRCF bit in the I2C_ICR register. If the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated Start condition when RELOAD=0, after the end of the NBYTES transfer. Otherwise setting this bit will generate a START condition once the bus is free. Note: Writing 0 to this bit has no effect. The START bit can be set even if the bus is BUSY or I2C is in slave mode. This bit has no effect when RELOAD is set." />
      <BitField start="14" size="1" name="STOP" description="Stop generation (master mode) The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE = 0. In Master Mode: Note: Writing 0 to this bit has no effect." />
      <BitField start="15" size="1" name="NACK" description="NACK generation (slave mode) The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. Note: Writing 0 to this bit has no effect. This bit is used in slave mode only: in master receiver mode, NACK is automatically generated after last byte preceding STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in slave receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value." />
      <BitField start="16" size="8" name="NBYTES" description="Number of bytes The number of bytes to be transmitted/received is programmed there. This field is dont care in slave mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="24" size="1" name="RELOAD" description="NBYTES reload mode This bit is set and cleared by software." />
      <BitField start="25" size="1" name="AUTOEND" description="Automatic end mode (master mode) This bit is set and cleared by software. Note: This bit has no effect in slave mode or when the RELOAD bit is set." />
      <BitField start="26" size="1" name="PECBYTE" description="Packet error checking byte This bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE=0. Note: Writing 0 to this bit has no effect. This bit has no effect when RELOAD is set. This bit has no effect is slave mode when SBC=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x8" size="0" name="OAR1" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="OA1" description="Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bits 9:8 of address Note: These bits can be written only when OA1EN=0. OA1[7:1]: Interface address Bits 7:1 of address Note: These bits can be written only when OA1EN=0. OA1[0]: Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bit 0 of address Note: This bit can be written only when OA1EN=0." />
      <BitField start="10" size="1" name="OA1MODE" description="Own Address 1 10-bit mode Note: This bit can be written only when OA1EN=0." />
      <BitField start="15" size="1" name="OA1EN" description="Own Address 1 enable" />
    </Register>
    <Register start="+0xC" size="0" name="OAR2" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="7" name="OA2" description="Interface address bits 7:1 of address Note: These bits can be written only when OA2EN=0." />
      <BitField start="8" size="3" name="OA2MSK" description="Own Address 2 masks Note: These bits can be written only when OA2EN=0. As soon as OA2MSK is not equal to 0, the reserved I2C addresses (0b0000xxx and 0b1111xxx) are not acknowledged even if the comparison matches." />
      <BitField start="15" size="1" name="OA2EN" description="Own Address 2 enable" />
    </Register>
    <Register start="+0x10" size="0" name="TIMINGR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCLL" description="SCL low period (master mode) This field is used to generate the SCL low period in master mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also used to generate tBUF and tSU:STA timings." />
      <BitField start="8" size="8" name="SCLH" description="SCL high period (master mode) This field is used to generate the SCL high period in master mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also used to generate tSU:STO and tHD:STA timing." />
      <BitField start="16" size="4" name="SDADEL" description="Data hold time This field is used to generate the delay tSDADEL between SCL falling edge and SDA edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSDADEL. tSDADEL= SDADEL x tPRESC Note: SDADEL is used to generate tHD:DAT timing." />
      <BitField start="20" size="4" name="SCLDEL" description="Data setup time This field is used to generate a delay tSCLDEL between SDA edge and SCL rising edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSCLDEL. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL is used to generate tSU:DAT timing." />
      <BitField start="28" size="4" name="PRESC" description="Timing prescaler This field is used to prescale I2CCLK in order to generate the clock period tPRESC used for data setup and hold counters (refer to I2C timings on page9) and for SCL high and low level counters (refer to I2C master initialization on page24). tPRESC = (PRESC+1) x tI2CCLK" />
    </Register>
    <Register start="+0x14" size="0" name="TIMEOUTR" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="TIMEOUTA" description="Bus Timeout A This field is used to configure: The SCL low timeout condition tTIMEOUT when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK The bus idle condition (both SCL and SDA high) when TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These bits can be written only when TIMOUTEN=0." />
      <BitField start="12" size="1" name="TIDLE" description="Idle clock timeout detection Note: This bit can be written only when TIMOUTEN=0." />
      <BitField start="15" size="1" name="TIMOUTEN" description="Clock timeout enable" />
      <BitField start="16" size="12" name="TIMEOUTB" description="Bus timeout B This field is used to configure the cumulative clock extension timeout: In master mode, the master cumulative clock low extend time (tLOW:MEXT) is detected In slave mode, the slave cumulative clock low extend time (tLOW:SEXT) is detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK Note: These bits can be written only when TEXTEN=0." />
      <BitField start="31" size="1" name="TEXTEN" description="Extended clock timeout enable" />
    </Register>
    <Register start="+0x18" size="0" name="ISR" access="Read/Write" description="Access: No wait states" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXE" description="Transmit data register empty (transmitters) This bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software in order to flush the transmit data register I2C_TXDR. Note: This bit is set by hardware when PE=0." />
      <BitField start="1" size="1" name="TXIS" description="Transmit interrupt status (transmitters) This bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software when NOSTRETCH=1 only, in order to generate a TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN=1). Note: This bit is cleared by hardware when PE=0." />
      <BitField start="2" size="1" name="RXNE" description="Receive data register not empty (receivers) This bit is set by hardware when the received data is copied into the I2C_RXDR register, and is ready to be read. It is cleared when I2C_RXDR is read. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="3" size="1" name="ADDR" description="Address matched (slave mode) This bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting ADDRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="4" size="1" name="NACKF" description="Not Acknowledge received flag This flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="5" size="1" name="STOPF" description="Stop detection flag This flag is set by hardware when a Stop condition is detected on the bus and the peripheral is involved in this transfer: either as a master, provided that the STOP condition is generated by the peripheral. or as a slave, provided that the peripheral has been addressed previously during this transfer. It is cleared by software by setting the STOPCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="6" size="1" name="TC" description="Transfer Complete (master mode) This flag is set by hardware when RELOAD=0, AUTOEND=0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="7" size="1" name="TCR" description="Transfer Complete Reload This flag is set by hardware when RELOAD=1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value. Note: This bit is cleared by hardware when PE=0. This flag is only for master mode, or for slave mode when the SBC bit is set." />
      <BitField start="8" size="1" name="BERR" description="Bus error This flag is set by hardware when a misplaced Start or Stop condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting BERRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="9" size="1" name="ARLO" description="Arbitration lost This flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="10" size="1" name="OVR" description="Overrun/Underrun (slave mode) This flag is set by hardware in slave mode with NOSTRETCH=1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="11" size="1" name="PECERR" description="PEC Error in reception This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMEOUT" description="Timeout or tLOW detection flag This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="13" size="1" name="ALERT" description="SMBus alert This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and a SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="15" size="1" name="BUSY" description="Bus busy This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected. It is cleared by hardware when a Stop condition is detected, or when PE=0." />
      <BitField start="16" size="1" name="DIR" description="Transfer direction (Slave mode) This flag is updated when an address match event occurs (ADDR=1)." />
      <BitField start="17" size="7" name="ADDCODE" description="Address match code (Slave mode) These bits are updated with the received address when an address match event occurs (ADDR = 1). In the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the 2 MSBs of the address." />
    </Register>
    <Register start="+0x1C" size="0" name="ICR" access="WriteOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="ADDRCF" description="Address matched flag clear Writing 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears the START bit in the I2C_CR2 register." />
      <BitField start="4" size="1" name="NACKCF" description="Not Acknowledge flag clear Writing 1 to this bit clears the ACKF flag in I2C_ISR register." />
      <BitField start="5" size="1" name="STOPCF" description="Stop detection flag clear Writing 1 to this bit clears the STOPF flag in the I2C_ISR register." />
      <BitField start="8" size="1" name="BERRCF" description="Bus error flag clear Writing 1 to this bit clears the BERRF flag in the I2C_ISR register." />
      <BitField start="9" size="1" name="ARLOCF" description="Arbitration Lost flag clear Writing 1 to this bit clears the ARLO flag in the I2C_ISR register." />
      <BitField start="10" size="1" name="OVRCF" description="Overrun/Underrun flag clear Writing 1 to this bit clears the OVR flag in the I2C_ISR register." />
      <BitField start="11" size="1" name="PECCF" description="PEC Error flag clear Writing 1 to this bit clears the PECERR flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMOUTCF" description="Timeout detection flag clear Writing 1 to this bit clears the TIMEOUT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="13" size="1" name="ALERTCF" description="Alert flag clear Writing 1 to this bit clears the ALERT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x20" size="0" name="PECR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PEC" description="Packet error checking register This field contains the internal PEC when PECEN=1. The PEC is cleared by hardware when PE=0." />
    </Register>
    <Register start="+0x24" size="0" name="RXDR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXDATA" description="8-bit receive data Data byte received from the I2C bus." />
    </Register>
    <Register start="+0x28" size="0" name="TXDR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXDATA" description="8-bit transmit data Data byte to be transmitted to the I2C bus. Note: These bits can be written only when TXE=1." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C4" start="0x58001C00" description="I2C">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="Peripheral enable Note: When PE=0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least 3 APB clock cycles." />
      <BitField start="1" size="1" name="TXIE" description="TX Interrupt enable" />
      <BitField start="2" size="1" name="RXIE" description="RX Interrupt enable" />
      <BitField start="3" size="1" name="ADDRIE" description="Address match Interrupt enable (slave only)" />
      <BitField start="4" size="1" name="NACKIE" description="Not acknowledge received Interrupt enable" />
      <BitField start="5" size="1" name="STOPIE" description="STOP detection Interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transfer Complete interrupt enable Note: Any of these events will generate an interrupt: Transfer Complete (TC) Transfer Complete Reload (TCR)" />
      <BitField start="7" size="1" name="ERRIE" description="Error interrupts enable Note: Any of these errors generate an interrupt: Arbitration Loss (ARLO) Bus Error detection (BERR) Overrun/Underrun (OVR) Timeout detection (TIMEOUT) PEC error detection (PECERR) Alert pin event detection (ALERT)" />
      <BitField start="8" size="4" name="DNF" description="Digital noise filter These bits are used to configure the digital noise filter on SDA and SCL input. The digital filter will filter spikes with a length of up to DNF[3:0] * tI2CCLK ... Note: If the analog filter is also enabled, the digital filter is added to the analog filter. This filter can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="12" size="1" name="ANFOFF" description="Analog noise filter OFF Note: This bit can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="14" size="1" name="TXDMAEN" description="DMA transmission requests enable" />
      <BitField start="15" size="1" name="RXDMAEN" description="DMA reception requests enable" />
      <BitField start="16" size="1" name="SBC" description="Slave byte control This bit is used to enable hardware byte control in slave mode." />
      <BitField start="17" size="1" name="NOSTRETCH" description="Clock stretching disable This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode. Note: This bit can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="18" size="1" name="WUPEN" description="Wakeup from Stop mode enable Note: If the Wakeup from Stop mode feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation. Note: WUPEN can be set only when DNF = 0000" />
      <BitField start="19" size="1" name="GCEN" description="General call enable" />
      <BitField start="20" size="1" name="SMBHEN" description="SMBus Host address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="21" size="1" name="SMBDEN" description="SMBus Device Default address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="22" size="1" name="ALERTEN" description="SMBus alert enable Device mode (SMBHEN=0): Host mode (SMBHEN=1): Note: When ALERTEN=0, the SMBA pin can be used as a standard GPIO. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="23" size="1" name="PECEN" description="PEC enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SADD0" description="Slave address bit 0 (master mode) In 7-bit addressing mode (ADD10 = 0): This bit is dont care In 10-bit addressing mode (ADD10 = 1): This bit should be written with bit 0 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="1" size="1" name="SADD1" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="2" size="1" name="SADD2" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="3" size="1" name="SADD3" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="4" size="1" name="SADD4" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="5" size="1" name="SADD5" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="6" size="1" name="SADD6" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="7" size="1" name="SADD7" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="8" size="1" name="SADD8" description="Slave address bit 9:8 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits are dont care In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 9:8 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="9" size="1" name="SADD9" description="Slave address bit 9:8 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits are dont care In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 9:8 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="10" size="1" name="RD_WRN" description="Transfer direction (master mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="11" size="1" name="ADD10" description="10-bit addressing mode (master mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="12" size="1" name="HEAD10R" description="10-bit address header only read direction (master receiver mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="13" size="1" name="START" description="Start generation This bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing 1 to the ADDRCF bit in the I2C_ICR register. If the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated Start condition when RELOAD=0, after the end of the NBYTES transfer. Otherwise setting this bit will generate a START condition once the bus is free. Note: Writing 0 to this bit has no effect. The START bit can be set even if the bus is BUSY or I2C is in slave mode. This bit has no effect when RELOAD is set." />
      <BitField start="14" size="1" name="STOP" description="Stop generation (master mode) The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE = 0. In Master Mode: Note: Writing 0 to this bit has no effect." />
      <BitField start="15" size="1" name="NACK" description="NACK generation (slave mode) The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. Note: Writing 0 to this bit has no effect. This bit is used in slave mode only: in master receiver mode, NACK is automatically generated after last byte preceding STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in slave receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value." />
      <BitField start="16" size="8" name="NBYTES" description="Number of bytes The number of bytes to be transmitted/received is programmed there. This field is dont care in slave mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="24" size="1" name="RELOAD" description="NBYTES reload mode This bit is set and cleared by software." />
      <BitField start="25" size="1" name="AUTOEND" description="Automatic end mode (master mode) This bit is set and cleared by software. Note: This bit has no effect in slave mode or when the RELOAD bit is set." />
      <BitField start="26" size="1" name="PECBYTE" description="Packet error checking byte This bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE=0. Note: Writing 0 to this bit has no effect. This bit has no effect when RELOAD is set. This bit has no effect is slave mode when SBC=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x8" size="0" name="OAR1" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="OA1" description="Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bits 9:8 of address Note: These bits can be written only when OA1EN=0. OA1[7:1]: Interface address Bits 7:1 of address Note: These bits can be written only when OA1EN=0. OA1[0]: Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bit 0 of address Note: This bit can be written only when OA1EN=0." />
      <BitField start="10" size="1" name="OA1MODE" description="Own Address 1 10-bit mode Note: This bit can be written only when OA1EN=0." />
      <BitField start="15" size="1" name="OA1EN" description="Own Address 1 enable" />
    </Register>
    <Register start="+0xC" size="0" name="OAR2" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="7" name="OA2" description="Interface address bits 7:1 of address Note: These bits can be written only when OA2EN=0." />
      <BitField start="8" size="3" name="OA2MSK" description="Own Address 2 masks Note: These bits can be written only when OA2EN=0. As soon as OA2MSK is not equal to 0, the reserved I2C addresses (0b0000xxx and 0b1111xxx) are not acknowledged even if the comparison matches." />
      <BitField start="15" size="1" name="OA2EN" description="Own Address 2 enable" />
    </Register>
    <Register start="+0x10" size="0" name="TIMINGR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCLL" description="SCL low period (master mode) This field is used to generate the SCL low period in master mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also used to generate tBUF and tSU:STA timings." />
      <BitField start="8" size="8" name="SCLH" description="SCL high period (master mode) This field is used to generate the SCL high period in master mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also used to generate tSU:STO and tHD:STA timing." />
      <BitField start="16" size="4" name="SDADEL" description="Data hold time This field is used to generate the delay tSDADEL between SCL falling edge and SDA edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSDADEL. tSDADEL= SDADEL x tPRESC Note: SDADEL is used to generate tHD:DAT timing." />
      <BitField start="20" size="4" name="SCLDEL" description="Data setup time This field is used to generate a delay tSCLDEL between SDA edge and SCL rising edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSCLDEL. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL is used to generate tSU:DAT timing." />
      <BitField start="28" size="4" name="PRESC" description="Timing prescaler This field is used to prescale I2CCLK in order to generate the clock period tPRESC used for data setup and hold counters (refer to I2C timings on page9) and for SCL high and low level counters (refer to I2C master initialization on page24). tPRESC = (PRESC+1) x tI2CCLK" />
    </Register>
    <Register start="+0x14" size="0" name="TIMEOUTR" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="TIMEOUTA" description="Bus Timeout A This field is used to configure: The SCL low timeout condition tTIMEOUT when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK The bus idle condition (both SCL and SDA high) when TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These bits can be written only when TIMOUTEN=0." />
      <BitField start="12" size="1" name="TIDLE" description="Idle clock timeout detection Note: This bit can be written only when TIMOUTEN=0." />
      <BitField start="15" size="1" name="TIMOUTEN" description="Clock timeout enable" />
      <BitField start="16" size="12" name="TIMEOUTB" description="Bus timeout B This field is used to configure the cumulative clock extension timeout: In master mode, the master cumulative clock low extend time (tLOW:MEXT) is detected In slave mode, the slave cumulative clock low extend time (tLOW:SEXT) is detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK Note: These bits can be written only when TEXTEN=0." />
      <BitField start="31" size="1" name="TEXTEN" description="Extended clock timeout enable" />
    </Register>
    <Register start="+0x18" size="0" name="ISR" access="Read/Write" description="Access: No wait states" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXE" description="Transmit data register empty (transmitters) This bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software in order to flush the transmit data register I2C_TXDR. Note: This bit is set by hardware when PE=0." />
      <BitField start="1" size="1" name="TXIS" description="Transmit interrupt status (transmitters) This bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software when NOSTRETCH=1 only, in order to generate a TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN=1). Note: This bit is cleared by hardware when PE=0." />
      <BitField start="2" size="1" name="RXNE" description="Receive data register not empty (receivers) This bit is set by hardware when the received data is copied into the I2C_RXDR register, and is ready to be read. It is cleared when I2C_RXDR is read. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="3" size="1" name="ADDR" description="Address matched (slave mode) This bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting ADDRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="4" size="1" name="NACKF" description="Not Acknowledge received flag This flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="5" size="1" name="STOPF" description="Stop detection flag This flag is set by hardware when a Stop condition is detected on the bus and the peripheral is involved in this transfer: either as a master, provided that the STOP condition is generated by the peripheral. or as a slave, provided that the peripheral has been addressed previously during this transfer. It is cleared by software by setting the STOPCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="6" size="1" name="TC" description="Transfer Complete (master mode) This flag is set by hardware when RELOAD=0, AUTOEND=0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="7" size="1" name="TCR" description="Transfer Complete Reload This flag is set by hardware when RELOAD=1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value. Note: This bit is cleared by hardware when PE=0. This flag is only for master mode, or for slave mode when the SBC bit is set." />
      <BitField start="8" size="1" name="BERR" description="Bus error This flag is set by hardware when a misplaced Start or Stop condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting BERRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="9" size="1" name="ARLO" description="Arbitration lost This flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="10" size="1" name="OVR" description="Overrun/Underrun (slave mode) This flag is set by hardware in slave mode with NOSTRETCH=1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="11" size="1" name="PECERR" description="PEC Error in reception This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMEOUT" description="Timeout or tLOW detection flag This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="13" size="1" name="ALERT" description="SMBus alert This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and a SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="15" size="1" name="BUSY" description="Bus busy This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected. It is cleared by hardware when a Stop condition is detected, or when PE=0." />
      <BitField start="16" size="1" name="DIR" description="Transfer direction (Slave mode) This flag is updated when an address match event occurs (ADDR=1)." />
      <BitField start="17" size="7" name="ADDCODE" description="Address match code (Slave mode) These bits are updated with the received address when an address match event occurs (ADDR = 1). In the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the 2 MSBs of the address." />
    </Register>
    <Register start="+0x1C" size="0" name="ICR" access="WriteOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="ADDRCF" description="Address matched flag clear Writing 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears the START bit in the I2C_CR2 register." />
      <BitField start="4" size="1" name="NACKCF" description="Not Acknowledge flag clear Writing 1 to this bit clears the ACKF flag in I2C_ISR register." />
      <BitField start="5" size="1" name="STOPCF" description="Stop detection flag clear Writing 1 to this bit clears the STOPF flag in the I2C_ISR register." />
      <BitField start="8" size="1" name="BERRCF" description="Bus error flag clear Writing 1 to this bit clears the BERRF flag in the I2C_ISR register." />
      <BitField start="9" size="1" name="ARLOCF" description="Arbitration Lost flag clear Writing 1 to this bit clears the ARLO flag in the I2C_ISR register." />
      <BitField start="10" size="1" name="OVRCF" description="Overrun/Underrun flag clear Writing 1 to this bit clears the OVR flag in the I2C_ISR register." />
      <BitField start="11" size="1" name="PECCF" description="PEC Error flag clear Writing 1 to this bit clears the PECERR flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMOUTCF" description="Timeout detection flag clear Writing 1 to this bit clears the TIMEOUT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="13" size="1" name="ALERTCF" description="Alert flag clear Writing 1 to this bit clears the ALERT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x20" size="0" name="PECR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PEC" description="Packet error checking register This field contains the internal PEC when PECEN=1. The PEC is cleared by hardware when PE=0." />
    </Register>
    <Register start="+0x24" size="0" name="RXDR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXDATA" description="8-bit receive data Data byte received from the I2C bus." />
    </Register>
    <Register start="+0x28" size="0" name="TXDR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXDATA" description="8-bit transmit data Data byte to be transmitted to the I2C bus. Note: These bits can be written only when TXE=1." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C5" start="0x40006400" description="I2C">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="Peripheral enable Note: When PE=0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least 3 APB clock cycles." />
      <BitField start="1" size="1" name="TXIE" description="TX Interrupt enable" />
      <BitField start="2" size="1" name="RXIE" description="RX Interrupt enable" />
      <BitField start="3" size="1" name="ADDRIE" description="Address match Interrupt enable (slave only)" />
      <BitField start="4" size="1" name="NACKIE" description="Not acknowledge received Interrupt enable" />
      <BitField start="5" size="1" name="STOPIE" description="STOP detection Interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transfer Complete interrupt enable Note: Any of these events will generate an interrupt: Transfer Complete (TC) Transfer Complete Reload (TCR)" />
      <BitField start="7" size="1" name="ERRIE" description="Error interrupts enable Note: Any of these errors generate an interrupt: Arbitration Loss (ARLO) Bus Error detection (BERR) Overrun/Underrun (OVR) Timeout detection (TIMEOUT) PEC error detection (PECERR) Alert pin event detection (ALERT)" />
      <BitField start="8" size="4" name="DNF" description="Digital noise filter These bits are used to configure the digital noise filter on SDA and SCL input. The digital filter will filter spikes with a length of up to DNF[3:0] * tI2CCLK ... Note: If the analog filter is also enabled, the digital filter is added to the analog filter. This filter can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="12" size="1" name="ANFOFF" description="Analog noise filter OFF Note: This bit can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="14" size="1" name="TXDMAEN" description="DMA transmission requests enable" />
      <BitField start="15" size="1" name="RXDMAEN" description="DMA reception requests enable" />
      <BitField start="16" size="1" name="SBC" description="Slave byte control This bit is used to enable hardware byte control in slave mode." />
      <BitField start="17" size="1" name="NOSTRETCH" description="Clock stretching disable This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode. Note: This bit can only be programmed when the I2C is disabled (PE = 0)." />
      <BitField start="18" size="1" name="WUPEN" description="Wakeup from Stop mode enable Note: If the Wakeup from Stop mode feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation. Note: WUPEN can be set only when DNF = 0000" />
      <BitField start="19" size="1" name="GCEN" description="General call enable" />
      <BitField start="20" size="1" name="SMBHEN" description="SMBus Host address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="21" size="1" name="SMBDEN" description="SMBus Device Default address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="22" size="1" name="ALERTEN" description="SMBus alert enable Device mode (SMBHEN=0): Host mode (SMBHEN=1): Note: When ALERTEN=0, the SMBA pin can be used as a standard GPIO. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="23" size="1" name="PECEN" description="PEC enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SADD0" description="Slave address bit 0 (master mode) In 7-bit addressing mode (ADD10 = 0): This bit is dont care In 10-bit addressing mode (ADD10 = 1): This bit should be written with bit 0 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="1" size="1" name="SADD1" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="2" size="1" name="SADD2" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="3" size="1" name="SADD3" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="4" size="1" name="SADD4" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="5" size="1" name="SADD5" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="6" size="1" name="SADD6" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="7" size="1" name="SADD7" description="Slave address bit 7:1 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits should be written with the 7-bit slave address to be sent In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 7:1 of the slave address to be sent. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="8" size="1" name="SADD8" description="Slave address bit 9:8 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits are dont care In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 9:8 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="9" size="1" name="SADD9" description="Slave address bit 9:8 (master mode) In 7-bit addressing mode (ADD10 = 0): These bits are dont care In 10-bit addressing mode (ADD10 = 1): These bits should be written with bits 9:8 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="10" size="1" name="RD_WRN" description="Transfer direction (master mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="11" size="1" name="ADD10" description="10-bit addressing mode (master mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="12" size="1" name="HEAD10R" description="10-bit address header only read direction (master receiver mode) Note: Changing this bit when the START bit is set is not allowed." />
      <BitField start="13" size="1" name="START" description="Start generation This bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing 1 to the ADDRCF bit in the I2C_ICR register. If the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated Start condition when RELOAD=0, after the end of the NBYTES transfer. Otherwise setting this bit will generate a START condition once the bus is free. Note: Writing 0 to this bit has no effect. The START bit can be set even if the bus is BUSY or I2C is in slave mode. This bit has no effect when RELOAD is set." />
      <BitField start="14" size="1" name="STOP" description="Stop generation (master mode) The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE = 0. In Master Mode: Note: Writing 0 to this bit has no effect." />
      <BitField start="15" size="1" name="NACK" description="NACK generation (slave mode) The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. Note: Writing 0 to this bit has no effect. This bit is used in slave mode only: in master receiver mode, NACK is automatically generated after last byte preceding STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in slave receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value." />
      <BitField start="16" size="8" name="NBYTES" description="Number of bytes The number of bytes to be transmitted/received is programmed there. This field is dont care in slave mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed." />
      <BitField start="24" size="1" name="RELOAD" description="NBYTES reload mode This bit is set and cleared by software." />
      <BitField start="25" size="1" name="AUTOEND" description="Automatic end mode (master mode) This bit is set and cleared by software. Note: This bit has no effect in slave mode or when the RELOAD bit is set." />
      <BitField start="26" size="1" name="PECBYTE" description="Packet error checking byte This bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE=0. Note: Writing 0 to this bit has no effect. This bit has no effect when RELOAD is set. This bit has no effect is slave mode when SBC=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x8" size="0" name="OAR1" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="OA1" description="Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bits 9:8 of address Note: These bits can be written only when OA1EN=0. OA1[7:1]: Interface address Bits 7:1 of address Note: These bits can be written only when OA1EN=0. OA1[0]: Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bit 0 of address Note: This bit can be written only when OA1EN=0." />
      <BitField start="10" size="1" name="OA1MODE" description="Own Address 1 10-bit mode Note: This bit can be written only when OA1EN=0." />
      <BitField start="15" size="1" name="OA1EN" description="Own Address 1 enable" />
    </Register>
    <Register start="+0xC" size="0" name="OAR2" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="7" name="OA2" description="Interface address bits 7:1 of address Note: These bits can be written only when OA2EN=0." />
      <BitField start="8" size="3" name="OA2MSK" description="Own Address 2 masks Note: These bits can be written only when OA2EN=0. As soon as OA2MSK is not equal to 0, the reserved I2C addresses (0b0000xxx and 0b1111xxx) are not acknowledged even if the comparison matches." />
      <BitField start="15" size="1" name="OA2EN" description="Own Address 2 enable" />
    </Register>
    <Register start="+0x10" size="0" name="TIMINGR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCLL" description="SCL low period (master mode) This field is used to generate the SCL low period in master mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also used to generate tBUF and tSU:STA timings." />
      <BitField start="8" size="8" name="SCLH" description="SCL high period (master mode) This field is used to generate the SCL high period in master mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also used to generate tSU:STO and tHD:STA timing." />
      <BitField start="16" size="4" name="SDADEL" description="Data hold time This field is used to generate the delay tSDADEL between SCL falling edge and SDA edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSDADEL. tSDADEL= SDADEL x tPRESC Note: SDADEL is used to generate tHD:DAT timing." />
      <BitField start="20" size="4" name="SCLDEL" description="Data setup time This field is used to generate a delay tSCLDEL between SDA edge and SCL rising edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSCLDEL. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL is used to generate tSU:DAT timing." />
      <BitField start="28" size="4" name="PRESC" description="Timing prescaler This field is used to prescale I2CCLK in order to generate the clock period tPRESC used for data setup and hold counters (refer to I2C timings on page9) and for SCL high and low level counters (refer to I2C master initialization on page24). tPRESC = (PRESC+1) x tI2CCLK" />
    </Register>
    <Register start="+0x14" size="0" name="TIMEOUTR" access="Read/Write" description="Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="TIMEOUTA" description="Bus Timeout A This field is used to configure: The SCL low timeout condition tTIMEOUT when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK The bus idle condition (both SCL and SDA high) when TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These bits can be written only when TIMOUTEN=0." />
      <BitField start="12" size="1" name="TIDLE" description="Idle clock timeout detection Note: This bit can be written only when TIMOUTEN=0." />
      <BitField start="15" size="1" name="TIMOUTEN" description="Clock timeout enable" />
      <BitField start="16" size="12" name="TIMEOUTB" description="Bus timeout B This field is used to configure the cumulative clock extension timeout: In master mode, the master cumulative clock low extend time (tLOW:MEXT) is detected In slave mode, the slave cumulative clock low extend time (tLOW:SEXT) is detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK Note: These bits can be written only when TEXTEN=0." />
      <BitField start="31" size="1" name="TEXTEN" description="Extended clock timeout enable" />
    </Register>
    <Register start="+0x18" size="0" name="ISR" access="Read/Write" description="Access: No wait states" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXE" description="Transmit data register empty (transmitters) This bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software in order to flush the transmit data register I2C_TXDR. Note: This bit is set by hardware when PE=0." />
      <BitField start="1" size="1" name="TXIS" description="Transmit interrupt status (transmitters) This bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software when NOSTRETCH=1 only, in order to generate a TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN=1). Note: This bit is cleared by hardware when PE=0." />
      <BitField start="2" size="1" name="RXNE" description="Receive data register not empty (receivers) This bit is set by hardware when the received data is copied into the I2C_RXDR register, and is ready to be read. It is cleared when I2C_RXDR is read. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="3" size="1" name="ADDR" description="Address matched (slave mode) This bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting ADDRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="4" size="1" name="NACKF" description="Not Acknowledge received flag This flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="5" size="1" name="STOPF" description="Stop detection flag This flag is set by hardware when a Stop condition is detected on the bus and the peripheral is involved in this transfer: either as a master, provided that the STOP condition is generated by the peripheral. or as a slave, provided that the peripheral has been addressed previously during this transfer. It is cleared by software by setting the STOPCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="6" size="1" name="TC" description="Transfer Complete (master mode) This flag is set by hardware when RELOAD=0, AUTOEND=0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="7" size="1" name="TCR" description="Transfer Complete Reload This flag is set by hardware when RELOAD=1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value. Note: This bit is cleared by hardware when PE=0. This flag is only for master mode, or for slave mode when the SBC bit is set." />
      <BitField start="8" size="1" name="BERR" description="Bus error This flag is set by hardware when a misplaced Start or Stop condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting BERRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="9" size="1" name="ARLO" description="Arbitration lost This flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="10" size="1" name="OVR" description="Overrun/Underrun (slave mode) This flag is set by hardware in slave mode with NOSTRETCH=1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit. Note: This bit is cleared by hardware when PE=0." />
      <BitField start="11" size="1" name="PECERR" description="PEC Error in reception This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMEOUT" description="Timeout or tLOW detection flag This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="13" size="1" name="ALERT" description="SMBus alert This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and a SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="15" size="1" name="BUSY" description="Bus busy This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected. It is cleared by hardware when a Stop condition is detected, or when PE=0." />
      <BitField start="16" size="1" name="DIR" description="Transfer direction (Slave mode) This flag is updated when an address match event occurs (ADDR=1)." />
      <BitField start="17" size="7" name="ADDCODE" description="Address match code (Slave mode) These bits are updated with the received address when an address match event occurs (ADDR = 1). In the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the 2 MSBs of the address." />
    </Register>
    <Register start="+0x1C" size="0" name="ICR" access="WriteOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="ADDRCF" description="Address matched flag clear Writing 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears the START bit in the I2C_CR2 register." />
      <BitField start="4" size="1" name="NACKCF" description="Not Acknowledge flag clear Writing 1 to this bit clears the ACKF flag in I2C_ISR register." />
      <BitField start="5" size="1" name="STOPCF" description="Stop detection flag clear Writing 1 to this bit clears the STOPF flag in the I2C_ISR register." />
      <BitField start="8" size="1" name="BERRCF" description="Bus error flag clear Writing 1 to this bit clears the BERRF flag in the I2C_ISR register." />
      <BitField start="9" size="1" name="ARLOCF" description="Arbitration Lost flag clear Writing 1 to this bit clears the ARLO flag in the I2C_ISR register." />
      <BitField start="10" size="1" name="OVRCF" description="Overrun/Underrun flag clear Writing 1 to this bit clears the OVR flag in the I2C_ISR register." />
      <BitField start="11" size="1" name="PECCF" description="PEC Error flag clear Writing 1 to this bit clears the PECERR flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMOUTCF" description="Timeout detection flag clear Writing 1 to this bit clears the TIMEOUT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
      <BitField start="13" size="1" name="ALERTCF" description="Alert flag clear Writing 1 to this bit clears the ALERT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x20" size="0" name="PECR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PEC" description="Packet error checking register This field contains the internal PEC when PECEN=1. The PEC is cleared by hardware when PE=0." />
    </Register>
    <Register start="+0x24" size="0" name="RXDR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXDATA" description="8-bit receive data Data byte received from the I2C bus." />
    </Register>
    <Register start="+0x28" size="0" name="TXDR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXDATA" description="8-bit transmit data Data byte to be transmitted to the I2C bus. Note: These bits can be written only when TXE=1." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="IWDG1" start="0x58004800" description="IWDG">
    <Register start="+0x0" size="0" name="KR" access="WriteOnly" description="Key register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="KEY" description="Key value (write only, read 0x0000) These bits must be written by software at regular intervals with the key value 0xAAAA, otherwise the watchdog generates a reset when the counter reaches 0. Writing the key value 0x5555 to enable access to the IWDG_PR, IWDG_RLR and IWDG_WINR registers (see Section23.3.6: Register access protection) Writing the key value CCCCh starts the watchdog (except if the hardware watchdog option is selected)" />
    </Register>
    <Register start="+0x4" size="0" name="PR" access="Read/Write" description="Prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PR" description="Prescaler divider These bits are write access protected see Section23.3.6: Register access protection. They are written by software to select the prescaler divider feeding the counter clock. PVU bit of IWDG_SR must be reset in order to be able to change the prescaler divider. Note: Reading this register returns the prescaler value from the VDD voltage domain. This value may not be up to date/valid if a write operation to this register is ongoing. For this reason the value read from this register is valid only when the PVU bit in the IWDG_SR register is reset." />
    </Register>
    <Register start="+0x8" size="0" name="RLR" access="Read/Write" description="Reload register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="RL" description="Watchdog counter reload value These bits are write access protected see Section23.3.6. They are written by software to define the value to be loaded in the watchdog counter each time the value 0xAAAA is written in the IWDG_KR register. The watchdog counter counts down from this value. The timeout period is a function of this value and the clock prescaler. Refer to the datasheet for the timeout information. The RVU bit in the IWDG_SR register must be reset in order to be able to change the reload value. Note: Reading this register returns the reload value from the VDD voltage domain. This value may not be up to date/valid if a write operation to this register is ongoing on this register. For this reason the value read from this register is valid only when the RVU bit in the IWDG_SR register is reset." />
    </Register>
    <Register start="+0xC" size="0" name="SR" access="ReadOnly" description="Status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PVU" description="Watchdog prescaler value update This bit is set by hardware to indicate that an update of the prescaler value is ongoing. It is reset by hardware when the prescaler update operation is completed in the VDD voltage domain (takes up to 5 RC 40 kHz cycles). Prescaler value can be updated only when PVU bit is reset." />
      <BitField start="1" size="1" name="RVU" description="Watchdog counter reload value update This bit is set by hardware to indicate that an update of the reload value is ongoing. It is reset by hardware when the reload value update operation is completed in the VDD voltage domain (takes up to 5 RC 40 kHz cycles). Reload value can be updated only when RVU bit is reset." />
      <BitField start="2" size="1" name="WVU" description="Watchdog counter window value update This bit is set by hardware to indicate that an update of the window value is ongoing. It is reset by hardware when the reload value update operation is completed in the VDD voltage domain (takes up to 5 RC 40 kHz cycles). Window value can be updated only when WVU bit is reset. This bit is generated only if generic window = 1" />
    </Register>
    <Register start="+0x10" size="0" name="WINR" access="Read/Write" description="Window register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="WIN" description="Watchdog counter window value These bits are write access protected see Section23.3.6. These bits contain the high limit of the window value to be compared to the downcounter. To prevent a reset, the downcounter must be reloaded when its value is lower than the window register value and greater than 0x0 The WVU bit in the IWDG_SR register must be reset in order to be able to change the reload value. Note: Reading this register returns the reload value from the VDD voltage domain. This value may not be valid if a write operation to this register is ongoing. For this reason the value read from this register is valid only when the WVU bit in the IWDG_SR register is reset." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTIM1" start="0x40002400" description="Low power timer">
    <Register start="+0x0" size="0" name="ISR" access="ReadOnly" description="Interrupt and Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPM" description="Compare match" />
      <BitField start="1" size="1" name="ARRM" description="Autoreload match" />
      <BitField start="2" size="1" name="EXTTRIG" description="External trigger edge event" />
      <BitField start="3" size="1" name="CMPOK" description="Compare register update OK" />
      <BitField start="4" size="1" name="ARROK" description="Autoreload register update OK" />
      <BitField start="5" size="1" name="UP" description="Counter direction change down to up" />
      <BitField start="6" size="1" name="DOWN" description="Counter direction change up to down" />
    </Register>
    <Register start="+0x4" size="0" name="ICR" access="WriteOnly" description="Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPMCF" description="compare match Clear Flag" />
      <BitField start="1" size="1" name="ARRMCF" description="Autoreload match Clear Flag" />
      <BitField start="2" size="1" name="EXTTRIGCF" description="External trigger valid edge Clear Flag" />
      <BitField start="3" size="1" name="CMPOKCF" description="Compare register update OK Clear Flag" />
      <BitField start="4" size="1" name="ARROKCF" description="Autoreload register update OK Clear Flag" />
      <BitField start="5" size="1" name="UPCF" description="Direction change to UP Clear Flag" />
      <BitField start="6" size="1" name="DOWNCF" description="Direction change to down Clear Flag" />
    </Register>
    <Register start="+0x8" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPMIE" description="Compare match Interrupt Enable" />
      <BitField start="1" size="1" name="ARRMIE" description="Autoreload match Interrupt Enable" />
      <BitField start="2" size="1" name="EXTTRIGIE" description="External trigger valid edge Interrupt Enable" />
      <BitField start="3" size="1" name="CMPOKIE" description="Compare register update OK Interrupt Enable" />
      <BitField start="4" size="1" name="ARROKIE" description="Autoreload register update OK Interrupt Enable" />
      <BitField start="5" size="1" name="UPIE" description="Direction change to UP Interrupt Enable" />
      <BitField start="6" size="1" name="DOWNIE" description="Direction change to down Interrupt Enable" />
    </Register>
    <Register start="+0xC" size="0" name="CFGR" access="Read/Write" description="Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CKSEL" description="Clock selector" />
      <BitField start="1" size="2" name="CKPOL" description="Clock Polarity" />
      <BitField start="3" size="2" name="CKFLT" description="Configurable digital filter for external clock" />
      <BitField start="6" size="2" name="TRGFLT" description="Configurable digital filter for trigger" />
      <BitField start="9" size="3" name="PRESC" description="Clock prescaler" />
      <BitField start="13" size="3" name="TRIGSEL" description="Trigger selector" />
      <BitField start="17" size="2" name="TRIGEN" description="Trigger enable and polarity" />
      <BitField start="19" size="1" name="TIMOUT" description="Timeout enable" />
      <BitField start="20" size="1" name="WAVE" description="Waveform shape" />
      <BitField start="21" size="1" name="WAVPOL" description="Waveform shape polarity" />
      <BitField start="22" size="1" name="PRELOAD" description="Registers update mode" />
      <BitField start="23" size="1" name="COUNTMODE" description="counter mode enabled" />
      <BitField start="24" size="1" name="ENC" description="Encoder mode enable" />
    </Register>
    <Register start="+0x10" size="0" name="CR" access="Read/Write" description="Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="LPTIM Enable" />
      <BitField start="1" size="1" name="SNGSTRT" description="LPTIM start in single mode" />
      <BitField start="2" size="1" name="CNTSTRT" description="Timer start in continuous mode" />
      <BitField start="3" size="1" name="COUNTRST" description="Counter reset" />
      <BitField start="4" size="1" name="RSTARE" description="Reset after read enable" />
    </Register>
    <Register start="+0x14" size="0" name="CMP" access="Read/Write" description="Compare Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Compare value" />
    </Register>
    <Register start="+0x18" size="0" name="ARR" access="Read/Write" description="Autoreload Register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto reload value" />
    </Register>
    <Register start="+0x1C" size="0" name="CNT" access="ReadOnly" description="Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="Counter value" />
    </Register>
    <Register start="+0x24" size="0" name="CFGR2" access="Read/Write" description="LPTIM configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="IN1SEL" description="LPTIM Input 1 selection" />
      <BitField start="4" size="2" name="IN2SEL" description="LPTIM Input 2 selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTIM2" start="0x58002400" description="Low power timer">
    <Register start="+0x0" size="0" name="ISR" access="ReadOnly" description="Interrupt and Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPM" description="Compare match" />
      <BitField start="1" size="1" name="ARRM" description="Autoreload match" />
      <BitField start="2" size="1" name="EXTTRIG" description="External trigger edge event" />
      <BitField start="3" size="1" name="CMPOK" description="Compare register update OK" />
      <BitField start="4" size="1" name="ARROK" description="Autoreload register update OK" />
      <BitField start="5" size="1" name="UP" description="Counter direction change down to up" />
      <BitField start="6" size="1" name="DOWN" description="Counter direction change up to down" />
    </Register>
    <Register start="+0x4" size="0" name="ICR" access="WriteOnly" description="Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPMCF" description="compare match Clear Flag" />
      <BitField start="1" size="1" name="ARRMCF" description="Autoreload match Clear Flag" />
      <BitField start="2" size="1" name="EXTTRIGCF" description="External trigger valid edge Clear Flag" />
      <BitField start="3" size="1" name="CMPOKCF" description="Compare register update OK Clear Flag" />
      <BitField start="4" size="1" name="ARROKCF" description="Autoreload register update OK Clear Flag" />
      <BitField start="5" size="1" name="UPCF" description="Direction change to UP Clear Flag" />
      <BitField start="6" size="1" name="DOWNCF" description="Direction change to down Clear Flag" />
    </Register>
    <Register start="+0x8" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPMIE" description="Compare match Interrupt Enable" />
      <BitField start="1" size="1" name="ARRMIE" description="Autoreload match Interrupt Enable" />
      <BitField start="2" size="1" name="EXTTRIGIE" description="External trigger valid edge Interrupt Enable" />
      <BitField start="3" size="1" name="CMPOKIE" description="Compare register update OK Interrupt Enable" />
      <BitField start="4" size="1" name="ARROKIE" description="Autoreload register update OK Interrupt Enable" />
      <BitField start="5" size="1" name="UPIE" description="Direction change to UP Interrupt Enable" />
      <BitField start="6" size="1" name="DOWNIE" description="Direction change to down Interrupt Enable" />
    </Register>
    <Register start="+0xC" size="0" name="CFGR" access="Read/Write" description="Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CKSEL" description="Clock selector" />
      <BitField start="1" size="2" name="CKPOL" description="Clock Polarity" />
      <BitField start="3" size="2" name="CKFLT" description="Configurable digital filter for external clock" />
      <BitField start="6" size="2" name="TRGFLT" description="Configurable digital filter for trigger" />
      <BitField start="9" size="3" name="PRESC" description="Clock prescaler" />
      <BitField start="13" size="3" name="TRIGSEL" description="Trigger selector" />
      <BitField start="17" size="2" name="TRIGEN" description="Trigger enable and polarity" />
      <BitField start="19" size="1" name="TIMOUT" description="Timeout enable" />
      <BitField start="20" size="1" name="WAVE" description="Waveform shape" />
      <BitField start="21" size="1" name="WAVPOL" description="Waveform shape polarity" />
      <BitField start="22" size="1" name="PRELOAD" description="Registers update mode" />
      <BitField start="23" size="1" name="COUNTMODE" description="counter mode enabled" />
      <BitField start="24" size="1" name="ENC" description="Encoder mode enable" />
    </Register>
    <Register start="+0x10" size="0" name="CR" access="Read/Write" description="Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="LPTIM Enable" />
      <BitField start="1" size="1" name="SNGSTRT" description="LPTIM start in single mode" />
      <BitField start="2" size="1" name="CNTSTRT" description="Timer start in continuous mode" />
      <BitField start="3" size="1" name="COUNTRST" description="Counter reset" />
      <BitField start="4" size="1" name="RSTARE" description="Reset after read enable" />
    </Register>
    <Register start="+0x14" size="0" name="CMP" access="Read/Write" description="Compare Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Compare value" />
    </Register>
    <Register start="+0x18" size="0" name="ARR" access="Read/Write" description="Autoreload Register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto reload value" />
    </Register>
    <Register start="+0x1C" size="0" name="CNT" access="ReadOnly" description="Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="Counter value" />
    </Register>
    <Register start="+0x24" size="0" name="CFGR2" access="Read/Write" description="LPTIM configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="IN1SEL" description="LPTIM Input 1 selection" />
      <BitField start="4" size="2" name="IN2SEL" description="LPTIM Input 2 selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTIM3" start="0x58002800" description="Low power timer">
    <Register start="+0x0" size="0" name="ISR" access="ReadOnly" description="Interrupt and Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPM" description="Compare match" />
      <BitField start="1" size="1" name="ARRM" description="Autoreload match" />
      <BitField start="2" size="1" name="EXTTRIG" description="External trigger edge event" />
      <BitField start="3" size="1" name="CMPOK" description="Compare register update OK" />
      <BitField start="4" size="1" name="ARROK" description="Autoreload register update OK" />
      <BitField start="5" size="1" name="UP" description="Counter direction change down to up" />
      <BitField start="6" size="1" name="DOWN" description="Counter direction change up to down" />
    </Register>
    <Register start="+0x4" size="0" name="ICR" access="WriteOnly" description="Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPMCF" description="compare match Clear Flag" />
      <BitField start="1" size="1" name="ARRMCF" description="Autoreload match Clear Flag" />
      <BitField start="2" size="1" name="EXTTRIGCF" description="External trigger valid edge Clear Flag" />
      <BitField start="3" size="1" name="CMPOKCF" description="Compare register update OK Clear Flag" />
      <BitField start="4" size="1" name="ARROKCF" description="Autoreload register update OK Clear Flag" />
      <BitField start="5" size="1" name="UPCF" description="Direction change to UP Clear Flag" />
      <BitField start="6" size="1" name="DOWNCF" description="Direction change to down Clear Flag" />
    </Register>
    <Register start="+0x8" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPMIE" description="Compare match Interrupt Enable" />
      <BitField start="1" size="1" name="ARRMIE" description="Autoreload match Interrupt Enable" />
      <BitField start="2" size="1" name="EXTTRIGIE" description="External trigger valid edge Interrupt Enable" />
      <BitField start="3" size="1" name="CMPOKIE" description="Compare register update OK Interrupt Enable" />
      <BitField start="4" size="1" name="ARROKIE" description="Autoreload register update OK Interrupt Enable" />
      <BitField start="5" size="1" name="UPIE" description="Direction change to UP Interrupt Enable" />
      <BitField start="6" size="1" name="DOWNIE" description="Direction change to down Interrupt Enable" />
    </Register>
    <Register start="+0xC" size="0" name="CFGR" access="Read/Write" description="Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CKSEL" description="Clock selector" />
      <BitField start="1" size="2" name="CKPOL" description="Clock Polarity" />
      <BitField start="3" size="2" name="CKFLT" description="Configurable digital filter for external clock" />
      <BitField start="6" size="2" name="TRGFLT" description="Configurable digital filter for trigger" />
      <BitField start="9" size="3" name="PRESC" description="Clock prescaler" />
      <BitField start="13" size="3" name="TRIGSEL" description="Trigger selector" />
      <BitField start="17" size="2" name="TRIGEN" description="Trigger enable and polarity" />
      <BitField start="19" size="1" name="TIMOUT" description="Timeout enable" />
      <BitField start="20" size="1" name="WAVE" description="Waveform shape" />
      <BitField start="21" size="1" name="WAVPOL" description="Waveform shape polarity" />
      <BitField start="22" size="1" name="PRELOAD" description="Registers update mode" />
      <BitField start="23" size="1" name="COUNTMODE" description="counter mode enabled" />
      <BitField start="24" size="1" name="ENC" description="Encoder mode enable" />
    </Register>
    <Register start="+0x10" size="0" name="CR" access="Read/Write" description="Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="LPTIM Enable" />
      <BitField start="1" size="1" name="SNGSTRT" description="LPTIM start in single mode" />
      <BitField start="2" size="1" name="CNTSTRT" description="Timer start in continuous mode" />
      <BitField start="3" size="1" name="COUNTRST" description="Counter reset" />
      <BitField start="4" size="1" name="RSTARE" description="Reset after read enable" />
    </Register>
    <Register start="+0x14" size="0" name="CMP" access="Read/Write" description="Compare Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Compare value" />
    </Register>
    <Register start="+0x18" size="0" name="ARR" access="Read/Write" description="Autoreload Register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto reload value" />
    </Register>
    <Register start="+0x1C" size="0" name="CNT" access="ReadOnly" description="Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="Counter value" />
    </Register>
    <Register start="+0x24" size="0" name="CFGR2" access="Read/Write" description="LPTIM configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="IN1SEL" description="LPTIM Input 1 selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTIM4" start="0x58002C00" description="Low power timer">
    <Register start="+0x0" size="0" name="ISR" access="ReadOnly" description="Interrupt and Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPM" description="Compare match" />
      <BitField start="1" size="1" name="ARRM" description="Autoreload match" />
      <BitField start="2" size="1" name="EXTTRIG" description="External trigger edge event" />
      <BitField start="3" size="1" name="CMPOK" description="Compare register update OK" />
      <BitField start="4" size="1" name="ARROK" description="Autoreload register update OK" />
      <BitField start="5" size="1" name="UP" description="Counter direction change down to up" />
      <BitField start="6" size="1" name="DOWN" description="Counter direction change up to down" />
    </Register>
    <Register start="+0x4" size="0" name="ICR" access="WriteOnly" description="Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPMCF" description="compare match Clear Flag" />
      <BitField start="1" size="1" name="ARRMCF" description="Autoreload match Clear Flag" />
      <BitField start="2" size="1" name="EXTTRIGCF" description="External trigger valid edge Clear Flag" />
      <BitField start="3" size="1" name="CMPOKCF" description="Compare register update OK Clear Flag" />
      <BitField start="4" size="1" name="ARROKCF" description="Autoreload register update OK Clear Flag" />
      <BitField start="5" size="1" name="UPCF" description="Direction change to UP Clear Flag" />
      <BitField start="6" size="1" name="DOWNCF" description="Direction change to down Clear Flag" />
    </Register>
    <Register start="+0x8" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPMIE" description="Compare match Interrupt Enable" />
      <BitField start="1" size="1" name="ARRMIE" description="Autoreload match Interrupt Enable" />
      <BitField start="2" size="1" name="EXTTRIGIE" description="External trigger valid edge Interrupt Enable" />
      <BitField start="3" size="1" name="CMPOKIE" description="Compare register update OK Interrupt Enable" />
      <BitField start="4" size="1" name="ARROKIE" description="Autoreload register update OK Interrupt Enable" />
      <BitField start="5" size="1" name="UPIE" description="Direction change to UP Interrupt Enable" />
      <BitField start="6" size="1" name="DOWNIE" description="Direction change to down Interrupt Enable" />
    </Register>
    <Register start="+0xC" size="0" name="CFGR" access="Read/Write" description="Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CKSEL" description="Clock selector" />
      <BitField start="1" size="2" name="CKPOL" description="Clock Polarity" />
      <BitField start="3" size="2" name="CKFLT" description="Configurable digital filter for external clock" />
      <BitField start="6" size="2" name="TRGFLT" description="Configurable digital filter for trigger" />
      <BitField start="9" size="3" name="PRESC" description="Clock prescaler" />
      <BitField start="13" size="3" name="TRIGSEL" description="Trigger selector" />
      <BitField start="17" size="2" name="TRIGEN" description="Trigger enable and polarity" />
      <BitField start="19" size="1" name="TIMOUT" description="Timeout enable" />
      <BitField start="20" size="1" name="WAVE" description="Waveform shape" />
      <BitField start="21" size="1" name="WAVPOL" description="Waveform shape polarity" />
      <BitField start="22" size="1" name="PRELOAD" description="Registers update mode" />
      <BitField start="23" size="1" name="COUNTMODE" description="counter mode enabled" />
      <BitField start="24" size="1" name="ENC" description="Encoder mode enable" />
    </Register>
    <Register start="+0x10" size="0" name="CR" access="Read/Write" description="Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="LPTIM Enable" />
      <BitField start="1" size="1" name="SNGSTRT" description="LPTIM start in single mode" />
      <BitField start="2" size="1" name="CNTSTRT" description="Timer start in continuous mode" />
      <BitField start="3" size="1" name="COUNTRST" description="Counter reset" />
      <BitField start="4" size="1" name="RSTARE" description="Reset after read enable" />
    </Register>
    <Register start="+0x14" size="0" name="CMP" access="Read/Write" description="Compare Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Compare value" />
    </Register>
    <Register start="+0x18" size="0" name="ARR" access="Read/Write" description="Autoreload Register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto reload value" />
    </Register>
    <Register start="+0x1C" size="0" name="CNT" access="ReadOnly" description="Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="Counter value" />
    </Register>
    <Register start="+0x24" size="0" name="CFGR2" access="Read/Write" description="LPTIM configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="IN1SEL" description="LPTIM Input 1 selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTIM5" start="0x58003000" description="Low power timer">
    <Register start="+0x0" size="0" name="ISR" access="ReadOnly" description="Interrupt and Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPM" description="Compare match" />
      <BitField start="1" size="1" name="ARRM" description="Autoreload match" />
      <BitField start="2" size="1" name="EXTTRIG" description="External trigger edge event" />
      <BitField start="3" size="1" name="CMPOK" description="Compare register update OK" />
      <BitField start="4" size="1" name="ARROK" description="Autoreload register update OK" />
      <BitField start="5" size="1" name="UP" description="Counter direction change down to up" />
      <BitField start="6" size="1" name="DOWN" description="Counter direction change up to down" />
    </Register>
    <Register start="+0x4" size="0" name="ICR" access="WriteOnly" description="Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPMCF" description="compare match Clear Flag" />
      <BitField start="1" size="1" name="ARRMCF" description="Autoreload match Clear Flag" />
      <BitField start="2" size="1" name="EXTTRIGCF" description="External trigger valid edge Clear Flag" />
      <BitField start="3" size="1" name="CMPOKCF" description="Compare register update OK Clear Flag" />
      <BitField start="4" size="1" name="ARROKCF" description="Autoreload register update OK Clear Flag" />
      <BitField start="5" size="1" name="UPCF" description="Direction change to UP Clear Flag" />
      <BitField start="6" size="1" name="DOWNCF" description="Direction change to down Clear Flag" />
    </Register>
    <Register start="+0x8" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMPMIE" description="Compare match Interrupt Enable" />
      <BitField start="1" size="1" name="ARRMIE" description="Autoreload match Interrupt Enable" />
      <BitField start="2" size="1" name="EXTTRIGIE" description="External trigger valid edge Interrupt Enable" />
      <BitField start="3" size="1" name="CMPOKIE" description="Compare register update OK Interrupt Enable" />
      <BitField start="4" size="1" name="ARROKIE" description="Autoreload register update OK Interrupt Enable" />
      <BitField start="5" size="1" name="UPIE" description="Direction change to UP Interrupt Enable" />
      <BitField start="6" size="1" name="DOWNIE" description="Direction change to down Interrupt Enable" />
    </Register>
    <Register start="+0xC" size="0" name="CFGR" access="Read/Write" description="Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CKSEL" description="Clock selector" />
      <BitField start="1" size="2" name="CKPOL" description="Clock Polarity" />
      <BitField start="3" size="2" name="CKFLT" description="Configurable digital filter for external clock" />
      <BitField start="6" size="2" name="TRGFLT" description="Configurable digital filter for trigger" />
      <BitField start="9" size="3" name="PRESC" description="Clock prescaler" />
      <BitField start="13" size="3" name="TRIGSEL" description="Trigger selector" />
      <BitField start="17" size="2" name="TRIGEN" description="Trigger enable and polarity" />
      <BitField start="19" size="1" name="TIMOUT" description="Timeout enable" />
      <BitField start="20" size="1" name="WAVE" description="Waveform shape" />
      <BitField start="21" size="1" name="WAVPOL" description="Waveform shape polarity" />
      <BitField start="22" size="1" name="PRELOAD" description="Registers update mode" />
      <BitField start="23" size="1" name="COUNTMODE" description="counter mode enabled" />
      <BitField start="24" size="1" name="ENC" description="Encoder mode enable" />
    </Register>
    <Register start="+0x10" size="0" name="CR" access="Read/Write" description="Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="LPTIM Enable" />
      <BitField start="1" size="1" name="SNGSTRT" description="LPTIM start in single mode" />
      <BitField start="2" size="1" name="CNTSTRT" description="Timer start in continuous mode" />
      <BitField start="3" size="1" name="COUNTRST" description="Counter reset" />
      <BitField start="4" size="1" name="RSTARE" description="Reset after read enable" />
    </Register>
    <Register start="+0x14" size="0" name="CMP" access="Read/Write" description="Compare Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Compare value" />
    </Register>
    <Register start="+0x18" size="0" name="ARR" access="Read/Write" description="Autoreload Register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto reload value" />
    </Register>
    <Register start="+0x1C" size="0" name="CNT" access="ReadOnly" description="Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="Counter value" />
    </Register>
    <Register start="+0x24" size="0" name="CFGR2" access="Read/Write" description="LPTIM configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="IN1SEL" description="LPTIM Input 1 selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART1" start="0x58000C00" description="LPUART1">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="16" size="5" name="DEDT" description="Driver Enable deassertion time" />
      <BitField start="21" size="5" name="DEAT" description="Driver Enable assertion time" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="DATAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="24" size="8" name="ADD" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="BRR" description="BRR" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NE" description="NE" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="Prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LTDC" start="0x50001000" description="LCD-TFT Controller">
    <Register start="+0x8" size="0" name="SSCR" access="Read/Write" description="Synchronization Size Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="VSH" description="Vertical Synchronization Height (in units of horizontal scan line)" />
      <BitField start="16" size="10" name="HSW" description="Horizontal Synchronization Width (in units of pixel clock period)" />
    </Register>
    <Register start="+0xC" size="0" name="BPCR" access="Read/Write" description="Back Porch Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="AVBP" description="Accumulated Vertical back porch (in units of horizontal scan line)" />
      <BitField start="16" size="12" name="AHBP" description="Accumulated Horizontal back porch (in units of pixel clock period)" />
    </Register>
    <Register start="+0x10" size="0" name="AWCR" access="Read/Write" description="Active Width Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="AAH" description="Accumulated Active Height (in units of horizontal scan line)" />
      <BitField start="16" size="12" name="AAV" description="AAV" />
    </Register>
    <Register start="+0x14" size="0" name="TWCR" access="Read/Write" description="Total Width Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="TOTALH" description="Total Height (in units of horizontal scan line)" />
      <BitField start="16" size="12" name="TOTALW" description="Total Width (in units of pixel clock period)" />
    </Register>
    <Register start="+0x18" size="0" name="GCR" access="Read/Write" description="Global Control Register" reset_value="0x00002220" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LTDCEN" description="LCD-TFT controller enable bit" />
      <BitField start="4" size="3" name="DBW" description="Dither Blue Width" />
      <BitField start="8" size="3" name="DGW" description="Dither Green Width" />
      <BitField start="12" size="3" name="DRW" description="Dither Red Width" />
      <BitField start="16" size="1" name="DEN" description="Dither Enable" />
      <BitField start="28" size="1" name="PCPOL" description="Pixel Clock Polarity" />
      <BitField start="29" size="1" name="DEPOL" description="Data Enable Polarity" />
      <BitField start="30" size="1" name="VSPOL" description="Vertical Synchronization Polarity" />
      <BitField start="31" size="1" name="HSPOL" description="Horizontal Synchronization Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="SRCR" access="Read/Write" description="Shadow Reload Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IMR" description="Immediate Reload" />
      <BitField start="1" size="1" name="VBR" description="Vertical Blanking Reload" />
    </Register>
    <Register start="+0x2C" size="0" name="BCCR" access="Read/Write" description="Background Color Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BCBLUE" description="Background Color Blue value" />
      <BitField start="8" size="8" name="BCGREEN" description="Background Color Green value" />
      <BitField start="16" size="8" name="BCRED" description="Background Color Red value" />
    </Register>
    <Register start="+0x34" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LIE" description="Line Interrupt Enable" />
      <BitField start="1" size="1" name="FUIE" description="FIFO Underrun Interrupt Enable" />
      <BitField start="2" size="1" name="TERRIE" description="Transfer Error Interrupt Enable" />
      <BitField start="3" size="1" name="RRIE" description="Register Reload interrupt enable" />
    </Register>
    <Register start="+0x38" size="0" name="ISR" access="ReadOnly" description="Interrupt Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LIF" description="Line Interrupt flag" />
      <BitField start="1" size="1" name="FUIF" description="FIFO Underrun Interrupt flag" />
      <BitField start="2" size="1" name="TERRIF" description="Transfer Error interrupt flag" />
      <BitField start="3" size="1" name="RRIF" description="Register Reload Interrupt Flag" />
    </Register>
    <Register start="+0x3C" size="0" name="ICR" access="WriteOnly" description="Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CLIF" description="Clears the Line Interrupt Flag" />
      <BitField start="1" size="1" name="CFUIF" description="Clears the FIFO Underrun Interrupt flag" />
      <BitField start="2" size="1" name="CTERRIF" description="Clears the Transfer Error Interrupt Flag" />
      <BitField start="3" size="1" name="CRRIF" description="Clears Register Reload Interrupt Flag" />
    </Register>
    <Register start="+0x40" size="0" name="LIPCR" access="Read/Write" description="Line Interrupt Position Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="LIPOS" description="Line Interrupt Position" />
    </Register>
    <Register start="+0x44" size="0" name="CPSR" access="ReadOnly" description="Current Position Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CYPOS" description="Current Y Position" />
      <BitField start="16" size="16" name="CXPOS" description="Current X Position" />
    </Register>
    <Register start="+0x48" size="0" name="CDSR" access="ReadOnly" description="Current Display Status Register" reset_value="0x0000000F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VDES" description="Vertical Data Enable display Status" />
      <BitField start="1" size="1" name="HDES" description="Horizontal Data Enable display Status" />
      <BitField start="2" size="1" name="VSYNCS" description="Vertical Synchronization display Status" />
      <BitField start="3" size="1" name="HSYNCS" description="Horizontal Synchronization display Status" />
    </Register>
    <Register start="+0x84" size="0" name="L1CR" access="Read/Write" description="Layerx Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LEN" description="Layer Enable" />
      <BitField start="1" size="1" name="COLKEN" description="Color Keying Enable" />
      <BitField start="4" size="1" name="CLUTEN" description="Color Look-Up Table Enable" />
    </Register>
    <Register start="+0x88" size="0" name="L1WHPCR" access="Read/Write" description="Layerx Window Horizontal Position Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="WHSTPOS" description="Window Horizontal Start Position" />
      <BitField start="16" size="12" name="WHSPPOS" description="Window Horizontal Stop Position" />
    </Register>
    <Register start="+0x8C" size="0" name="L1WVPCR" access="Read/Write" description="Layerx Window Vertical Position Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="WVSTPOS" description="Window Vertical Start Position" />
      <BitField start="16" size="11" name="WVSPPOS" description="Window Vertical Stop Position" />
    </Register>
    <Register start="+0x90" size="0" name="L1CKCR" access="Read/Write" description="Layerx Color Keying Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CKBLUE" description="Color Key Blue value" />
      <BitField start="8" size="8" name="CKGREEN" description="Color Key Green value" />
      <BitField start="16" size="8" name="CKRED" description="Color Key Red value" />
    </Register>
    <Register start="+0x94" size="0" name="L1PFCR" access="Read/Write" description="Layerx Pixel Format Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PF" description="Pixel Format" />
    </Register>
    <Register start="+0x98" size="0" name="L1CACR" access="Read/Write" description="Layerx Constant Alpha Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CONSTA" description="Constant Alpha" />
    </Register>
    <Register start="+0x9C" size="0" name="L1DCCR" access="Read/Write" description="Layerx Default Color Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DCBLUE" description="Default Color Blue" />
      <BitField start="8" size="8" name="DCGREEN" description="Default Color Green" />
      <BitField start="16" size="8" name="DCRED" description="Default Color Red" />
      <BitField start="24" size="8" name="DCALPHA" description="Default Color Alpha" />
    </Register>
    <Register start="+0xA0" size="0" name="L1BFCR" access="Read/Write" description="Layerx Blending Factors Configuration Register" reset_value="0x00000607" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="BF2" description="Blending Factor 2" />
      <BitField start="8" size="3" name="BF1" description="Blending Factor 1" />
    </Register>
    <Register start="+0xAC" size="0" name="L1CFBAR" access="Read/Write" description="Layerx Color Frame Buffer Address Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CFBADD" description="Color Frame Buffer Start Address" />
    </Register>
    <Register start="+0xB0" size="0" name="L1CFBLR" access="Read/Write" description="Layerx Color Frame Buffer Length Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="CFBLL" description="Color Frame Buffer Line Length" />
      <BitField start="16" size="13" name="CFBP" description="Color Frame Buffer Pitch in bytes" />
    </Register>
    <Register start="+0xB4" size="0" name="L1CFBLNR" access="Read/Write" description="Layerx ColorFrame Buffer Line Number Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="CFBLNBR" description="Frame Buffer Line Number" />
    </Register>
    <Register start="+0xC4" size="0" name="L1CLUTWR" access="WriteOnly" description="Layerx CLUT Write Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BLUE" description="Blue value" />
      <BitField start="8" size="8" name="GREEN" description="Green value" />
      <BitField start="16" size="8" name="RED" description="Red value" />
      <BitField start="24" size="8" name="CLUTADD" description="CLUT Address" />
    </Register>
    <Register start="+0x104" size="0" name="L2CR" access="Read/Write" description="Layerx Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LEN" description="Layer Enable" />
      <BitField start="1" size="1" name="COLKEN" description="Color Keying Enable" />
      <BitField start="4" size="1" name="CLUTEN" description="Color Look-Up Table Enable" />
    </Register>
    <Register start="+0x108" size="0" name="L2WHPCR" access="Read/Write" description="Layerx Window Horizontal Position Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="WHSTPOS" description="Window Horizontal Start Position" />
      <BitField start="16" size="12" name="WHSPPOS" description="Window Horizontal Stop Position" />
    </Register>
    <Register start="+0x10C" size="0" name="L2WVPCR" access="Read/Write" description="Layerx Window Vertical Position Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="WVSTPOS" description="Window Vertical Start Position" />
      <BitField start="16" size="11" name="WVSPPOS" description="Window Vertical Stop Position" />
    </Register>
    <Register start="+0x110" size="0" name="L2CKCR" access="Read/Write" description="Layerx Color Keying Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CKBLUE" description="Color Key Blue value" />
      <BitField start="8" size="8" name="CKGREEN" description="Color Key Green value" />
      <BitField start="16" size="8" name="CKRED" description="Color Key Red value" />
    </Register>
    <Register start="+0x114" size="0" name="L2PFCR" access="Read/Write" description="Layerx Pixel Format Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PF" description="Pixel Format" />
    </Register>
    <Register start="+0x118" size="0" name="L2CACR" access="Read/Write" description="Layerx Constant Alpha Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CONSTA" description="Constant Alpha" />
    </Register>
    <Register start="+0x11C" size="0" name="L2DCCR" access="Read/Write" description="Layerx Default Color Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DCBLUE" description="Default Color Blue" />
      <BitField start="8" size="8" name="DCGREEN" description="Default Color Green" />
      <BitField start="16" size="8" name="DCRED" description="Default Color Red" />
      <BitField start="24" size="8" name="DCALPHA" description="Default Color Alpha" />
    </Register>
    <Register start="+0x120" size="0" name="L2BFCR" access="Read/Write" description="Layerx Blending Factors Configuration Register" reset_value="0x00000607" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="BF2" description="Blending Factor 2" />
      <BitField start="8" size="3" name="BF1" description="Blending Factor 1" />
    </Register>
    <Register start="+0x12C" size="0" name="L2CFBAR" access="Read/Write" description="Layerx Color Frame Buffer Address Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CFBADD" description="Color Frame Buffer Start Address" />
    </Register>
    <Register start="+0x130" size="0" name="L2CFBLR" access="Read/Write" description="Layerx Color Frame Buffer Length Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="CFBLL" description="Color Frame Buffer Line Length" />
      <BitField start="16" size="13" name="CFBP" description="Color Frame Buffer Pitch in bytes" />
    </Register>
    <Register start="+0x134" size="0" name="L2CFBLNR" access="Read/Write" description="Layerx ColorFrame Buffer Line Number Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="CFBLNBR" description="Frame Buffer Line Number" />
    </Register>
    <Register start="+0x144" size="0" name="L2CLUTWR" access="WriteOnly" description="Layerx CLUT Write Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BLUE" description="Blue value" />
      <BitField start="8" size="8" name="GREEN" description="Green value" />
      <BitField start="16" size="8" name="RED" description="Red value" />
      <BitField start="24" size="8" name="CLUTADD" description="CLUT Address" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MDIOS" start="0x40009400" description="Management data input/output slave">
    <Register start="+0x0" size="0" name="MDIOS_CR" access="Read/Write" description="MDIOS configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Peripheral enable" />
      <BitField start="1" size="1" name="WRIE" description="Register write interrupt enable" />
      <BitField start="2" size="1" name="RDIE" description="Register Read Interrupt Enable" />
      <BitField start="3" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="7" size="1" name="DPC" description="Disable Preamble Check" />
      <BitField start="8" size="5" name="PORT_ADDRESS" description="Slaves's address" />
    </Register>
    <Register start="+0x4" size="0" name="MDIOS_WRFR" access="ReadOnly" description="MDIOS write flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="WRF" description="Write flags for MDIO registers 0 to 31" />
    </Register>
    <Register start="+0x8" size="0" name="MDIOS_CWRFR" access="Read/Write" description="MDIOS clear write flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CWRF" description="Clear the write flag" />
    </Register>
    <Register start="+0xC" size="0" name="MDIOS_RDFR" access="ReadOnly" description="MDIOS read flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDF" description="Read flags for MDIO registers 0 to 31" />
    </Register>
    <Register start="+0x10" size="0" name="MDIOS_CRDFR" access="Read/Write" description="MDIOS clear read flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRDF" description="Clear the read flag" />
    </Register>
    <Register start="+0x14" size="0" name="MDIOS_SR" access="ReadOnly" description="MDIOS status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PERF" description="Preamble error flag" />
      <BitField start="1" size="1" name="SERF" description="Start error flag" />
      <BitField start="2" size="1" name="TERF" description="Turnaround error flag" />
    </Register>
    <Register start="+0x18" size="0" name="MDIOS_CLRFR" access="Read/Write" description="MDIOS clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CPERF" description="Clear the preamble error flag" />
      <BitField start="1" size="1" name="CSERF" description="Clear the start error flag" />
      <BitField start="2" size="1" name="CTERF" description="Clear the turnaround error flag" />
    </Register>
    <Register start="+0x1C" size="0" name="MDIOS_DINR0" access="ReadOnly" description="MDIOS input data register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN0" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x20" size="0" name="MDIOS_DINR1" access="ReadOnly" description="MDIOS input data register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN1" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x24" size="0" name="MDIOS_DINR2" access="ReadOnly" description="MDIOS input data register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN2" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x28" size="0" name="MDIOS_DINR3" access="ReadOnly" description="MDIOS input data register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN3" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x2C" size="0" name="MDIOS_DINR4" access="ReadOnly" description="MDIOS input data register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN4" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x30" size="0" name="MDIOS_DINR5" access="ReadOnly" description="MDIOS input data register 5" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN5" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x34" size="0" name="MDIOS_DINR6" access="ReadOnly" description="MDIOS input data register 6" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN6" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x38" size="0" name="MDIOS_DINR7" access="ReadOnly" description="MDIOS input data register 7" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN7" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x3C" size="0" name="MDIOS_DINR8" access="ReadOnly" description="MDIOS input data register 8" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN8" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x40" size="0" name="MDIOS_DINR9" access="ReadOnly" description="MDIOS input data register 9" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN9" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x44" size="0" name="MDIOS_DINR10" access="ReadOnly" description="MDIOS input data register 10" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN10" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x48" size="0" name="MDIOS_DINR11" access="ReadOnly" description="MDIOS input data register 11" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN11" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x4C" size="0" name="MDIOS_DINR12" access="ReadOnly" description="MDIOS input data register 12" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN12" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x50" size="0" name="MDIOS_DINR13" access="ReadOnly" description="MDIOS input data register 13" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN13" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x54" size="0" name="MDIOS_DINR14" access="ReadOnly" description="MDIOS input data register 14" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN14" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x58" size="0" name="MDIOS_DINR15" access="ReadOnly" description="MDIOS input data register 15" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN15" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x5C" size="0" name="MDIOS_DINR16" access="ReadOnly" description="MDIOS input data register 16" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN16" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x60" size="0" name="MDIOS_DINR17" access="ReadOnly" description="MDIOS input data register 17" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN17" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x64" size="0" name="MDIOS_DINR18" access="ReadOnly" description="MDIOS input data register 18" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN18" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x68" size="0" name="MDIOS_DINR19" access="ReadOnly" description="MDIOS input data register 19" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN19" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x6C" size="0" name="MDIOS_DINR20" access="ReadOnly" description="MDIOS input data register 20" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN20" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x70" size="0" name="MDIOS_DINR21" access="ReadOnly" description="MDIOS input data register 21" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN21" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x74" size="0" name="MDIOS_DINR22" access="ReadOnly" description="MDIOS input data register 22" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN22" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x78" size="0" name="MDIOS_DINR23" access="ReadOnly" description="MDIOS input data register 23" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN23" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x7C" size="0" name="MDIOS_DINR24" access="ReadOnly" description="MDIOS input data register 24" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN24" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x80" size="0" name="MDIOS_DINR25" access="ReadOnly" description="MDIOS input data register 25" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN25" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x84" size="0" name="MDIOS_DINR26" access="ReadOnly" description="MDIOS input data register 26" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN26" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x88" size="0" name="MDIOS_DINR27" access="ReadOnly" description="MDIOS input data register 27" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN27" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x8C" size="0" name="MDIOS_DINR28" access="ReadOnly" description="MDIOS input data register 28" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN28" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x90" size="0" name="MDIOS_DINR29" access="ReadOnly" description="MDIOS input data register 29" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN29" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x94" size="0" name="MDIOS_DINR30" access="ReadOnly" description="MDIOS input data register 30" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN30" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x98" size="0" name="MDIOS_DINR31" access="ReadOnly" description="MDIOS input data register 31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN31" description="Input data received from MDIO Master during write frames" />
    </Register>
    <Register start="+0x9C" size="0" name="MDIOS_DOUTR0" access="Read/Write" description="MDIOS output data register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT0" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xA0" size="0" name="MDIOS_DOUTR1" access="Read/Write" description="MDIOS output data register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT1" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xA4" size="0" name="MDIOS_DOUTR2" access="Read/Write" description="MDIOS output data register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT2" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xA8" size="0" name="MDIOS_DOUTR3" access="Read/Write" description="MDIOS output data register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT3" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xAC" size="0" name="MDIOS_DOUTR4" access="Read/Write" description="MDIOS output data register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT4" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xB0" size="0" name="MDIOS_DOUTR5" access="Read/Write" description="MDIOS output data register 5" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT5" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xB4" size="0" name="MDIOS_DOUTR6" access="Read/Write" description="MDIOS output data register 6" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT6" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xB8" size="0" name="MDIOS_DOUTR7" access="Read/Write" description="MDIOS output data register 7" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT7" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xBC" size="0" name="MDIOS_DOUTR8" access="Read/Write" description="MDIOS output data register 8" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT8" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xC0" size="0" name="MDIOS_DOUTR9" access="Read/Write" description="MDIOS output data register 9" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT9" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xC4" size="0" name="MDIOS_DOUTR10" access="Read/Write" description="MDIOS output data register 10" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT10" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xC8" size="0" name="MDIOS_DOUTR11" access="Read/Write" description="MDIOS output data register 11" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT11" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xCC" size="0" name="MDIOS_DOUTR12" access="Read/Write" description="MDIOS output data register 12" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT12" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xD0" size="0" name="MDIOS_DOUTR13" access="Read/Write" description="MDIOS output data register 13" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT13" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xD4" size="0" name="MDIOS_DOUTR14" access="Read/Write" description="MDIOS output data register 14" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT14" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xD8" size="0" name="MDIOS_DOUTR15" access="Read/Write" description="MDIOS output data register 15" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT15" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xDC" size="0" name="MDIOS_DOUTR16" access="Read/Write" description="MDIOS output data register 16" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT16" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xE0" size="0" name="MDIOS_DOUTR17" access="Read/Write" description="MDIOS output data register 17" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT17" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xE4" size="0" name="MDIOS_DOUTR18" access="Read/Write" description="MDIOS output data register 18" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT18" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xE8" size="0" name="MDIOS_DOUTR19" access="Read/Write" description="MDIOS output data register 19" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT19" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xEC" size="0" name="MDIOS_DOUTR20" access="Read/Write" description="MDIOS output data register 20" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT20" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xF0" size="0" name="MDIOS_DOUTR21" access="Read/Write" description="MDIOS output data register 21" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT21" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xF4" size="0" name="MDIOS_DOUTR22" access="Read/Write" description="MDIOS output data register 22" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT22" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xF8" size="0" name="MDIOS_DOUTR23" access="Read/Write" description="MDIOS output data register 23" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT23" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0xFC" size="0" name="MDIOS_DOUTR24" access="Read/Write" description="MDIOS output data register 24" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT24" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0x100" size="0" name="MDIOS_DOUTR25" access="Read/Write" description="MDIOS output data register 25" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT25" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0x104" size="0" name="MDIOS_DOUTR26" access="Read/Write" description="MDIOS output data register 26" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT26" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0x108" size="0" name="MDIOS_DOUTR27" access="Read/Write" description="MDIOS output data register 27" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT27" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0x10C" size="0" name="MDIOS_DOUTR28" access="Read/Write" description="MDIOS output data register 28" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT28" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0x110" size="0" name="MDIOS_DOUTR29" access="Read/Write" description="MDIOS output data register 29" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT29" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0x114" size="0" name="MDIOS_DOUTR30" access="Read/Write" description="MDIOS output data register 30" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT30" description="Output data sent to MDIO Master during read frames" />
    </Register>
    <Register start="+0x118" size="0" name="MDIOS_DOUTR31" access="Read/Write" description="MDIOS output data register 31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT31" description="Output data sent to MDIO Master during read frames" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MDMA" start="0x52000000" description="MDMA">
    <Register start="+0x0" size="0" name="MDMA_GISR0" access="ReadOnly" description="MDMA Global Interrupt/Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIF0" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="1" size="1" name="GIF1" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="2" size="1" name="GIF2" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="3" size="1" name="GIF3" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="4" size="1" name="GIF4" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="5" size="1" name="GIF5" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="6" size="1" name="GIF6" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="7" size="1" name="GIF7" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="8" size="1" name="GIF8" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="9" size="1" name="GIF9" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="10" size="1" name="GIF10" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="11" size="1" name="GIF11" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="12" size="1" name="GIF12" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="13" size="1" name="GIF13" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="14" size="1" name="GIF14" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
      <BitField start="15" size="1" name="GIF15" description="Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)" />
    </Register>
    <Register start="+0x40" size="0" name="MDMA_C0ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF0" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF0" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF0" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF0" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF0" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA0" description="channel x request active flag" />
    </Register>
    <Register start="+0x44" size="0" name="MDMA_C0IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF0" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF0" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF0" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF0" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF0" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x48" size="0" name="MDMA_C0ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x4C" size="0" name="MDMA_C0CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x50" size="0" name="MDMA_C0TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x54" size="0" name="MDMA_C0BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x58" size="0" name="MDMA_C0SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x5C" size="0" name="MDMA_C0DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x60" size="0" name="MDMA_C0BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x64" size="0" name="MDMA_C0LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x68" size="0" name="MDMA_C0TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x70" size="0" name="MDMA_C0MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x74" size="0" name="MDMA_C0MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x80" size="0" name="MDMA_C1ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF1" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF1" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF1" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF1" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF1" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA1" description="channel x request active flag" />
    </Register>
    <Register start="+0x84" size="0" name="MDMA_C1IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF1" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF1" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF1" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF1" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF1" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x88" size="0" name="MDMA_C1ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x8C" size="0" name="MDMA_C1CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x90" size="0" name="MDMA_C1TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x94" size="0" name="MDMA_C1BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x98" size="0" name="MDMA_C1SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x9C" size="0" name="MDMA_C1DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0xA0" size="0" name="MDMA_C1BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0xA4" size="0" name="MDMA_C1LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0xA8" size="0" name="MDMA_C1TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0xB0" size="0" name="MDMA_C1MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0xB4" size="0" name="MDMA_C1MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0xC0" size="0" name="MDMA_C2ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF2" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF2" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF2" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF2" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF2" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA2" description="channel x request active flag" />
    </Register>
    <Register start="+0xC4" size="0" name="MDMA_C2IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF2" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF2" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF2" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF2" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF2" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0xC8" size="0" name="MDMA_C2ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0xCC" size="0" name="MDMA_C2CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0xD0" size="0" name="MDMA_C2TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0xD4" size="0" name="MDMA_C2BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0xD8" size="0" name="MDMA_C2SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0xDC" size="0" name="MDMA_C2DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0xE0" size="0" name="MDMA_C2BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0xE4" size="0" name="MDMA_C2LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0xE8" size="0" name="MDMA_C2TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0xF0" size="0" name="MDMA_C2MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0xF4" size="0" name="MDMA_C2MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x100" size="0" name="MDMA_C3ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF3" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF3" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF3" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF3" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF3" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA3" description="channel x request active flag" />
    </Register>
    <Register start="+0x104" size="0" name="MDMA_C3IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF3" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF3" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF3" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF3" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF3" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x108" size="0" name="MDMA_C3ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x10C" size="0" name="MDMA_C3CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x110" size="0" name="MDMA_C3TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x114" size="0" name="MDMA_C3BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x118" size="0" name="MDMA_C3SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x11C" size="0" name="MDMA_C3DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x120" size="0" name="MDMA_C3BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x124" size="0" name="MDMA_C3LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x128" size="0" name="MDMA_C3TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x130" size="0" name="MDMA_C3MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x134" size="0" name="MDMA_C3MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x140" size="0" name="MDMA_C4ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF4" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF4" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF4" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF4" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF4" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA4" description="channel x request active flag" />
    </Register>
    <Register start="+0x144" size="0" name="MDMA_C4IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF4" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF4" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF4" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF4" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF4" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x148" size="0" name="MDMA_C4ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x14C" size="0" name="MDMA_C4CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x150" size="0" name="MDMA_C4TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x154" size="0" name="MDMA_C4BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x158" size="0" name="MDMA_C4SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x15C" size="0" name="MDMA_C4DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x160" size="0" name="MDMA_C4BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x164" size="0" name="MDMA_C4LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x168" size="0" name="MDMA_C4TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x170" size="0" name="MDMA_C4MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x174" size="0" name="MDMA_C4MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x180" size="0" name="MDMA_C5ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF5" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF5" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF5" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF5" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF5" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA5" description="channel x request active flag" />
    </Register>
    <Register start="+0x184" size="0" name="MDMA_C5IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF5" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF5" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF5" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF5" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF5" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x188" size="0" name="MDMA_C5ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x18C" size="0" name="MDMA_C5CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x190" size="0" name="MDMA_C5TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x194" size="0" name="MDMA_C5BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x198" size="0" name="MDMA_C5SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x19C" size="0" name="MDMA_C5DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x1A0" size="0" name="MDMA_C5BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x1A4" size="0" name="MDMA_C5LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x1A8" size="0" name="MDMA_C5TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x1B0" size="0" name="MDMA_C5MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x1B4" size="0" name="MDMA_C5MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x1C0" size="0" name="MDMA_C6ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF6" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF6" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF6" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF6" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF6" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA6" description="channel x request active flag" />
    </Register>
    <Register start="+0x1C4" size="0" name="MDMA_C6IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF6" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF6" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF6" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF6" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF6" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x1C8" size="0" name="MDMA_C6ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x1CC" size="0" name="MDMA_C6CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x1D0" size="0" name="MDMA_C6TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x1D4" size="0" name="MDMA_C6BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0" />
    </Register>
    <Register start="+0x1D8" size="0" name="MDMA_C6SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x1DC" size="0" name="MDMA_C6DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x1E0" size="0" name="MDMA_C6BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x1E4" size="0" name="MDMA_C6LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x1E8" size="0" name="MDMA_C6TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x1F0" size="0" name="MDMA_C6MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x1F4" size="0" name="MDMA_C6MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x200" size="0" name="MDMA_C7ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF7" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF7" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF7" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF7" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF7" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA7" description="channel x request active flag" />
    </Register>
    <Register start="+0x204" size="0" name="MDMA_C7IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF7" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF7" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF7" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF7" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF7" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x208" size="0" name="MDMA_C7ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x20C" size="0" name="MDMA_C7CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x210" size="0" name="MDMA_C7TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x214" size="0" name="MDMA_C7BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x218" size="0" name="MDMA_C7SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x21C" size="0" name="MDMA_C7DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x220" size="0" name="MDMA_C7BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x224" size="0" name="MDMA_C7LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x228" size="0" name="MDMA_C7TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x230" size="0" name="MDMA_C7MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x234" size="0" name="MDMA_C7MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x240" size="0" name="MDMA_C8ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF8" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF8" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF8" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF8" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF8" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA8" description="channel x request active flag" />
    </Register>
    <Register start="+0x244" size="0" name="MDMA_C8IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF8" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF8" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF8" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF8" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF8" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x248" size="0" name="MDMA_C8ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x24C" size="0" name="MDMA_C8CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x250" size="0" name="MDMA_C8TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x254" size="0" name="MDMA_C8BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x258" size="0" name="MDMA_C8SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x25C" size="0" name="MDMA_C8DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x260" size="0" name="MDMA_C8BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x264" size="0" name="MDMA_C8LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x268" size="0" name="MDMA_C8TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x270" size="0" name="MDMA_C8MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x274" size="0" name="MDMA_C8MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x280" size="0" name="MDMA_C9ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF9" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF9" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF9" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF9" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF9" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA9" description="channel x request active flag" />
    </Register>
    <Register start="+0x284" size="0" name="MDMA_C9IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF9" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF9" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF9" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF9" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF9" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x288" size="0" name="MDMA_C9ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x28C" size="0" name="MDMA_C9CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x290" size="0" name="MDMA_C9TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x294" size="0" name="MDMA_C9BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x298" size="0" name="MDMA_C9SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x29C" size="0" name="MDMA_C9DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x2A0" size="0" name="MDMA_C9BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x2A4" size="0" name="MDMA_C9LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x2A8" size="0" name="MDMA_C9TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x2B0" size="0" name="MDMA_C9MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x2B4" size="0" name="MDMA_C9MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x2C0" size="0" name="MDMA_C10ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF10" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF10" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF10" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF10" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF10" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA10" description="channel x request active flag" />
    </Register>
    <Register start="+0x2C4" size="0" name="MDMA_C10IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF10" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF10" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF10" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF10" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF10" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x2C8" size="0" name="MDMA_C10ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x2CC" size="0" name="MDMA_C10CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x2D0" size="0" name="MDMA_C10TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x2D4" size="0" name="MDMA_C10BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x2D8" size="0" name="MDMA_C10SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x2DC" size="0" name="MDMA_C10DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x2E0" size="0" name="MDMA_C10BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x2E4" size="0" name="MDMA_C10LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x2E8" size="0" name="MDMA_C10TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x2F0" size="0" name="MDMA_C10MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x2F4" size="0" name="MDMA_C10MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x300" size="0" name="MDMA_C11ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF11" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF11" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF11" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF11" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF11" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA11" description="channel x request active flag" />
    </Register>
    <Register start="+0x304" size="0" name="MDMA_C11IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF11" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF11" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF11" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF11" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF11" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x308" size="0" name="MDMA_C11ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x30C" size="0" name="MDMA_C11CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x310" size="0" name="MDMA_C11TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x314" size="0" name="MDMA_C11BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x318" size="0" name="MDMA_C11SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x31C" size="0" name="MDMA_C11DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x320" size="0" name="MDMA_C11BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x324" size="0" name="MDMA_C11LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x328" size="0" name="MDMA_C11TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x330" size="0" name="MDMA_C11MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x334" size="0" name="MDMA_C11MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x340" size="0" name="MDMA_C12ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF12" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF12" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF12" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF12" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF12" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA12" description="channel x request active flag" />
    </Register>
    <Register start="+0x344" size="0" name="MDMA_C12IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF12" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF12" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF12" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF12" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF12" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x348" size="0" name="MDMA_C12ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x34C" size="0" name="MDMA_C12CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x350" size="0" name="MDMA_C12TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x354" size="0" name="MDMA_C12BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x358" size="0" name="MDMA_C12SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x35C" size="0" name="MDMA_C12DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x360" size="0" name="MDMA_C12BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x364" size="0" name="MDMA_C12LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x368" size="0" name="MDMA_C12TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x370" size="0" name="MDMA_C12MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x374" size="0" name="MDMA_C12MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x380" size="0" name="MDMA_C13ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF13" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF13" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF13" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF13" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF13" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA13" description="channel x request active flag" />
    </Register>
    <Register start="+0x384" size="0" name="MDMA_C13IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF13" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF13" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF13" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF13" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF13" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x388" size="0" name="MDMA_C13ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x38C" size="0" name="MDMA_C13CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x390" size="0" name="MDMA_C13TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x394" size="0" name="MDMA_C13BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x398" size="0" name="MDMA_C13SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x39C" size="0" name="MDMA_C13DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x3A0" size="0" name="MDMA_C13BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x3A4" size="0" name="MDMA_C13LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x3A8" size="0" name="MDMA_C13TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x3B0" size="0" name="MDMA_C13MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x3B4" size="0" name="MDMA_C13MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x3C0" size="0" name="MDMA_C14ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF14" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF14" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF14" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF14" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF14" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA14" description="channel x request active flag" />
    </Register>
    <Register start="+0x3C4" size="0" name="MDMA_C14IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF14" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF14" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF14" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF14" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF14" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x3C8" size="0" name="MDMA_C14ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x3CC" size="0" name="MDMA_C14CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x3D0" size="0" name="MDMA_C14TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x3D4" size="0" name="MDMA_C14BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x3D8" size="0" name="MDMA_C14SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x3DC" size="0" name="MDMA_C14DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x3E0" size="0" name="MDMA_C14BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x3E4" size="0" name="MDMA_C14LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x3E8" size="0" name="MDMA_C14TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x3F0" size="0" name="MDMA_C14MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x3F4" size="0" name="MDMA_C14MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x400" size="0" name="MDMA_C15ISR" access="ReadOnly" description="MDMA channel x interrupt/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF15" description="Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF15" description="Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0." />
      <BitField start="2" size="1" name="BRTIF15" description="Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF15" description="Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF15" description="channel x buffer transfer complete" />
      <BitField start="16" size="1" name="CRQA15" description="channel x request active flag" />
    </Register>
    <Register start="+0x404" size="0" name="MDMA_C15IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF15" description="Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF15" description="Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register" />
      <BitField start="2" size="1" name="CBRTIF15" description="Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF15" description="Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF15" description="CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x408" size="0" name="MDMA_C15ESR" access="ReadOnly" description="MDMA Channel x error status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register." />
    </Register>
    <Register start="+0x40C" size="0" name="MDMA_C15CR" access="Read/Write" description="This register is used to control the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt enable This bit is set and cleared by software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access)." />
    </Register>
    <Register start="+0x410" size="0" name="MDMA_C15TCR" access="Read/Write" description="This register is used to configure the concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &amp;lt; SSIZE and SINC &amp;#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &amp;lt; DSIZE and DINC &amp;#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x414" size="0" name="MDMA_C15BNDTR" access="Read/Write" description="MDMA Channel x block number of data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x418" size="0" name="MDMA_C15SAR" access="Read/Write" description="MDMA channel x source address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x41C" size="0" name="MDMA_C15DAR" access="Read/Write" description="MDMA channel x destination address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x420" size="0" name="MDMA_C15BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x424" size="0" name="MDMA_C15LAR" access="Read/Write" description="MDMA channel x Link Address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x428" size="0" name="MDMA_C15TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is protected and can be written only if EN is 0." />
    </Register>
    <Register start="+0x430" size="0" name="MDMA_C15MAR" access="Read/Write" description="MDMA channel x Mask address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x434" size="0" name="MDMA_C15MDR" access="Read/Write" description="MDMA channel x Mask Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OCTOSPI1" start="0x52005000" description="OctoSPI">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Enable" />
      <BitField start="1" size="1" name="ABORT" description="Abort request" />
      <BitField start="2" size="1" name="DMAEN" description="DMA enable" />
      <BitField start="3" size="1" name="TCEN" description="Timeout counter enable" />
      <BitField start="6" size="1" name="DQM" description="Dual-quad mode" />
      <BitField start="7" size="1" name="FSEL" description="FLASH memory selection" />
      <BitField start="8" size="5" name="FTHRES" description="IFO threshold level" />
      <BitField start="16" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="17" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="18" size="1" name="FTIE" description="FIFO threshold interrupt enable" />
      <BitField start="19" size="1" name="SMIE" description="Status match interrupt enable" />
      <BitField start="20" size="1" name="TOIE" description="TimeOut interrupt enable" />
      <BitField start="22" size="1" name="APMS" description="Automatic poll mode stop" />
      <BitField start="23" size="1" name="PMM" description="Polling match mode" />
      <BitField start="28" size="2" name="FMODE" description="Functional mode" />
    </Register>
    <Register start="+0x8" size="0" name="DCR1" access="Read/Write" description="device configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CKMODE" description="Mode 0 / mode 3" />
      <BitField start="1" size="1" name="FRCK" description="Free running clock" />
      <BitField start="3" size="1" name="DLYBYP" description="Delay block bypass" />
      <BitField start="8" size="6" name="CSHT" description="Chip-select high time" />
      <BitField start="16" size="5" name="DEVSIZE" description="Device size" />
      <BitField start="24" size="3" name="MTYP" description="Memory type" />
    </Register>
    <Register start="+0xC" size="0" name="DCR2" access="Read/Write" description="device configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PRESCALER" description="Clock prescaler" />
      <BitField start="16" size="3" name="WRAPSIZE" description="Wrap size" />
    </Register>
    <Register start="+0x10" size="0" name="DCR3" access="Read/Write" description="device configuration register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MAXTRAN" description="Maximum transfer" />
      <BitField start="16" size="5" name="CSBOUND" description="CS boundary" />
    </Register>
    <Register start="+0x14" size="0" name="DCR4" access="Read/Write" description="DCR4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REFRESH" description="Refresh rate" />
    </Register>
    <Register start="+0x20" size="0" name="SR" access="ReadOnly" description="status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEF" description="Clear transfer error flag" />
      <BitField start="1" size="1" name="TCF" description="Clear transfer complete flag" />
      <BitField start="2" size="1" name="FTF" description="FIFO threshold flag" />
      <BitField start="3" size="1" name="SMF" description="Clear status match flag" />
      <BitField start="4" size="1" name="TOF" description="Clear timeout flag" />
      <BitField start="5" size="1" name="BUSY" description="Busy" />
      <BitField start="8" size="6" name="FLEVEL" description="FIFO level" />
    </Register>
    <Register start="+0x24" size="0" name="FCR" access="WriteOnly" description="flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEF" description="Clear transfer error flag" />
      <BitField start="1" size="1" name="CTCF" description="Clear transfer complete flag" />
      <BitField start="3" size="1" name="CSMF" description="Clear status match flag" />
      <BitField start="4" size="1" name="CTOF" description="Clear timeout flag" />
    </Register>
    <Register start="+0x40" size="0" name="DLR" access="Read/Write" description="data length register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DL" description="Data length" />
    </Register>
    <Register start="+0x48" size="0" name="AR" access="Read/Write" description="address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADRESS" description="Adress" />
    </Register>
    <Register start="+0x50" size="0" name="DR" access="Read/Write" description="data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data" />
    </Register>
    <Register start="+0x80" size="0" name="PSMKR" access="Read/Write" description="polling status mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MASK" description="Status mask" />
    </Register>
    <Register start="+0x88" size="0" name="PSMAR" access="Read/Write" description="polling status match register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH" description="Match" />
    </Register>
    <Register start="+0x90" size="0" name="PIR" access="Read/Write" description="OCTOSPI polling interval register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INTERVAL" description="Polling interval" />
    </Register>
    <Register start="+0x100" size="0" name="CCR" access="Read/Write" description="polling interval register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="IMODE" description="Instruction mode" />
      <BitField start="3" size="1" name="IDTR" description="Instruction double transfer rate" />
      <BitField start="4" size="2" name="ISIZE" description="Instruction size" />
      <BitField start="8" size="3" name="ADMODE" description="Address mode" />
      <BitField start="11" size="1" name="ADDTR" description="Address double transfer rate" />
      <BitField start="12" size="2" name="ADSIZE" description="Address size" />
      <BitField start="16" size="3" name="ABMODE" description="Alternate byte mode" />
      <BitField start="19" size="1" name="ABDTR" description="Alternate bytes double transfer rate" />
      <BitField start="20" size="2" name="ABSIZE" description="Alternate bytes size" />
      <BitField start="24" size="3" name="DMODE" description="Data mode" />
      <BitField start="27" size="1" name="DDTR" description="Alternate bytes double transfer rate" />
      <BitField start="29" size="1" name="DQSE" description="DQS enable" />
      <BitField start="31" size="1" name="SIOO" description="Send instruction only once mode" />
    </Register>
    <Register start="+0x108" size="0" name="TCR" access="Read/Write" description="communication configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DCYC" description="Number of dummy cycles" />
      <BitField start="28" size="1" name="DHQC" description="Delay hold quarter cycle" />
      <BitField start="30" size="1" name="SSHIFT" description="Sample shift" />
    </Register>
    <Register start="+0x110" size="0" name="IR" access="Read/Write" description="timing configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INSTRUCTION" description="INSTRUCTION" />
    </Register>
    <Register start="+0x120" size="0" name="ABR" access="Read/Write" description="instruction register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALTERNATE" description="Alternate bytes" />
    </Register>
    <Register start="+0x130" size="0" name="LPTR" access="Read/Write" description="alternate bytes register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIMEOUT" description="Timeout period" />
    </Register>
    <Register start="+0x140" size="0" name="WPCCR" access="Read/Write" description="low-power timeout register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="IMODE" description="Instruction mode" />
      <BitField start="3" size="1" name="IDTR" description="Instruction double transfer rate" />
      <BitField start="4" size="2" name="ISIZE" description="Instruction size" />
      <BitField start="8" size="3" name="ADMODE" description="Address mode" />
      <BitField start="11" size="1" name="ADDTR" description="Address double transfer rate" />
      <BitField start="12" size="2" name="ADSIZE" description="Address size" />
      <BitField start="16" size="3" name="ABMODE" description="Alternate byte mode" />
      <BitField start="19" size="1" name="ABDTR" description="Alternate bytes double transfer rate" />
      <BitField start="20" size="2" name="ABSIZE" description="Alternate bytes size" />
      <BitField start="24" size="3" name="DMODE" description="Data mode" />
      <BitField start="27" size="1" name="DDTR" description="alternate bytes double transfer rate" />
      <BitField start="29" size="1" name="DQSE" description="DQS enable" />
    </Register>
    <Register start="+0x148" size="0" name="WPTCR" access="Read/Write" description="wrap timing configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DCYC" description="Number of dummy cycles" />
      <BitField start="28" size="1" name="DHQC" description="Delay hold quarter cycle" />
      <BitField start="30" size="1" name="SSHIFT" description="Sample shift" />
    </Register>
    <Register start="+0x150" size="0" name="WPIR" access="Read/Write" description="wrap instruction register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INSTRUCTION" description="INSTRUCTION" />
    </Register>
    <Register start="+0x160" size="0" name="WPABR" access="Read/Write" description="wrap alternate bytes register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALTERNATE" description="Alternate bytes" />
    </Register>
    <Register start="+0x180" size="0" name="WCCR" access="Read/Write" description="write communication configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="IMODE" description="Instruction mode" />
      <BitField start="3" size="1" name="IDTR" description="Instruction double transfer rate" />
      <BitField start="4" size="2" name="ISIZE" description="Instruction size" />
      <BitField start="8" size="3" name="ADMODE" description="Address mode" />
      <BitField start="11" size="1" name="ADDTR" description="Address double transfer rate" />
      <BitField start="12" size="2" name="ADSIZE" description="Address size" />
      <BitField start="16" size="3" name="ABMODE" description="Alternate-byte mode" />
      <BitField start="19" size="1" name="ABDTR" description="Alternate bytes double transfer rate" />
      <BitField start="20" size="2" name="ABSIZE" description="Alternate bytes size" />
      <BitField start="24" size="3" name="DMODE" description="Data mode" />
      <BitField start="27" size="1" name="DDTR" description="DDTR" />
      <BitField start="29" size="1" name="DQSE" description="DQSE" />
    </Register>
    <Register start="+0x188" size="0" name="WTCR" access="Read/Write" description="write timing configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DCYC" description="DCYC" />
    </Register>
    <Register start="+0x190" size="0" name="WIR" access="Read/Write" description="OCTOSPI write instruction register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INSTRUCTION" description="Instruction Instruction to be sent to the external SPI device" />
    </Register>
    <Register start="+0x1A0" size="0" name="WABR" access="Read/Write" description="write alternate bytes register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALTERNATE" description="Alternate bytes" />
    </Register>
    <Register start="+0x200" size="0" name="HLCR" access="Read/Write" description="HyperBusTM latency configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LM" description="Latency mode" />
      <BitField start="1" size="1" name="WZL" description="Write zero latency" />
      <BitField start="8" size="8" name="TACC" description="Access time" />
      <BitField start="16" size="8" name="TRWR" description="Read write recovery time" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OCTOSPI2" start="0x5200A000" description="OctoSPI">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Enable" />
      <BitField start="1" size="1" name="ABORT" description="Abort request" />
      <BitField start="2" size="1" name="DMAEN" description="DMA enable" />
      <BitField start="3" size="1" name="TCEN" description="Timeout counter enable" />
      <BitField start="6" size="1" name="DQM" description="Dual-quad mode" />
      <BitField start="7" size="1" name="FSEL" description="FLASH memory selection" />
      <BitField start="8" size="5" name="FTHRES" description="IFO threshold level" />
      <BitField start="16" size="1" name="TEIE" description="Transfer error interrupt enable" />
      <BitField start="17" size="1" name="TCIE" description="Transfer complete interrupt enable" />
      <BitField start="18" size="1" name="FTIE" description="FIFO threshold interrupt enable" />
      <BitField start="19" size="1" name="SMIE" description="Status match interrupt enable" />
      <BitField start="20" size="1" name="TOIE" description="TimeOut interrupt enable" />
      <BitField start="22" size="1" name="APMS" description="Automatic poll mode stop" />
      <BitField start="23" size="1" name="PMM" description="Polling match mode" />
      <BitField start="28" size="2" name="FMODE" description="Functional mode" />
    </Register>
    <Register start="+0x8" size="0" name="DCR1" access="Read/Write" description="device configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CKMODE" description="Mode 0 / mode 3" />
      <BitField start="1" size="1" name="FRCK" description="Free running clock" />
      <BitField start="3" size="1" name="DLYBYP" description="Delay block bypass" />
      <BitField start="8" size="6" name="CSHT" description="Chip-select high time" />
      <BitField start="16" size="5" name="DEVSIZE" description="Device size" />
      <BitField start="24" size="3" name="MTYP" description="Memory type" />
    </Register>
    <Register start="+0xC" size="0" name="DCR2" access="Read/Write" description="device configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PRESCALER" description="Clock prescaler" />
      <BitField start="16" size="3" name="WRAPSIZE" description="Wrap size" />
    </Register>
    <Register start="+0x10" size="0" name="DCR3" access="Read/Write" description="device configuration register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MAXTRAN" description="Maximum transfer" />
      <BitField start="16" size="5" name="CSBOUND" description="CS boundary" />
    </Register>
    <Register start="+0x14" size="0" name="DCR4" access="Read/Write" description="DCR4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REFRESH" description="Refresh rate" />
    </Register>
    <Register start="+0x20" size="0" name="SR" access="ReadOnly" description="status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEF" description="Clear transfer error flag" />
      <BitField start="1" size="1" name="TCF" description="Clear transfer complete flag" />
      <BitField start="2" size="1" name="FTF" description="FIFO threshold flag" />
      <BitField start="3" size="1" name="SMF" description="Clear status match flag" />
      <BitField start="4" size="1" name="TOF" description="Clear timeout flag" />
      <BitField start="5" size="1" name="BUSY" description="Busy" />
      <BitField start="8" size="6" name="FLEVEL" description="FIFO level" />
    </Register>
    <Register start="+0x24" size="0" name="FCR" access="WriteOnly" description="flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEF" description="Clear transfer error flag" />
      <BitField start="1" size="1" name="CTCF" description="Clear transfer complete flag" />
      <BitField start="3" size="1" name="CSMF" description="Clear status match flag" />
      <BitField start="4" size="1" name="CTOF" description="Clear timeout flag" />
    </Register>
    <Register start="+0x40" size="0" name="DLR" access="Read/Write" description="data length register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DL" description="Data length" />
    </Register>
    <Register start="+0x48" size="0" name="AR" access="Read/Write" description="address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADRESS" description="Adress" />
    </Register>
    <Register start="+0x50" size="0" name="DR" access="Read/Write" description="data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data" />
    </Register>
    <Register start="+0x80" size="0" name="PSMKR" access="Read/Write" description="polling status mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MASK" description="Status mask" />
    </Register>
    <Register start="+0x88" size="0" name="PSMAR" access="Read/Write" description="polling status match register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH" description="Match" />
    </Register>
    <Register start="+0x90" size="0" name="PIR" access="Read/Write" description="OCTOSPI polling interval register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INTERVAL" description="Polling interval" />
    </Register>
    <Register start="+0x100" size="0" name="CCR" access="Read/Write" description="polling interval register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="IMODE" description="Instruction mode" />
      <BitField start="3" size="1" name="IDTR" description="Instruction double transfer rate" />
      <BitField start="4" size="2" name="ISIZE" description="Instruction size" />
      <BitField start="8" size="3" name="ADMODE" description="Address mode" />
      <BitField start="11" size="1" name="ADDTR" description="Address double transfer rate" />
      <BitField start="12" size="2" name="ADSIZE" description="Address size" />
      <BitField start="16" size="3" name="ABMODE" description="Alternate byte mode" />
      <BitField start="19" size="1" name="ABDTR" description="Alternate bytes double transfer rate" />
      <BitField start="20" size="2" name="ABSIZE" description="Alternate bytes size" />
      <BitField start="24" size="3" name="DMODE" description="Data mode" />
      <BitField start="27" size="1" name="DDTR" description="Alternate bytes double transfer rate" />
      <BitField start="29" size="1" name="DQSE" description="DQS enable" />
      <BitField start="31" size="1" name="SIOO" description="Send instruction only once mode" />
    </Register>
    <Register start="+0x108" size="0" name="TCR" access="Read/Write" description="communication configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DCYC" description="Number of dummy cycles" />
      <BitField start="28" size="1" name="DHQC" description="Delay hold quarter cycle" />
      <BitField start="30" size="1" name="SSHIFT" description="Sample shift" />
    </Register>
    <Register start="+0x110" size="0" name="IR" access="Read/Write" description="timing configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INSTRUCTION" description="INSTRUCTION" />
    </Register>
    <Register start="+0x120" size="0" name="ABR" access="Read/Write" description="instruction register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALTERNATE" description="Alternate bytes" />
    </Register>
    <Register start="+0x130" size="0" name="LPTR" access="Read/Write" description="alternate bytes register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIMEOUT" description="Timeout period" />
    </Register>
    <Register start="+0x140" size="0" name="WPCCR" access="Read/Write" description="low-power timeout register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="IMODE" description="Instruction mode" />
      <BitField start="3" size="1" name="IDTR" description="Instruction double transfer rate" />
      <BitField start="4" size="2" name="ISIZE" description="Instruction size" />
      <BitField start="8" size="3" name="ADMODE" description="Address mode" />
      <BitField start="11" size="1" name="ADDTR" description="Address double transfer rate" />
      <BitField start="12" size="2" name="ADSIZE" description="Address size" />
      <BitField start="16" size="3" name="ABMODE" description="Alternate byte mode" />
      <BitField start="19" size="1" name="ABDTR" description="Alternate bytes double transfer rate" />
      <BitField start="20" size="2" name="ABSIZE" description="Alternate bytes size" />
      <BitField start="24" size="3" name="DMODE" description="Data mode" />
      <BitField start="27" size="1" name="DDTR" description="alternate bytes double transfer rate" />
      <BitField start="29" size="1" name="DQSE" description="DQS enable" />
    </Register>
    <Register start="+0x148" size="0" name="WPTCR" access="Read/Write" description="wrap timing configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DCYC" description="Number of dummy cycles" />
      <BitField start="28" size="1" name="DHQC" description="Delay hold quarter cycle" />
      <BitField start="30" size="1" name="SSHIFT" description="Sample shift" />
    </Register>
    <Register start="+0x150" size="0" name="WPIR" access="Read/Write" description="wrap instruction register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INSTRUCTION" description="INSTRUCTION" />
    </Register>
    <Register start="+0x160" size="0" name="WPABR" access="Read/Write" description="wrap alternate bytes register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALTERNATE" description="Alternate bytes" />
    </Register>
    <Register start="+0x180" size="0" name="WCCR" access="Read/Write" description="write communication configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="IMODE" description="Instruction mode" />
      <BitField start="3" size="1" name="IDTR" description="Instruction double transfer rate" />
      <BitField start="4" size="2" name="ISIZE" description="Instruction size" />
      <BitField start="8" size="3" name="ADMODE" description="Address mode" />
      <BitField start="11" size="1" name="ADDTR" description="Address double transfer rate" />
      <BitField start="12" size="2" name="ADSIZE" description="Address size" />
      <BitField start="16" size="3" name="ABMODE" description="Alternate-byte mode" />
      <BitField start="19" size="1" name="ABDTR" description="Alternate bytes double transfer rate" />
      <BitField start="20" size="2" name="ABSIZE" description="Alternate bytes size" />
      <BitField start="24" size="3" name="DMODE" description="Data mode" />
      <BitField start="27" size="1" name="DDTR" description="DDTR" />
      <BitField start="29" size="1" name="DQSE" description="DQSE" />
    </Register>
    <Register start="+0x188" size="0" name="WTCR" access="Read/Write" description="write timing configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DCYC" description="DCYC" />
    </Register>
    <Register start="+0x190" size="0" name="WIR" access="Read/Write" description="OCTOSPI write instruction register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="INSTRUCTION" description="Instruction Instruction to be sent to the external SPI device" />
    </Register>
    <Register start="+0x1A0" size="0" name="WABR" access="Read/Write" description="write alternate bytes register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALTERNATE" description="Alternate bytes" />
    </Register>
    <Register start="+0x200" size="0" name="HLCR" access="Read/Write" description="HyperBusTM latency configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LM" description="Latency mode" />
      <BitField start="1" size="1" name="WZL" description="Write zero latency" />
      <BitField start="8" size="8" name="TACC" description="Access time" />
      <BitField start="16" size="8" name="TRWR" description="Read write recovery time" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OPAMP" start="0x40009000" description="Operational amplifiers">
    <Register start="+0x0" size="0" name="OPAMP1_CSR" access="Read/Write" description="OPAMP1 control/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OPAEN" description="Operational amplifier Enable" />
      <BitField start="1" size="1" name="FORCE_VP" description="Force internal reference on VP (reserved for test" />
      <BitField start="2" size="2" name="VP_SEL" description="Operational amplifier PGA mode" />
      <BitField start="5" size="2" name="VM_SEL" description="Inverting input selection" />
      <BitField start="8" size="1" name="OPAHSM" description="Operational amplifier high-speed mode" />
      <BitField start="11" size="1" name="CALON" description="Calibration mode enabled" />
      <BitField start="12" size="2" name="CALSEL" description="Calibration selection" />
      <BitField start="14" size="4" name="PGA_GAIN" description="allows to switch from AOP offset trimmed values to AOP offset" />
      <BitField start="18" size="1" name="USERTRIM" description="User trimming enable" />
      <BitField start="29" size="1" name="TSTREF" description="OPAMP calibration reference voltage output control (reserved for test)" />
      <BitField start="30" size="1" name="CALOUT" description="Operational amplifier calibration output" />
    </Register>
    <Register start="+0x4" size="0" name="OPAMP1_OTR" access="Read/Write" description="OPAMP1 offset trimming register in normal mode" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TRIMOFFSETN" description="Trim for NMOS differential pairs" />
      <BitField start="8" size="5" name="TRIMOFFSETP" description="Trim for PMOS differential pairs" />
    </Register>
    <Register start="+0x8" size="0" name="OPAMP1_HSOTR" access="Read/Write" description="OPAMP1 offset trimming register in low-power mode" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TRIMLPOFFSETN" description="Trim for NMOS differential pairs" />
      <BitField start="8" size="5" name="TRIMLPOFFSETP" description="Trim for PMOS differential pairs" />
    </Register>
    <Register start="+0x10" size="0" name="OPAMP2_CSR" access="Read/Write" description="OPAMP2 control/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OPAEN" description="Operational amplifier Enable" />
      <BitField start="1" size="1" name="FORCE_VP" description="Force internal reference on VP (reserved for test)" />
      <BitField start="5" size="2" name="VM_SEL" description="Inverting input selection" />
      <BitField start="8" size="1" name="OPAHSM" description="Operational amplifier high-speed mode" />
      <BitField start="11" size="1" name="CALON" description="Calibration mode enabled" />
      <BitField start="12" size="2" name="CALSEL" description="Calibration selection" />
      <BitField start="14" size="4" name="PGA_GAIN" description="Operational amplifier Programmable amplifier gain value" />
      <BitField start="18" size="1" name="USERTRIM" description="User trimming enable" />
      <BitField start="29" size="1" name="TSTREF" description="OPAMP calibration reference voltage output control (reserved for test)" />
      <BitField start="30" size="1" name="CALOUT" description="Operational amplifier calibration output" />
    </Register>
    <Register start="+0x14" size="0" name="OPAMP2_OTR" access="Read/Write" description="OPAMP2 offset trimming register in normal mode" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TRIMOFFSETN" description="Trim for NMOS differential pairs" />
      <BitField start="8" size="5" name="TRIMOFFSETP" description="Trim for PMOS differential pairs" />
    </Register>
    <Register start="+0x18" size="0" name="OPAMP2_HSOTR" access="Read/Write" description="OPAMP2 offset trimming register in low-power mode" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TRIMLPOFFSETN" description="Trim for NMOS differential pairs" />
      <BitField start="8" size="5" name="TRIMLPOFFSETP" description="Trim for PMOS differential pairs" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTG1_HS_DEVICE" start="0x40040800" description="USB 1 on the go high speed">
    <Register start="+0x0" size="4" name="OTG_HS_DCFG" access="Read/Write" description="OTG_HS device configuration register" reset_value="0x02200000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="DSPD" description="Device speed" />
      <BitField start="2" size="1" name="NZLSOHSK" description="Nonzero-length status OUT handshake" />
      <BitField start="4" size="7" name="DAD" description="Device address" />
      <BitField start="11" size="2" name="PFIVL" description="Periodic (micro)frame interval" />
      <BitField start="24" size="2" name="PERSCHIVL" description="Periodic scheduling interval" />
    </Register>
    <Register start="+0x4" size="4" name="OTG_HS_DCTL" access="Read/Write" description="OTG_HS device control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RWUSIG" description="Remote wakeup signaling" />
      <BitField start="1" size="1" name="SDIS" description="Soft disconnect" />
      <BitField start="2" size="1" name="GINSTS" description="Global IN NAK status" />
      <BitField start="3" size="1" name="GONSTS" description="Global OUT NAK status" />
      <BitField start="4" size="3" name="TCTL" description="Test control" />
      <BitField start="7" size="1" name="SGINAK" description="Set global IN NAK" />
      <BitField start="8" size="1" name="CGINAK" description="Clear global IN NAK" />
      <BitField start="9" size="1" name="SGONAK" description="Set global OUT NAK" />
      <BitField start="10" size="1" name="CGONAK" description="Clear global OUT NAK" />
      <BitField start="11" size="1" name="POPRGDNE" description="Power-on programming done" />
    </Register>
    <Register start="+0x8" size="4" name="OTG_HS_DSTS" access="ReadOnly" description="OTG_HS device status register" reset_value="0x00000010" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUSPSTS" description="Suspend status" />
      <BitField start="1" size="2" name="ENUMSPD" description="Enumerated speed" />
      <BitField start="3" size="1" name="EERR" description="Erratic error" />
      <BitField start="8" size="14" name="FNSOF" description="Frame number of the received SOF" />
    </Register>
    <Register start="+0x10" size="4" name="OTG_HS_DIEPMSK" access="Read/Write" description="OTG_HS device IN endpoint common interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed interrupt mask" />
      <BitField start="1" size="1" name="EPDM" description="Endpoint disabled interrupt mask" />
      <BitField start="3" size="1" name="TOM" description="Timeout condition mask (nonisochronous endpoints)" />
      <BitField start="4" size="1" name="ITTXFEMSK" description="IN token received when TxFIFO empty mask" />
      <BitField start="5" size="1" name="INEPNMM" description="IN token received with EP mismatch mask" />
      <BitField start="6" size="1" name="INEPNEM" description="IN endpoint NAK effective mask" />
      <BitField start="8" size="1" name="TXFURM" description="FIFO underrun mask" />
      <BitField start="9" size="1" name="BIM" description="BNA interrupt mask" />
    </Register>
    <Register start="+0x14" size="4" name="OTG_HS_DOEPMSK" access="Read/Write" description="OTG_HS device OUT endpoint common interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed interrupt mask" />
      <BitField start="1" size="1" name="EPDM" description="Endpoint disabled interrupt mask" />
      <BitField start="3" size="1" name="STUPM" description="SETUP phase done mask" />
      <BitField start="4" size="1" name="OTEPDM" description="OUT token received when endpoint disabled mask" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received mask" />
      <BitField start="8" size="1" name="OPEM" description="OUT packet error mask" />
      <BitField start="9" size="1" name="BOIM" description="BNA interrupt mask" />
    </Register>
    <Register start="+0x18" size="4" name="OTG_HS_DAINT" access="ReadOnly" description="OTG_HS device all endpoints interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="IEPINT" description="IN endpoint interrupt bits" />
      <BitField start="16" size="16" name="OEPINT" description="OUT endpoint interrupt bits" />
    </Register>
    <Register start="+0x1C" size="4" name="OTG_HS_DAINTMSK" access="Read/Write" description="OTG_HS all endpoints interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="IEPM" description="IN EP interrupt mask bits" />
      <BitField start="16" size="16" name="OEPM" description="OUT EP interrupt mask bits" />
    </Register>
    <Register start="+0x28" size="4" name="OTG_HS_DVBUSDIS" access="Read/Write" description="OTG_HS device VBUS discharge time register" reset_value="0x000017D7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VBUSDT" description="Device VBUS discharge time" />
    </Register>
    <Register start="+0x2C" size="4" name="OTG_HS_DVBUSPULSE" access="Read/Write" description="OTG_HS device VBUS pulsing time register" reset_value="0x000005B8" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DVBUSP" description="Device VBUS pulsing time" />
    </Register>
    <Register start="+0x30" size="4" name="OTG_HS_DTHRCTL" access="Read/Write" description="OTG_HS Device threshold control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="NONISOTHREN" description="Nonisochronous IN endpoints threshold enable" />
      <BitField start="1" size="1" name="ISOTHREN" description="ISO IN endpoint threshold enable" />
      <BitField start="2" size="9" name="TXTHRLEN" description="Transmit threshold length" />
      <BitField start="16" size="1" name="RXTHREN" description="Receive threshold enable" />
      <BitField start="17" size="9" name="RXTHRLEN" description="Receive threshold length" />
      <BitField start="27" size="1" name="ARPEN" description="Arbiter parking enable" />
    </Register>
    <Register start="+0x34" size="4" name="OTG_HS_DIEPEMPMSK" access="Read/Write" description="OTG_HS device IN endpoint FIFO empty interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXFEM" description="IN EP Tx FIFO empty interrupt mask bits" />
    </Register>
    <Register start="+0x38" size="4" name="OTG_HS_DEACHINT" access="Read/Write" description="OTG_HS device each endpoint interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="IEP1INT" description="IN endpoint 1interrupt bit" />
      <BitField start="17" size="1" name="OEP1INT" description="OUT endpoint 1 interrupt bit" />
    </Register>
    <Register start="+0x3C" size="4" name="OTG_HS_DEACHINTMSK" access="Read/Write" description="OTG_HS device each endpoint interrupt register mask" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="IEP1INTM" description="IN Endpoint 1 interrupt mask bit" />
      <BitField start="17" size="1" name="OEP1INTM" description="OUT Endpoint 1 interrupt mask bit" />
    </Register>
    <Register start="+0x100" size="4" name="OTG_HS_DIEPCTL0" access="Read/Write" description="OTG device endpoint-0 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x120" size="4" name="OTG_HS_DIEPCTL1" access="Read/Write" description="OTG device endpoint-1 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x140" size="4" name="OTG_HS_DIEPCTL2" access="Read/Write" description="OTG device endpoint-2 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x160" size="4" name="OTG_HS_DIEPCTL3" access="Read/Write" description="OTG device endpoint-3 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x180" size="4" name="OTG_HS_DIEPCTL4" access="Read/Write" description="OTG device endpoint-4 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x1A0" size="4" name="OTG_HS_DIEPCTL5" access="Read/Write" description="OTG device endpoint-5 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x1C0" size="4" name="OTG_HS_DIEPCTL6" access="Read/Write" description="OTG device endpoint-6 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x1E0" size="4" name="OTG_HS_DIEPCTL7" access="Read/Write" description="OTG device endpoint-7 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x108" size="4" name="OTG_HS_DIEPINT0" access="Read/Write" description="OTG device endpoint-0 interrupt register" reset_value="0x00000080" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x128" size="4" name="OTG_HS_DIEPINT1" access="Read/Write" description="OTG device endpoint-1 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x148" size="4" name="OTG_HS_DIEPINT2" access="Read/Write" description="OTG device endpoint-2 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x168" size="4" name="OTG_HS_DIEPINT3" access="Read/Write" description="OTG device endpoint-3 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x188" size="4" name="OTG_HS_DIEPINT4" access="Read/Write" description="OTG device endpoint-4 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x1A8" size="4" name="OTG_HS_DIEPINT5" access="Read/Write" description="OTG device endpoint-5 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x1C8" size="4" name="OTG_HS_DIEPINT6" access="Read/Write" description="OTG device endpoint-6 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x1E8" size="4" name="OTG_HS_DIEPINT7" access="Read/Write" description="OTG device endpoint-7 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x110" size="4" name="OTG_HS_DIEPTSIZ0" access="Read/Write" description="OTG_HS device IN endpoint 0 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="2" name="PKTCNT" description="Packet count" />
    </Register>
    <Register start="+0x114" size="4" name="OTG_HS_DIEPDMA1" access="Read/Write" description="OTG_HS device endpoint-1 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x134" size="4" name="OTG_HS_DIEPDMA2" access="Read/Write" description="OTG_HS device endpoint-2 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x154" size="4" name="OTG_HS_DIEPDMA3" access="Read/Write" description="OTG_HS device endpoint-3 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x174" size="4" name="OTG_HS_DIEPDMA4" access="Read/Write" description="OTG_HS device endpoint-4 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x194" size="4" name="OTG_HS_DIEPDMA5" access="Read/Write" description="OTG_HS device endpoint-5 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x118" size="4" name="OTG_HS_DTXFSTS0" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x138" size="4" name="OTG_HS_DTXFSTS1" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x158" size="4" name="OTG_HS_DTXFSTS2" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x178" size="4" name="OTG_HS_DTXFSTS3" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x198" size="4" name="OTG_HS_DTXFSTS4" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x1B8" size="4" name="OTG_HS_DTXFSTS5" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x130" size="4" name="OTG_HS_DIEPTSIZ1" access="Read/Write" description="OTG_HS device endpoint transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x150" size="4" name="OTG_HS_DIEPTSIZ2" access="Read/Write" description="OTG_HS device endpoint transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x170" size="4" name="OTG_HS_DIEPTSIZ3" access="Read/Write" description="OTG_HS device endpoint transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x190" size="4" name="OTG_HS_DIEPTSIZ4" access="Read/Write" description="OTG_HS device endpoint transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x1B0" size="4" name="OTG_HS_DIEPTSIZ5" access="Read/Write" description="OTG_HS device endpoint transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x300" size="4" name="OTG_HS_DOEPCTL0" access="Read/Write" description="OTG_HS device control OUT endpoint 0 control register" reset_value="0x00008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x320" size="4" name="OTG_HS_DOEPCTL1" access="Read/Write" description="OTG device endpoint-1 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x340" size="4" name="OTG_HS_DOEPCTL2" access="Read/Write" description="OTG device endpoint-2 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x360" size="4" name="OTG_HS_DOEPCTL3" access="Read/Write" description="OTG device endpoint-3 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x308" size="4" name="OTG_HS_DOEPINT0" access="Read/Write" description="OTG_HS device endpoint-0 interrupt register" reset_value="0x00000080" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x328" size="4" name="OTG_HS_DOEPINT1" access="Read/Write" description="OTG_HS device endpoint-1 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x348" size="4" name="OTG_HS_DOEPINT2" access="Read/Write" description="OTG_HS device endpoint-2 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x368" size="4" name="OTG_HS_DOEPINT3" access="Read/Write" description="OTG_HS device endpoint-3 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x388" size="4" name="OTG_HS_DOEPINT4" access="Read/Write" description="OTG_HS device endpoint-4 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x3A8" size="4" name="OTG_HS_DOEPINT5" access="Read/Write" description="OTG_HS device endpoint-5 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x3C8" size="4" name="OTG_HS_DOEPINT6" access="Read/Write" description="OTG_HS device endpoint-6 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x3E8" size="4" name="OTG_HS_DOEPINT7" access="Read/Write" description="OTG_HS device endpoint-7 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x310" size="4" name="OTG_HS_DOEPTSIZ0" access="Read/Write" description="OTG_HS device endpoint-0 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="1" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="STUPCNT" description="SETUP packet count" />
    </Register>
    <Register start="+0x330" size="4" name="OTG_HS_DOEPTSIZ1" access="Read/Write" description="OTG_HS device endpoint-1 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet count" />
    </Register>
    <Register start="+0x350" size="4" name="OTG_HS_DOEPTSIZ2" access="Read/Write" description="OTG_HS device endpoint-2 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet count" />
    </Register>
    <Register start="+0x370" size="4" name="OTG_HS_DOEPTSIZ3" access="Read/Write" description="OTG_HS device endpoint-3 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet count" />
    </Register>
    <Register start="+0x390" size="4" name="OTG_HS_DOEPTSIZ4" access="Read/Write" description="OTG_HS device endpoint-4 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet count" />
    </Register>
    <Register start="+0x1A0" size="4" name="OTG_HS_DIEPTSIZ6" access="Read/Write" description="OTG_HS device endpoint transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x1A4" size="4" name="OTG_HS_DTXFSTS6" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x1A8" size="4" name="OTG_HS_DIEPTSIZ7" access="Read/Write" description="OTG_HS device endpoint transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x1AC" size="4" name="OTG_HS_DTXFSTS7" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x380" size="4" name="OTG_HS_DOEPCTL4" access="Read/Write" description="OTG device endpoint-4 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x3A0" size="4" name="OTG_HS_DOEPCTL5" access="Read/Write" description="OTG device endpoint-5 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x3C0" size="4" name="OTG_HS_DOEPCTL6" access="Read/Write" description="OTG device endpoint-6 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x3E0" size="4" name="OTG_HS_DOEPCTL7" access="Read/Write" description="OTG device endpoint-7 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x3B0" size="4" name="OTG_HS_DOEPTSIZ5" access="Read/Write" description="OTG_HS device endpoint-5 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet count" />
    </Register>
    <Register start="+0x3D0" size="4" name="OTG_HS_DOEPTSIZ6" access="Read/Write" description="OTG_HS device endpoint-6 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet count" />
    </Register>
    <Register start="+0x3F0" size="4" name="OTG_HS_DOEPTSIZ7" access="Read/Write" description="OTG_HS device endpoint-7 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet count" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTG2_HS_DEVICE" start="0x40080800" description="USB 1 on the go high speed">
    <Register start="+0x0" size="4" name="OTG_HS_DCFG" access="Read/Write" description="OTG_HS device configuration register" reset_value="0x02200000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="DSPD" description="Device speed" />
      <BitField start="2" size="1" name="NZLSOHSK" description="Nonzero-length status OUT handshake" />
      <BitField start="4" size="7" name="DAD" description="Device address" />
      <BitField start="11" size="2" name="PFIVL" description="Periodic (micro)frame interval" />
      <BitField start="24" size="2" name="PERSCHIVL" description="Periodic scheduling interval" />
    </Register>
    <Register start="+0x4" size="4" name="OTG_HS_DCTL" access="Read/Write" description="OTG_HS device control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RWUSIG" description="Remote wakeup signaling" />
      <BitField start="1" size="1" name="SDIS" description="Soft disconnect" />
      <BitField start="2" size="1" name="GINSTS" description="Global IN NAK status" />
      <BitField start="3" size="1" name="GONSTS" description="Global OUT NAK status" />
      <BitField start="4" size="3" name="TCTL" description="Test control" />
      <BitField start="7" size="1" name="SGINAK" description="Set global IN NAK" />
      <BitField start="8" size="1" name="CGINAK" description="Clear global IN NAK" />
      <BitField start="9" size="1" name="SGONAK" description="Set global OUT NAK" />
      <BitField start="10" size="1" name="CGONAK" description="Clear global OUT NAK" />
      <BitField start="11" size="1" name="POPRGDNE" description="Power-on programming done" />
    </Register>
    <Register start="+0x8" size="4" name="OTG_HS_DSTS" access="ReadOnly" description="OTG_HS device status register" reset_value="0x00000010" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUSPSTS" description="Suspend status" />
      <BitField start="1" size="2" name="ENUMSPD" description="Enumerated speed" />
      <BitField start="3" size="1" name="EERR" description="Erratic error" />
      <BitField start="8" size="14" name="FNSOF" description="Frame number of the received SOF" />
    </Register>
    <Register start="+0x10" size="4" name="OTG_HS_DIEPMSK" access="Read/Write" description="OTG_HS device IN endpoint common interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed interrupt mask" />
      <BitField start="1" size="1" name="EPDM" description="Endpoint disabled interrupt mask" />
      <BitField start="3" size="1" name="TOM" description="Timeout condition mask (nonisochronous endpoints)" />
      <BitField start="4" size="1" name="ITTXFEMSK" description="IN token received when TxFIFO empty mask" />
      <BitField start="5" size="1" name="INEPNMM" description="IN token received with EP mismatch mask" />
      <BitField start="6" size="1" name="INEPNEM" description="IN endpoint NAK effective mask" />
      <BitField start="8" size="1" name="TXFURM" description="FIFO underrun mask" />
      <BitField start="9" size="1" name="BIM" description="BNA interrupt mask" />
    </Register>
    <Register start="+0x14" size="4" name="OTG_HS_DOEPMSK" access="Read/Write" description="OTG_HS device OUT endpoint common interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed interrupt mask" />
      <BitField start="1" size="1" name="EPDM" description="Endpoint disabled interrupt mask" />
      <BitField start="3" size="1" name="STUPM" description="SETUP phase done mask" />
      <BitField start="4" size="1" name="OTEPDM" description="OUT token received when endpoint disabled mask" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received mask" />
      <BitField start="8" size="1" name="OPEM" description="OUT packet error mask" />
      <BitField start="9" size="1" name="BOIM" description="BNA interrupt mask" />
    </Register>
    <Register start="+0x18" size="4" name="OTG_HS_DAINT" access="ReadOnly" description="OTG_HS device all endpoints interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="IEPINT" description="IN endpoint interrupt bits" />
      <BitField start="16" size="16" name="OEPINT" description="OUT endpoint interrupt bits" />
    </Register>
    <Register start="+0x1C" size="4" name="OTG_HS_DAINTMSK" access="Read/Write" description="OTG_HS all endpoints interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="IEPM" description="IN EP interrupt mask bits" />
      <BitField start="16" size="16" name="OEPM" description="OUT EP interrupt mask bits" />
    </Register>
    <Register start="+0x28" size="4" name="OTG_HS_DVBUSDIS" access="Read/Write" description="OTG_HS device VBUS discharge time register" reset_value="0x000017D7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VBUSDT" description="Device VBUS discharge time" />
    </Register>
    <Register start="+0x2C" size="4" name="OTG_HS_DVBUSPULSE" access="Read/Write" description="OTG_HS device VBUS pulsing time register" reset_value="0x000005B8" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DVBUSP" description="Device VBUS pulsing time" />
    </Register>
    <Register start="+0x30" size="4" name="OTG_HS_DTHRCTL" access="Read/Write" description="OTG_HS Device threshold control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="NONISOTHREN" description="Nonisochronous IN endpoints threshold enable" />
      <BitField start="1" size="1" name="ISOTHREN" description="ISO IN endpoint threshold enable" />
      <BitField start="2" size="9" name="TXTHRLEN" description="Transmit threshold length" />
      <BitField start="16" size="1" name="RXTHREN" description="Receive threshold enable" />
      <BitField start="17" size="9" name="RXTHRLEN" description="Receive threshold length" />
      <BitField start="27" size="1" name="ARPEN" description="Arbiter parking enable" />
    </Register>
    <Register start="+0x34" size="4" name="OTG_HS_DIEPEMPMSK" access="Read/Write" description="OTG_HS device IN endpoint FIFO empty interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXFEM" description="IN EP Tx FIFO empty interrupt mask bits" />
    </Register>
    <Register start="+0x38" size="4" name="OTG_HS_DEACHINT" access="Read/Write" description="OTG_HS device each endpoint interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="IEP1INT" description="IN endpoint 1interrupt bit" />
      <BitField start="17" size="1" name="OEP1INT" description="OUT endpoint 1 interrupt bit" />
    </Register>
    <Register start="+0x3C" size="4" name="OTG_HS_DEACHINTMSK" access="Read/Write" description="OTG_HS device each endpoint interrupt register mask" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="IEP1INTM" description="IN Endpoint 1 interrupt mask bit" />
      <BitField start="17" size="1" name="OEP1INTM" description="OUT Endpoint 1 interrupt mask bit" />
    </Register>
    <Register start="+0x100" size="4" name="OTG_HS_DIEPCTL0" access="Read/Write" description="OTG device endpoint-0 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x120" size="4" name="OTG_HS_DIEPCTL1" access="Read/Write" description="OTG device endpoint-1 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x140" size="4" name="OTG_HS_DIEPCTL2" access="Read/Write" description="OTG device endpoint-2 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x160" size="4" name="OTG_HS_DIEPCTL3" access="Read/Write" description="OTG device endpoint-3 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x180" size="4" name="OTG_HS_DIEPCTL4" access="Read/Write" description="OTG device endpoint-4 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x1A0" size="4" name="OTG_HS_DIEPCTL5" access="Read/Write" description="OTG device endpoint-5 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x1C0" size="4" name="OTG_HS_DIEPCTL6" access="Read/Write" description="OTG device endpoint-6 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x1E0" size="4" name="OTG_HS_DIEPCTL7" access="Read/Write" description="OTG device endpoint-7 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x108" size="4" name="OTG_HS_DIEPINT0" access="Read/Write" description="OTG device endpoint-0 interrupt register" reset_value="0x00000080" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x128" size="4" name="OTG_HS_DIEPINT1" access="Read/Write" description="OTG device endpoint-1 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x148" size="4" name="OTG_HS_DIEPINT2" access="Read/Write" description="OTG device endpoint-2 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x168" size="4" name="OTG_HS_DIEPINT3" access="Read/Write" description="OTG device endpoint-3 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x188" size="4" name="OTG_HS_DIEPINT4" access="Read/Write" description="OTG device endpoint-4 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x1A8" size="4" name="OTG_HS_DIEPINT5" access="Read/Write" description="OTG device endpoint-5 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x1C8" size="4" name="OTG_HS_DIEPINT6" access="Read/Write" description="OTG device endpoint-6 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x1E8" size="4" name="OTG_HS_DIEPINT7" access="Read/Write" description="OTG device endpoint-7 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x110" size="4" name="OTG_HS_DIEPTSIZ0" access="Read/Write" description="OTG_HS device IN endpoint 0 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="2" name="PKTCNT" description="Packet count" />
    </Register>
    <Register start="+0x114" size="4" name="OTG_HS_DIEPDMA1" access="Read/Write" description="OTG_HS device endpoint-1 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x134" size="4" name="OTG_HS_DIEPDMA2" access="Read/Write" description="OTG_HS device endpoint-2 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x154" size="4" name="OTG_HS_DIEPDMA3" access="Read/Write" description="OTG_HS device endpoint-3 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x174" size="4" name="OTG_HS_DIEPDMA4" access="Read/Write" description="OTG_HS device endpoint-4 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x194" size="4" name="OTG_HS_DIEPDMA5" access="Read/Write" description="OTG_HS device endpoint-5 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x118" size="4" name="OTG_HS_DTXFSTS0" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x138" size="4" name="OTG_HS_DTXFSTS1" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x158" size="4" name="OTG_HS_DTXFSTS2" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x178" size="4" name="OTG_HS_DTXFSTS3" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x198" size="4" name="OTG_HS_DTXFSTS4" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x1B8" size="4" name="OTG_HS_DTXFSTS5" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x130" size="4" name="OTG_HS_DIEPTSIZ1" access="Read/Write" description="OTG_HS device endpoint transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x150" size="4" name="OTG_HS_DIEPTSIZ2" access="Read/Write" description="OTG_HS device endpoint transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x170" size="4" name="OTG_HS_DIEPTSIZ3" access="Read/Write" description="OTG_HS device endpoint transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x190" size="4" name="OTG_HS_DIEPTSIZ4" access="Read/Write" description="OTG_HS device endpoint transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x1B0" size="4" name="OTG_HS_DIEPTSIZ5" access="Read/Write" description="OTG_HS device endpoint transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x300" size="4" name="OTG_HS_DOEPCTL0" access="Read/Write" description="OTG_HS device control OUT endpoint 0 control register" reset_value="0x00008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x320" size="4" name="OTG_HS_DOEPCTL1" access="Read/Write" description="OTG device endpoint-1 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x340" size="4" name="OTG_HS_DOEPCTL2" access="Read/Write" description="OTG device endpoint-2 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x360" size="4" name="OTG_HS_DOEPCTL3" access="Read/Write" description="OTG device endpoint-3 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x308" size="4" name="OTG_HS_DOEPINT0" access="Read/Write" description="OTG_HS device endpoint-0 interrupt register" reset_value="0x00000080" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x328" size="4" name="OTG_HS_DOEPINT1" access="Read/Write" description="OTG_HS device endpoint-1 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x348" size="4" name="OTG_HS_DOEPINT2" access="Read/Write" description="OTG_HS device endpoint-2 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x368" size="4" name="OTG_HS_DOEPINT3" access="Read/Write" description="OTG_HS device endpoint-3 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x388" size="4" name="OTG_HS_DOEPINT4" access="Read/Write" description="OTG_HS device endpoint-4 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x3A8" size="4" name="OTG_HS_DOEPINT5" access="Read/Write" description="OTG_HS device endpoint-5 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x3C8" size="4" name="OTG_HS_DOEPINT6" access="Read/Write" description="OTG_HS device endpoint-6 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x3E8" size="4" name="OTG_HS_DOEPINT7" access="Read/Write" description="OTG_HS device endpoint-7 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x310" size="4" name="OTG_HS_DOEPTSIZ0" access="Read/Write" description="OTG_HS device endpoint-0 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="1" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="STUPCNT" description="SETUP packet count" />
    </Register>
    <Register start="+0x330" size="4" name="OTG_HS_DOEPTSIZ1" access="Read/Write" description="OTG_HS device endpoint-1 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet count" />
    </Register>
    <Register start="+0x350" size="4" name="OTG_HS_DOEPTSIZ2" access="Read/Write" description="OTG_HS device endpoint-2 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet count" />
    </Register>
    <Register start="+0x370" size="4" name="OTG_HS_DOEPTSIZ3" access="Read/Write" description="OTG_HS device endpoint-3 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet count" />
    </Register>
    <Register start="+0x390" size="4" name="OTG_HS_DOEPTSIZ4" access="Read/Write" description="OTG_HS device endpoint-4 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet count" />
    </Register>
    <Register start="+0x1A0" size="4" name="OTG_HS_DIEPTSIZ6" access="Read/Write" description="OTG_HS device endpoint transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x1A4" size="4" name="OTG_HS_DTXFSTS6" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x1A8" size="4" name="OTG_HS_DIEPTSIZ7" access="Read/Write" description="OTG_HS device endpoint transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x1AC" size="4" name="OTG_HS_DTXFSTS7" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space avail" />
    </Register>
    <Register start="+0x380" size="4" name="OTG_HS_DOEPCTL4" access="Read/Write" description="OTG device endpoint-4 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x3A0" size="4" name="OTG_HS_DOEPCTL5" access="Read/Write" description="OTG device endpoint-5 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x3C0" size="4" name="OTG_HS_DOEPCTL6" access="Read/Write" description="OTG device endpoint-6 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x3E0" size="4" name="OTG_HS_DOEPCTL7" access="Read/Write" description="OTG device endpoint-7 control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x3B0" size="4" name="OTG_HS_DOEPTSIZ5" access="Read/Write" description="OTG_HS device endpoint-5 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet count" />
    </Register>
    <Register start="+0x3D0" size="4" name="OTG_HS_DOEPTSIZ6" access="Read/Write" description="OTG_HS device endpoint-6 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet count" />
    </Register>
    <Register start="+0x3F0" size="4" name="OTG_HS_DOEPTSIZ7" access="Read/Write" description="OTG_HS device endpoint-7 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet count" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTG1_HS_GLOBAL" start="0x40040000" description="USB 1 on the go high speed">
    <Register start="+0x0" size="4" name="OTG_HS_GOTGCTL" access="Read/Write" description="OTG_HS control and status register" reset_value="0x00000800" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRQSCS" description="Session request success The core sets this bit when a session request initiation is successful. Note: Only accessible in device mode.">
        <Enum name="B_0x0" start="0x0" description="Session request failure" />
        <Enum name="B_0x1" start="0x1" description="Session request success" />
      </BitField>
      <BitField start="1" size="1" name="SRQ" description="Session request The application sets this bit to initiate a session request on the USB. The application can clear this bit by writing a 0 when the host negotiation success status change bit in the OTG_GOTGINT register (HNSSCHG bit in OTG_GOTGINT) is set. The core clears this bit when the HNSSCHG bit is cleared. If the user uses the USB 1.1 full-speed serial transceiver interface to initiate the session request, the application must wait until VBUS discharges to 0.2 V, after the B-session valid bit in this register (BSVLD bit in OTG_GOTGCTL) is cleared. Note: Only accessible in device mode.">
        <Enum name="B_0x0" start="0x0" description="No session request" />
        <Enum name="B_0x1" start="0x1" description="Session request" />
      </BitField>
      <BitField start="2" size="1" name="VBVALOEN" description="VBUS valid override enable. This bit is used to enable/disable the software to override the vbusvalid signal using the VBVALOVAL bit. Note: Only accessible in host mode.">
        <Enum name="B_0x0" start="0x0" description="Override is disabled and vbusvalid signal from the respective PHY selected is used internally by the core" />
        <Enum name="B_0x1" start="0x1" description="Internally vbusvalid received from the PHY is overridden with VBVALOVAL bit value" />
      </BitField>
      <BitField start="3" size="1" name="VBVALOVAL" description="VBUS valid override value. This bit is used to set override value for vbusvalid signal when VBVALOEN bit is set. Note: Only accessible in host mode.">
        <Enum name="B_0x0" start="0x0" description="vbusvalid value is '0' when VBVALOEN = 1" />
        <Enum name="B_0x1" start="0x1" description="vbusvalid value is '1' when VBVALOEN = 1" />
      </BitField>
      <BitField start="4" size="1" name="AVALOEN" description="A-peripheral session valid override enable. This bit is used to enable/disable the software to override the Avalid signal using the AVALOVAL bit. Note: Only accessible in host mode.">
        <Enum name="B_0x0" start="0x0" description="Override is disabled and Avalid signal from the respective PHY selected is used internally by the core" />
        <Enum name="B_0x1" start="0x1" description="Internally Avalid received from the PHY is overridden with AVALOVAL bit value" />
      </BitField>
      <BitField start="5" size="1" name="AVALOVAL" description="A-peripheral session valid override value. This bit is used to set override value for Avalid signal when AVALOEN bit is set. Note: Only accessible in host mode.">
        <Enum name="B_0x0" start="0x0" description="Avalid value is '0' when AVALOEN = 1" />
        <Enum name="B_0x1" start="0x1" description="Avalid value is '1' when AVALOEN = 1" />
      </BitField>
      <BitField start="6" size="1" name="BVALOEN" description="B-peripheral session valid override enable. This bit is used to enable/disable the software to override the Bvalid signal using the BVALOVAL bit. Note: Only accessible in device mode.">
        <Enum name="B_0x0" start="0x0" description="Override is disabled and Bvalid signal from the respective PHY selected is used internally by the core" />
        <Enum name="B_0x1" start="0x1" description="Internally Bvalid received from the PHY is overridden with BVALOVAL bit value" />
      </BitField>
      <BitField start="7" size="1" name="BVALOVAL" description="B-peripheral session valid override value. This bit is used to set override value for Bvalid signal when BVALOEN bit is set. Note: Only accessible in device mode.">
        <Enum name="B_0x0" start="0x0" description="Bvalid value is '0' when BVALOEN = 1" />
        <Enum name="B_0x1" start="0x1" description="Bvalid value is '1' when BVALOEN = 1" />
      </BitField>
      <BitField start="8" size="1" name="HNGSCS" description="Host negotiation success The core sets this bit when host negotiation is successful. The core clears this bit when the HNP request (HNPRQ) bit in this register is set. Note: Only accessible in device mode.">
        <Enum name="B_0x0" start="0x0" description="Host negotiation failure" />
        <Enum name="B_0x1" start="0x1" description="Host negotiation success" />
      </BitField>
      <BitField start="9" size="1" name="HNPRQ" description="HNP request The application sets this bit to initiate an HNP request to the connected USB host. The application can clear this bit by writing a 0 when the host negotiation success status change bit in the OTG_GOTGINT register (HNSSCHG bit in OTG_GOTGINT) is set. The core clears this bit when the HNSSCHG bit is cleared. Note: Only accessible in device mode.">
        <Enum name="B_0x0" start="0x0" description="No HNP request" />
        <Enum name="B_0x1" start="0x1" description="HNP request" />
      </BitField>
      <BitField start="10" size="1" name="HSHNPEN" description="host set HNP enable The application sets this bit when it has successfully enabled HNP (using the SetFeature.SetHNPEnable command) on the connected device. Note: Only accessible in host mode.">
        <Enum name="B_0x0" start="0x0" description="Host Set HNP is not enabled" />
        <Enum name="B_0x1" start="0x1" description="Host Set HNP is enabled" />
      </BitField>
      <BitField start="11" size="1" name="DHNPEN" description="Device HNP enabled The application sets this bit when it successfully receives a SetFeature.SetHNPEnable command from the connected USB host. Note: Only accessible in device mode.">
        <Enum name="B_0x0" start="0x0" description="HNP is not enabled in the application" />
        <Enum name="B_0x1" start="0x1" description="HNP is enabled in the application" />
      </BitField>
      <BitField start="12" size="1" name="EHEN" description="Embedded host enable It is used to select between OTG A device state machine and embedded host state machine.">
        <Enum name="B_0x0" start="0x0" description="OTG A device state machine is selected" />
        <Enum name="B_0x1" start="0x1" description="Embedded host state machine is selected" />
      </BitField>
      <BitField start="16" size="1" name="CIDSTS" description="Connector ID status Indicates the connector ID status on a connect event. Note: Accessible in both device and host modes.">
        <Enum name="B_0x0" start="0x0" description="The OTG_HS controller is in A-device mode" />
        <Enum name="B_0x1" start="0x1" description="The OTG_HS controller is in B-device mode" />
      </BitField>
      <BitField start="17" size="1" name="DBCT" description="Long/short debounce time Indicates the debounce time of a detected connection. Note: Only accessible in host mode.">
        <Enum name="B_0x0" start="0x0" description="Long debounce time, used for physical connections (100 ms + 2.5 &#xc3;&#x82;&#xc2;&#xb5;s)" />
        <Enum name="B_0x1" start="0x1" description="Short debounce time, used for soft connections (2.5 &#xc3;&#x82;&#xc2;&#xb5;s)" />
      </BitField>
      <BitField start="18" size="1" name="ASVLD" description="A-session valid Indicates the host mode transceiver status. Note: Only accessible in host mode.">
        <Enum name="B_0x0" start="0x0" description="A-session is not valid" />
        <Enum name="B_0x1" start="0x1" description="A-session is valid" />
      </BitField>
      <BitField start="19" size="1" name="BSVLD" description="B-session valid Indicates the device mode transceiver status. In OTG mode, the user can use this bit to determine if the device is connected or disconnected. Note: Only accessible in device mode.">
        <Enum name="B_0x0" start="0x0" description="B-session is not valid." />
        <Enum name="B_0x1" start="0x1" description="B-session is valid." />
      </BitField>
      <BitField start="20" size="1" name="OTGVER" description="OTG version Selects the OTG revision.">
        <Enum name="B_0x0" start="0x0" description="OTG Version 1.3. OTG1.3 is obsolete for new product development." />
        <Enum name="B_0x1" start="0x1" description="OTG Version 2.0. In this version the core supports only data line pulsing for SRP." />
      </BitField>
      <BitField start="21" size="1" name="CURMOD" description="Current mode of operation Indicates the current mode (host or device).">
        <Enum name="B_0x0" start="0x0" description="Device mode" />
        <Enum name="B_0x1" start="0x1" description="Host mode" />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="OTG_HS_GOTGINT" access="Read/Write" description="OTG_HS interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="SEDET" description="Session end detected" />
      <BitField start="8" size="1" name="SRSSCHG" description="Session request success status change" />
      <BitField start="9" size="1" name="HNSSCHG" description="Host negotiation success status change" />
      <BitField start="17" size="1" name="HNGDET" description="Host negotiation detected" />
      <BitField start="18" size="1" name="ADTOCHG" description="A-device timeout change" />
      <BitField start="19" size="1" name="DBCDNE" description="Debounce done" />
    </Register>
    <Register start="+0x8" size="4" name="OTG_HS_GAHBCFG" access="Read/Write" description="OTG_HS AHB configuration register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GINTMSK" description="Global interrupt mask" />
      <BitField start="1" size="4" name="HBSTLEN" description="Burst length/type" />
      <BitField start="5" size="1" name="DMAEN" description="DMA enable" />
      <BitField start="7" size="1" name="TXFELVL" description="TxFIFO empty level" />
      <BitField start="8" size="1" name="PTXFELVL" description="Periodic TxFIFO empty level" />
    </Register>
    <Register start="+0xC" size="4" name="OTG_HS_GUSBCFG" access="Read/Write" description="OTG_HS USB configuration register" reset_value="0x00000A00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TOCAL" description="FS timeout calibration" />
      <BitField start="6" size="1" name="PHYSEL" description="USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select" />
      <BitField start="8" size="1" name="SRPCAP" description="SRP-capable" />
      <BitField start="9" size="1" name="HNPCAP" description="HNP-capable" />
      <BitField start="10" size="4" name="TRDT" description="USB turnaround time" />
      <BitField start="15" size="1" name="PHYLPCS" description="PHY Low-power clock select" />
      <BitField start="17" size="1" name="ULPIFSLS" description="ULPI FS/LS select" />
      <BitField start="18" size="1" name="ULPIAR" description="ULPI Auto-resume" />
      <BitField start="19" size="1" name="ULPICSM" description="ULPI Clock SuspendM" />
      <BitField start="20" size="1" name="ULPIEVBUSD" description="ULPI External VBUS Drive" />
      <BitField start="21" size="1" name="ULPIEVBUSI" description="ULPI external VBUS indicator" />
      <BitField start="22" size="1" name="TSDPS" description="TermSel DLine pulsing selection" />
      <BitField start="23" size="1" name="PCCI" description="Indicator complement" />
      <BitField start="24" size="1" name="PTCI" description="Indicator pass through" />
      <BitField start="25" size="1" name="ULPIIPD" description="ULPI interface protect disable" />
      <BitField start="29" size="1" name="FHMOD" description="Forced host mode" />
      <BitField start="30" size="1" name="FDMOD" description="Forced peripheral mode" />
    </Register>
    <Register start="+0x10" size="4" name="OTG_HS_GRSTCTL" access="Read/Write" description="OTG_HS reset register" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CSRST" description="Core soft reset" />
      <BitField start="1" size="1" name="HSRST" description="HCLK soft reset" />
      <BitField start="2" size="1" name="FCRST" description="Host frame counter reset" />
      <BitField start="4" size="1" name="RXFFLSH" description="RxFIFO flush" />
      <BitField start="5" size="1" name="TXFFLSH" description="TxFIFO flush" />
      <BitField start="6" size="5" name="TXFNUM" description="TxFIFO number" />
      <BitField start="30" size="1" name="DMAREQ" description="DMA request signal enabled for USB OTG HS" />
      <BitField start="31" size="1" name="AHBIDL" description="AHB master idle" />
    </Register>
    <Register start="+0x14" size="4" name="OTG_HS_GINTSTS" access="Read/Write" description="OTG_HS core interrupt register" reset_value="0x04000020" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMOD" description="Current mode of operation Indicates the current mode. Note: Accessible in both host and device modes.">
        <Enum name="B_0x0" start="0x0" description="Device mode" />
        <Enum name="B_0x1" start="0x1" description="Host mode" />
      </BitField>
      <BitField start="1" size="1" name="MMIS" description="Mode mismatch interrupt The core sets this bit when the application is trying to access: A host mode register, when the core is operating in device mode A device mode register, when the core is operating in host mode The register access is completed on the AHB with an OKAY response, but is ignored by the core internally and does not affect the operation of the core. Note: Accessible in both host and device modes." />
      <BitField start="2" size="1" name="OTGINT" description="OTG interrupt The core sets this bit to indicate an OTG protocol event. The application must read the OTG interrupt status (OTG_GOTGINT) register to determine the exact event that caused this interrupt. The application must clear the appropriate status bit in the OTG_GOTGINT register to clear this bit. Note: Accessible in both host and device modes." />
      <BitField start="3" size="1" name="SOF" description="Start of frame In host mode, the core sets this bit to indicate that an SOF (FS), or Keep-Alive (LS) is transmitted on the USB. The application must write a 1 to this bit to clear the interrupt. In device mode, in the core sets this bit to indicate that an SOF token has been received on the USB. The application can read the OTG_DSTS register to get the current frame number. This interrupt is seen only when the core is operating in FS. Note: This register may return '1' if read immediately after power on reset. If the register bit reads '1' immediately after power on reset it does not indicate that an SOF has been sent (in case of host mode) or SOF has been received (in case of device mode). The read value of this interrupt is valid only after a valid connection between host and device is established. If the bit is set after power on reset the application can clear the bit. Note: Accessible in both host and device modes." />
      <BitField start="4" size="1" name="RXFLVL" description="Rx FIFO non-empty Indicates that there is at least one packet pending to be read from the Rx FIFO. Note: Accessible in both host and device modes." />
      <BitField start="5" size="1" name="NPTXFE" description="Non-periodic Tx FIFO empty This interrupt is asserted when the non-periodic Tx FIFO is either half or completely empty, and there is space for at least one entry to be written to the non-periodic transmit request queue. The half or completely empty status is determined by the non-periodic Tx FIFO empty level bit in the OTG_GAHBCFG register (TXFELVL bit in OTG_GAHBCFG). Note: Accessible in host mode only." />
      <BitField start="6" size="1" name="GINAKEFF" description="Global IN non-periodic NAK effective Indicates that the Set global non-periodic IN NAK bit in the OTG_DCTL register (SGINAK bit in OTG_DCTL), set by the application, has taken effect in the core. That is, the core has sampled the Global IN NAK bit set by the application. This bit can be cleared by clearing the Clear global non-periodic IN NAK bit in the OTG_DCTL register (CGINAK bit in OTG_DCTL). This interrupt does not necessarily mean that a NAK handshake is sent out on the USB. The STALL bit takes precedence over the NAK bit. Note: Only accessible in device mode." />
      <BitField start="7" size="1" name="GONAKEFF" description="Global OUT NAK effective Indicates that the Set global OUT NAK bit in the OTG_DCTL register (SGONAK bit in OTG_DCTL), set by the application, has taken effect in the core. This bit can be cleared by writing the Clear global OUT NAK bit in the OTG_DCTL register (CGONAK bit in OTG_DCTL). Note: Only accessible in device mode." />
      <BitField start="10" size="1" name="ESUSP" description="Early suspend The core sets this bit to indicate that an Idle state has been detected on the USB for 3 ms. Note: Only accessible in device mode." />
      <BitField start="11" size="1" name="USBSUSP" description="USB suspend The core sets this bit to indicate that a suspend was detected on the USB. The core enters the suspended state when there is no activity on the data lines for an extended period of time. Note: Only accessible in device mode." />
      <BitField start="12" size="1" name="USBRST" description="USB reset The core sets this bit to indicate that a reset is detected on the USB. Note: Only accessible in device mode." />
      <BitField start="13" size="1" name="ENUMDNE" description="Enumeration done The core sets this bit to indicate that speed enumeration is complete. The application must read the OTG_DSTS register to obtain the enumerated speed. Note: Only accessible in device mode." />
      <BitField start="14" size="1" name="ISOODRP" description="Isochronous OUT packet dropped interrupt The core sets this bit when it fails to write an isochronous OUT packet into the Rx FIFO because the Rx FIFO does not have enough space to accommodate a maximum size packet for the isochronous OUT endpoint. Note: Only accessible in device mode." />
      <BitField start="15" size="1" name="EOPF" description="End of periodic frame interrupt Indicates that the period specified in the periodic frame interval field of the OTG_DCFG register (PFIVL bit in OTG_DCFG) has been reached in the current frame. Note: Only accessible in device mode." />
      <BitField start="18" size="1" name="IEPINT" description="IN endpoint interrupt The core sets this bit to indicate that an interrupt is pending on one of the IN endpoints of the core (in device mode). The application must read the OTG_DAINT register to determine the exact number of the IN endpoint on which the interrupt occurred, and then read the corresponding OTG_DIEPINTx register to determine the exact cause of the interrupt. The application must clear the appropriate status bit in the corresponding OTG_DIEPINTx register to clear this bit. Note: Only accessible in device mode." />
      <BitField start="19" size="1" name="OEPINT" description="OUT endpoint interrupt The core sets this bit to indicate that an interrupt is pending on one of the OUT endpoints of the core (in device mode). The application must read the OTG_DAINT register to determine the exact number of the OUT endpoint on which the interrupt occurred, and then read the corresponding OTG_DOEPINTx register to determine the exact cause of the interrupt. The application must clear the appropriate status bit in the corresponding OTG_DOEPINTx register to clear this bit. Note: Only accessible in device mode." />
      <BitField start="20" size="1" name="IISOIXFR" description="Incomplete isochronous IN transfer The core sets this interrupt to indicate that there is at least one isochronous IN endpoint on which the transfer is not completed in the current frame. This interrupt is asserted along with the End of periodic frame interrupt (EOPF) bit in this register. Note: Only accessible in device mode." />
      <BitField start="21" size="1" name="IPXFR_INCOMPISOOUT" />
      <BitField start="22" size="1" name="DATAFSUSP" description="Data fetch suspended This interrupt is valid only in DMA mode. This interrupt indicates that the core has stopped fetching data for IN endpoints due to the unavailability of TxFIFO space or request queue space. This interrupt is used by the application for an endpoint mismatch algorithm. For example, after detecting an endpoint mismatch, the application: Sets a global nonperiodic IN NAK handshake Disables IN endpoints Flushes the FIFO Determines the token sequence from the IN token sequence learning queue Re-enables the endpoints Clears the global nonperiodic IN NAK handshake If the global nonperiodic IN NAK is cleared, the core has not yet fetched data for the IN endpoint, and the IN token is received: the core generates an &#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9c;IN token received when FIFO empty&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9d; interrupt. The OTG then sends a NAK response to the host. To avoid this scenario, the application can check the FetSusp interrupt in OTG_GINTSTS, which ensures that the FIFO is full before clearing a global NAK handshake. Alternatively, the application can mask the &#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9c;IN token received when FIFO empty&#xc3;&#xa2;&#xc2;&#x80;&#xc2;&#x9d; interrupt when clearing a global IN NAK handshake." />
      <BitField start="23" size="1" name="RSTDET" description="Reset detected interrupt In device mode, this interrupt is asserted when a reset is detected on the USB in partial power-down mode when the device is in suspend. Note: Only accessible in device mode." />
      <BitField start="24" size="1" name="HPRTINT" description="Host port interrupt The core sets this bit to indicate a change in port status of one of the OTG_HS controller ports in host mode. The application must read the OTG_HPRT register to determine the exact event that caused this interrupt. The application must clear the appropriate status bit in the OTG_HPRT register to clear this bit. Note: Only accessible in host mode." />
      <BitField start="25" size="1" name="HCINT" description="Host channels interrupt The core sets this bit to indicate that an interrupt is pending on one of the channels of the core (in host mode). The application must read the OTG_HAINT register to determine the exact number of the channel on which the interrupt occurred, and then read the corresponding OTG_HCINTx register to determine the exact cause of the interrupt. The application must clear the appropriate status bit in the OTG_HCINTx register to clear this bit. Note: Only accessible in host mode." />
      <BitField start="26" size="1" name="PTXFE" description="Periodic Tx FIFO empty Asserted when the periodic transmit FIFO is either half or completely empty and there is space for at least one entry to be written in the periodic request queue. The half or completely empty status is determined by the periodic Tx FIFO empty level bit in the OTG_GAHBCFG register (PTXFELVL bit in OTG_GAHBCFG). Note: Only accessible in host mode." />
      <BitField start="27" size="1" name="LPMINT" description="LPM interrupt In device mode, this interrupt is asserted when the device receives an LPM transaction and responds with a non-ERRORed response. In host mode, this interrupt is asserted when the device responds to an LPM transaction with a non-ERRORed response or when the host core has completed LPM transactions for the programmed number of times (RETRYCNT bit in OTG_GLPMCFG). This field is valid only if the LPMEN bit in OTG_GLPMCFG is set to 1." />
      <BitField start="28" size="1" name="CIDSCHG" description="Connector ID status change The core sets this bit when there is a change in connector ID status. Note: Accessible in both device and host modes." />
      <BitField start="29" size="1" name="DISCINT" description="Disconnect detected interrupt Asserted when a device disconnect is detected. Note: Only accessible in host mode." />
      <BitField start="30" size="1" name="SRQINT" description="Session request/new session detected interrupt In host mode, this interrupt is asserted when a session request is detected from the device. In device mode, this interrupt is asserted when VBUS is in the valid range for a B-peripheral device. Accessible in both device and host modes." />
      <BitField start="31" size="1" name="WKUPINT" description="Resume/remote wakeup detected interrupt Wakeup interrupt during suspend(L2) or LPM(L1) state. During suspend(L2): In device mode, this interrupt is asserted when a resume is detected on the USB. In host mode, this interrupt is asserted when a remote wakeup is detected on the USB. During LPM(L1): This interrupt is asserted for either host initiated resume or device initiated remote wakeup on USB. Note: Accessible in both device and host modes." />
    </Register>
    <Register start="+0x18" size="4" name="OTG_HS_GINTMSK" access="Read/Write" description="OTG_HS interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="MMISM" description="Mode mismatch interrupt mask Note: Accessible in both device and host modes.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="2" size="1" name="OTGINT" description="OTG interrupt mask Note: Accessible in both device and host modes.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="3" size="1" name="SOFM" description="Start of frame mask Note: Accessible in both device and host modes.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="4" size="1" name="RXFLVLM" description="Receive FIFO non-empty mask Note: Accessible in both device and host modes.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="5" size="1" name="NPTXFEM" description="Non-periodic Tx FIFO empty mask Note: Only accessible in host mode.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="6" size="1" name="GINAKEFFM" description="Global non-periodic IN NAK effective mask Note: Only accessible in device mode.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="7" size="1" name="GONAKEFFM" description="Global OUT NAK effective mask Note: Only accessible in device mode.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="10" size="1" name="ESUSPM" description="Early suspend mask Note: Only accessible in device mode.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="11" size="1" name="USBSUSPM" description="USB suspend mask Note: Only accessible in device mode.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="12" size="1" name="USBRST" description="USB reset mask Note: Only accessible in device mode.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="13" size="1" name="ENUMDNEM" description="Enumeration done mask Note: Only accessible in device mode.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="14" size="1" name="ISOODRPM" description="Isochronous OUT packet dropped interrupt mask Note: Only accessible in device mode.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="15" size="1" name="EOPFM" description="End of periodic frame interrupt mask Note: Only accessible in device mode.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="18" size="1" name="IEPINT" description="IN endpoints interrupt mask Note: Only accessible in device mode.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="19" size="1" name="OEPINT" description="OUT endpoints interrupt mask Note: Only accessible in device mode.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="20" size="1" name="IISOIXFRM" description="Incomplete isochronous IN transfer mask Note: Only accessible in device mode.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="21" size="1" name="IPXFRM_IISOOXFRM" />
      <BitField start="22" size="1" name="FSUSPM" description="Data fetch suspended mask Only accessible in peripheral mode.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="23" size="1" name="RSTDETM" description="Reset detected interrupt mask Note: Only accessible in device mode.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="24" size="1" name="PRTIM" description="Host port interrupt mask Note: Only accessible in host mode.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="25" size="1" name="HCIM" description="Host channels interrupt mask Note: Only accessible in host mode.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="26" size="1" name="PTXFEM" description="Periodic Tx FIFO empty mask Note: Only accessible in host mode.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="27" size="1" name="LPMINTM" description="LPM interrupt mask Note: Accessible in both host and device modes.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="28" size="1" name="CIDSCHGM" description="Connector ID status change mask Note: Accessible in both host and device modes.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="29" size="1" name="DISCINT" description="Disconnect detected interrupt mask Note: Only accessible in host mode.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="30" size="1" name="SRQIM" description="Session request/new session detected interrupt mask Note: Accessible in both host and device modes.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
      <BitField start="31" size="1" name="WUIM" description="Resume/remote wakeup detected interrupt mask Note: Accessible in both host and device modes.">
        <Enum name="B_0x0" start="0x0" description="Masked interrupt" />
        <Enum name="B_0x1" start="0x1" description="Unmasked interrupt" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="OTG_HS_GRXSTSR_Host" access="ReadOnly" description="OTG_HS Receive status debug read register (host mode)" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CHNUM" description="Channel number" />
      <BitField start="4" size="11" name="BCNT" description="Byte count" />
      <BitField start="15" size="2" name="DPID" description="Data PID" />
      <BitField start="17" size="4" name="PKTSTS" description="Packet status" />
    </Register>
    <Register start="+0x20" size="4" name="OTG_HS_GRXSTSP_Host" access="ReadOnly" description="OTG_HS status read and pop register (host mode)" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CHNUM" description="Channel number" />
      <BitField start="4" size="11" name="BCNT" description="Byte count" />
      <BitField start="15" size="2" name="DPID" description="Data PID" />
      <BitField start="17" size="4" name="PKTSTS" description="Packet status" />
    </Register>
    <Register start="+0x24" size="4" name="OTG_HS_GRXFSIZ" access="Read/Write" description="OTG_HS Receive FIFO size register" reset_value="0x00000200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RXFD" description="RxFIFO depth" />
    </Register>
    <Register start="+0x28" size="4" name="OTG_HS_HNPTXFSIZ_Host" access="Read/Write" description="OTG_HS nonperiodic transmit FIFO size register (host mode)" reset_value="0x00000200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NPTXFSA" description="Nonperiodic transmit RAM start address" />
      <BitField start="16" size="16" name="NPTXFD" description="Nonperiodic TxFIFO depth" />
    </Register>
    <Register start="+0x28" size="4" name="OTG_HS_DIEPTXF0_Device" access="Read/Write" description="Endpoint 0 transmit FIFO size (peripheral mode)" reset_value="0x00000200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TX0FSA" description="Endpoint 0 transmit RAM start address" />
      <BitField start="16" size="16" name="TX0FD" description="Endpoint 0 TxFIFO depth" />
    </Register>
    <Register start="+0x2C" size="4" name="OTG_HS_GNPTXSTS" access="ReadOnly" description="OTG_HS nonperiodic transmit FIFO/queue status register" reset_value="0x00080200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NPTXFSAV" description="Nonperiodic TxFIFO space available" />
      <BitField start="16" size="8" name="NPTQXSAV" description="Nonperiodic transmit request queue space available" />
      <BitField start="24" size="7" name="NPTXQTOP" description="Top of the nonperiodic transmit request queue" />
    </Register>
    <Register start="+0x38" size="4" name="OTG_HS_GCCFG" access="Read/Write" description="OTG_HS general core configuration register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DCDET" description="Data contact detection (DCD) status" />
      <BitField start="1" size="1" name="PDET" description="Primary detection (PD) status" />
      <BitField start="2" size="1" name="SDET" description="Secondary detection (SD) status" />
      <BitField start="3" size="1" name="PS2DET" description="DM pull-up detection status" />
      <BitField start="16" size="1" name="PWRDWN" description="Power down" />
      <BitField start="17" size="1" name="BCDEN" description="Battery charging detector (BCD) enable" />
      <BitField start="18" size="1" name="DCDEN" description="Data contact detection (DCD) mode enable" />
      <BitField start="19" size="1" name="PDEN" description="Primary detection (PD) mode enable" />
      <BitField start="20" size="1" name="SDEN" description="Secondary detection (SD) mode enable" />
      <BitField start="21" size="1" name="VBDEN" description="USB VBUS detection enable" />
    </Register>
    <Register start="+0x3C" size="4" name="OTG_HS_CID" access="Read/Write" description="OTG_HS core ID register" reset_value="0x00001200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PRODUCT_ID" description="Product ID field" />
    </Register>
    <Register start="+0x100" size="4" name="OTG_HS_HPTXFSIZ" access="Read/Write" description="OTG_HS Host periodic transmit FIFO size register" reset_value="0x02000600" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PTXSA" description="Host periodic TxFIFO start address" />
      <BitField start="16" size="16" name="PTXFD" description="Host periodic TxFIFO depth" />
    </Register>
    <Register start="+0x104" size="4" name="OTG_HS_DIEPTXF1" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x108" size="4" name="OTG_HS_DIEPTXF2" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size register" reset_value="0x02000600" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x10C" size="4" name="OTG_HS_DIEPTXF3" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size register" reset_value="0x02000800" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x110" size="4" name="OTG_HS_DIEPTXF4" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size register" reset_value="0x02000A00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x114" size="4" name="OTG_HS_DIEPTXF5" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size register" reset_value="0x02000C00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x118" size="4" name="OTG_HS_DIEPTXF6" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size register" reset_value="0x02000E00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x12C" size="4" name="OTG_HS_DIEPTXF7" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size register" reset_value="0x02001000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x120" size="0" name="OTG_DIEPTXF8" access="Read/Write" reset_value="0x02001200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start address This field contains the memory start address for IN endpoint transmit FIFOx. The address must be aligned with a 32-bit memory location." />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint Tx FIFO depth This value is in terms of 32-bit words. Minimum value is 16" />
    </Register>
    <Register start="+0x1C" size="4" name="OTG_HS_GRXSTSR_Device" access="ReadOnly" description="OTG_HS Receive status debug read register (peripheral mode mode)" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="4" size="11" name="BCNT" description="Byte count" />
      <BitField start="15" size="2" name="DPID" description="Data PID" />
      <BitField start="17" size="4" name="PKTSTS" description="Packet status" />
      <BitField start="21" size="4" name="FRMNUM" description="Frame number" />
      <BitField start="27" size="4" name="STSPHST" description="Frame number" />
    </Register>
    <Register start="+0x20" size="4" name="OTG_HS_GRXSTSP_Device" access="ReadOnly" description="OTG_HS status read and pop register (peripheral mode)" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="4" size="11" name="BCNT" description="Byte count" />
      <BitField start="15" size="2" name="DPID" description="Data PID" />
      <BitField start="17" size="4" name="PKTSTS" description="Packet status" />
      <BitField start="21" size="4" name="FRMNUM" description="Frame number" />
      <BitField start="27" size="4" name="STSPHST" description="Frame number" />
    </Register>
    <Register start="+0x54" size="4" name="OTG_HS_GLPMCFG" access="Read/Write" description="OTG core LPM configuration register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LPMEN" description="LPM support enable" />
      <BitField start="1" size="1" name="LPMACK" description="LPM token acknowledge enable" />
      <BitField start="2" size="4" name="BESL" description="Best effort service latency" />
      <BitField start="6" size="1" name="REMWAKE" description="bRemoteWake value" />
      <BitField start="7" size="1" name="L1SSEN" description="L1 Shallow Sleep enable" />
      <BitField start="8" size="4" name="BESLTHRS" description="BESL threshold" />
      <BitField start="12" size="1" name="L1DSEN" description="L1 deep sleep enable" />
      <BitField start="13" size="2" name="LPMRST" description="LPM response" />
      <BitField start="15" size="1" name="SLPSTS" description="Port sleep status" />
      <BitField start="16" size="1" name="L1RSMOK" description="Sleep State Resume OK" />
      <BitField start="17" size="4" name="LPMCHIDX" description="LPM Channel Index" />
      <BitField start="21" size="3" name="LPMRCNT" description="LPM retry count" />
      <BitField start="24" size="1" name="SNDLPM" description="Send LPM transaction" />
      <BitField start="25" size="3" name="LPMRCNTSTS" description="LPM retry count status" />
      <BitField start="28" size="1" name="ENBESL" description="Enable best effort service latency" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTG1_HS_HOST" start="0x40040400" description="USB 1 on the go high speed">
    <Register start="+0x0" size="4" name="OTG_HS_HCFG" access="Read/Write" description="OTG_HS host configuration register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FSLSPCS" description="FS/LS PHY clock select" />
      <BitField start="2" size="1" name="FSLSS" description="FS- and LS-only support" />
    </Register>
    <Register start="+0x4" size="4" name="OTG_HS_HFIR" access="Read/Write" description="OTG_HS Host frame interval register" reset_value="0x0000EA60" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FRIVL" description="Frame interval" />
    </Register>
    <Register start="+0x8" size="4" name="OTG_HS_HFNUM" access="ReadOnly" description="OTG_HS host frame number/frame time remaining register" reset_value="0x00003FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FRNUM" description="Frame number" />
      <BitField start="16" size="16" name="FTREM" description="Frame time remaining" />
    </Register>
    <Register start="+0x10" size="4" name="OTG_HS_HPTXSTS" access="Read/Write" description="OTG_HS_Host periodic transmit FIFO/queue status register" reset_value="0x00080100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PTXFSAVL" description="Periodic transmit data FIFO space available" />
      <BitField start="16" size="8" name="PTXQSAV" description="Periodic transmit request queue space available" />
      <BitField start="24" size="8" name="PTXQTOP" description="Top of the periodic transmit request queue" />
    </Register>
    <Register start="+0x14" size="4" name="OTG_HS_HAINT" access="ReadOnly" description="OTG_HS Host all channels interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="HAINT" description="Channel interrupts" />
    </Register>
    <Register start="+0x18" size="4" name="OTG_HS_HAINTMSK" access="Read/Write" description="OTG_HS host all channels interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="HAINTM" description="Channel interrupt mask" />
    </Register>
    <Register start="+0x40" size="4" name="OTG_HS_HPRT" access="Read/Write" description="OTG_HS host port control and status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PCSTS" description="Port connect status" />
      <BitField start="1" size="1" name="PCDET" description="Port connect detected" />
      <BitField start="2" size="1" name="PENA" description="Port enable" />
      <BitField start="3" size="1" name="PENCHNG" description="Port enable/disable change" />
      <BitField start="4" size="1" name="POCA" description="Port overcurrent active" />
      <BitField start="5" size="1" name="POCCHNG" description="Port overcurrent change" />
      <BitField start="6" size="1" name="PRES" description="Port resume" />
      <BitField start="7" size="1" name="PSUSP" description="Port suspend" />
      <BitField start="8" size="1" name="PRST" description="Port reset" />
      <BitField start="10" size="2" name="PLSTS" description="Port line status" />
      <BitField start="12" size="1" name="PPWR" description="Port power" />
      <BitField start="13" size="4" name="PTCTL" description="Port test control" />
      <BitField start="17" size="2" name="PSPD" description="Port speed" />
    </Register>
    <Register start="+0x100" size="4" name="OTG_HS_HCCHAR0" access="Read/Write" description="OTG_HS host channel-0 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x120" size="4" name="OTG_HS_HCCHAR1" access="Read/Write" description="OTG_HS host channel-1 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x140" size="4" name="OTG_HS_HCCHAR2" access="Read/Write" description="OTG_HS host channel-2 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x160" size="4" name="OTG_HS_HCCHAR3" access="Read/Write" description="OTG_HS host channel-3 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x180" size="4" name="OTG_HS_HCCHAR4" access="Read/Write" description="OTG_HS host channel-4 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x1A0" size="4" name="OTG_HS_HCCHAR5" access="Read/Write" description="OTG_HS host channel-5 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x1C0" size="4" name="OTG_HS_HCCHAR6" access="Read/Write" description="OTG_HS host channel-6 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x1E0" size="4" name="OTG_HS_HCCHAR7" access="Read/Write" description="OTG_HS host channel-7 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x200" size="4" name="OTG_HS_HCCHAR8" access="Read/Write" description="OTG_HS host channel-8 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x220" size="4" name="OTG_HS_HCCHAR9" access="Read/Write" description="OTG_HS host channel-9 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x240" size="4" name="OTG_HS_HCCHAR10" access="Read/Write" description="OTG_HS host channel-10 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x260" size="4" name="OTG_HS_HCCHAR11" access="Read/Write" description="OTG_HS host channel-11 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x104" size="4" name="OTG_HS_HCSPLT0" access="Read/Write" description="OTG_HS host channel-0 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x124" size="4" name="OTG_HS_HCSPLT1" access="Read/Write" description="OTG_HS host channel-1 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x144" size="4" name="OTG_HS_HCSPLT2" access="Read/Write" description="OTG_HS host channel-2 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x164" size="4" name="OTG_HS_HCSPLT3" access="Read/Write" description="OTG_HS host channel-3 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x184" size="4" name="OTG_HS_HCSPLT4" access="Read/Write" description="OTG_HS host channel-4 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x1A4" size="4" name="OTG_HS_HCSPLT5" access="Read/Write" description="OTG_HS host channel-5 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x1C4" size="4" name="OTG_HS_HCSPLT6" access="Read/Write" description="OTG_HS host channel-6 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x1E4" size="4" name="OTG_HS_HCSPLT7" access="Read/Write" description="OTG_HS host channel-7 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x204" size="4" name="OTG_HS_HCSPLT8" access="Read/Write" description="OTG_HS host channel-8 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x224" size="4" name="OTG_HS_HCSPLT9" access="Read/Write" description="OTG_HS host channel-9 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x244" size="4" name="OTG_HS_HCSPLT10" access="Read/Write" description="OTG_HS host channel-10 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x264" size="4" name="OTG_HS_HCSPLT11" access="Read/Write" description="OTG_HS host channel-11 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x108" size="4" name="OTG_HS_HCINT0" access="Read/Write" description="OTG_HS host channel-11 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x128" size="4" name="OTG_HS_HCINT1" access="Read/Write" description="OTG_HS host channel-1 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x148" size="4" name="OTG_HS_HCINT2" access="Read/Write" description="OTG_HS host channel-2 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x168" size="4" name="OTG_HS_HCINT3" access="Read/Write" description="OTG_HS host channel-3 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x188" size="4" name="OTG_HS_HCINT4" access="Read/Write" description="OTG_HS host channel-4 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x1A8" size="4" name="OTG_HS_HCINT5" access="Read/Write" description="OTG_HS host channel-5 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x1C8" size="4" name="OTG_HS_HCINT6" access="Read/Write" description="OTG_HS host channel-6 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x1E8" size="4" name="OTG_HS_HCINT7" access="Read/Write" description="OTG_HS host channel-7 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x208" size="4" name="OTG_HS_HCINT8" access="Read/Write" description="OTG_HS host channel-8 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x228" size="4" name="OTG_HS_HCINT9" access="Read/Write" description="OTG_HS host channel-9 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x248" size="4" name="OTG_HS_HCINT10" access="Read/Write" description="OTG_HS host channel-10 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x268" size="4" name="OTG_HS_HCINT11" access="Read/Write" description="OTG_HS host channel-11 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x10C" size="4" name="OTG_HS_HCINTMSK0" access="Read/Write" description="OTG_HS host channel-11 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x12C" size="4" name="OTG_HS_HCINTMSK1" access="Read/Write" description="OTG_HS host channel-1 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x14C" size="4" name="OTG_HS_HCINTMSK2" access="Read/Write" description="OTG_HS host channel-2 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x16C" size="4" name="OTG_HS_HCINTMSK3" access="Read/Write" description="OTG_HS host channel-3 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x18C" size="4" name="OTG_HS_HCINTMSK4" access="Read/Write" description="OTG_HS host channel-4 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x1AC" size="4" name="OTG_HS_HCINTMSK5" access="Read/Write" description="OTG_HS host channel-5 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x1CC" size="4" name="OTG_HS_HCINTMSK6" access="Read/Write" description="OTG_HS host channel-6 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x1EC" size="4" name="OTG_HS_HCINTMSK7" access="Read/Write" description="OTG_HS host channel-7 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x20C" size="4" name="OTG_HS_HCINTMSK8" access="Read/Write" description="OTG_HS host channel-8 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x22C" size="4" name="OTG_HS_HCINTMSK9" access="Read/Write" description="OTG_HS host channel-9 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x24C" size="4" name="OTG_HS_HCINTMSK10" access="Read/Write" description="OTG_HS host channel-10 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x26C" size="4" name="OTG_HS_HCINTMSK11" access="Read/Write" description="OTG_HS host channel-11 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x110" size="4" name="OTG_HS_HCTSIZ0" access="Read/Write" description="OTG_HS host channel-11 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x130" size="4" name="OTG_HS_HCTSIZ1" access="Read/Write" description="OTG_HS host channel-1 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x150" size="4" name="OTG_HS_HCTSIZ2" access="Read/Write" description="OTG_HS host channel-2 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x170" size="4" name="OTG_HS_HCTSIZ3" access="Read/Write" description="OTG_HS host channel-3 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x190" size="4" name="OTG_HS_HCTSIZ4" access="Read/Write" description="OTG_HS host channel-4 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x1B0" size="4" name="OTG_HS_HCTSIZ5" access="Read/Write" description="OTG_HS host channel-5 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x1D0" size="4" name="OTG_HS_HCTSIZ6" access="Read/Write" description="OTG_HS host channel-6 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x1F0" size="4" name="OTG_HS_HCTSIZ7" access="Read/Write" description="OTG_HS host channel-7 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x210" size="4" name="OTG_HS_HCTSIZ8" access="Read/Write" description="OTG_HS host channel-8 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x230" size="4" name="OTG_HS_HCTSIZ9" access="Read/Write" description="OTG_HS host channel-9 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x250" size="4" name="OTG_HS_HCTSIZ10" access="Read/Write" description="OTG_HS host channel-10 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x270" size="4" name="OTG_HS_HCTSIZ11" access="Read/Write" description="OTG_HS host channel-11 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x114" size="4" name="OTG_HS_HCDMA0" access="Read/Write" description="OTG_HS host channel-0 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x134" size="4" name="OTG_HS_HCDMA1" access="Read/Write" description="OTG_HS host channel-1 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x154" size="4" name="OTG_HS_HCDMA2" access="Read/Write" description="OTG_HS host channel-2 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x174" size="4" name="OTG_HS_HCDMA3" access="Read/Write" description="OTG_HS host channel-3 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x194" size="4" name="OTG_HS_HCDMA4" access="Read/Write" description="OTG_HS host channel-4 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x1B4" size="4" name="OTG_HS_HCDMA5" access="Read/Write" description="OTG_HS host channel-5 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x1D4" size="4" name="OTG_HS_HCDMA6" access="Read/Write" description="OTG_HS host channel-6 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x1F4" size="4" name="OTG_HS_HCDMA7" access="Read/Write" description="OTG_HS host channel-7 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x214" size="4" name="OTG_HS_HCDMA8" access="Read/Write" description="OTG_HS host channel-8 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x234" size="4" name="OTG_HS_HCDMA9" access="Read/Write" description="OTG_HS host channel-9 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x254" size="4" name="OTG_HS_HCDMA10" access="Read/Write" description="OTG_HS host channel-10 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x274" size="4" name="OTG_HS_HCDMA11" access="Read/Write" description="OTG_HS host channel-11 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x278" size="4" name="OTG_HS_HCCHAR12" access="Read/Write" description="OTG_HS host channel-12 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x27C" size="4" name="OTG_HS_HCSPLT12" access="Read/Write" description="OTG_HS host channel-12 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x280" size="4" name="OTG_HS_HCINT12" access="Read/Write" description="OTG_HS host channel-12 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x284" size="4" name="OTG_HS_HCINTMSK12" access="Read/Write" description="OTG_HS host channel-12 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x288" size="4" name="OTG_HS_HCTSIZ12" access="Read/Write" description="OTG_HS host channel-12 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x28C" size="4" name="OTG_HS_HCDMA12" access="Read/Write" description="OTG_HS host channel-12 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x290" size="4" name="OTG_HS_HCCHAR13" access="Read/Write" description="OTG_HS host channel-13 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x294" size="4" name="OTG_HS_HCSPLT13" access="Read/Write" description="OTG_HS host channel-13 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x298" size="4" name="OTG_HS_HCINT13" access="Read/Write" description="OTG_HS host channel-13 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x29C" size="4" name="OTG_HS_HCINTMSK13" access="Read/Write" description="OTG_HS host channel-13 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALLM response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x2A0" size="4" name="OTG_HS_HCTSIZ13" access="Read/Write" description="OTG_HS host channel-13 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x2A4" size="4" name="OTG_HS_HCDMA13" access="Read/Write" description="OTG_HS host channel-13 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x2A8" size="4" name="OTG_HS_HCCHAR14" access="Read/Write" description="OTG_HS host channel-14 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x2AC" size="4" name="OTG_HS_HCSPLT14" access="Read/Write" description="OTG_HS host channel-14 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x2B0" size="4" name="OTG_HS_HCINT14" access="Read/Write" description="OTG_HS host channel-14 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x2B4" size="4" name="OTG_HS_HCINTMSK14" access="Read/Write" description="OTG_HS host channel-14 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAKM response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACKM response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x2B8" size="4" name="OTG_HS_HCTSIZ14" access="Read/Write" description="OTG_HS host channel-14 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x2BC" size="4" name="OTG_HS_HCDMA14" access="Read/Write" description="OTG_HS host channel-14 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x2C0" size="4" name="OTG_HS_HCCHAR15" access="Read/Write" description="OTG_HS host channel-15 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x2C4" size="4" name="OTG_HS_HCSPLT15" access="Read/Write" description="OTG_HS host channel-15 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x2C8" size="4" name="OTG_HS_HCINT15" access="Read/Write" description="OTG_HS host channel-15 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x2CC" size="4" name="OTG_HS_HCINTMSK15" access="Read/Write" description="OTG_HS host channel-15 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x2D0" size="4" name="OTG_HS_HCTSIZ15" access="Read/Write" description="OTG_HS host channel-15 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x2D4" size="4" name="OTG_HS_HCDMA15" access="Read/Write" description="OTG_HS host channel-15 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTG2_HS_HOST" start="0x40080400" description="USB 1 on the go high speed">
    <Register start="+0x0" size="4" name="OTG_HS_HCFG" access="Read/Write" description="OTG_HS host configuration register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FSLSPCS" description="FS/LS PHY clock select" />
      <BitField start="2" size="1" name="FSLSS" description="FS- and LS-only support" />
    </Register>
    <Register start="+0x4" size="4" name="OTG_HS_HFIR" access="Read/Write" description="OTG_HS Host frame interval register" reset_value="0x0000EA60" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FRIVL" description="Frame interval" />
    </Register>
    <Register start="+0x8" size="4" name="OTG_HS_HFNUM" access="ReadOnly" description="OTG_HS host frame number/frame time remaining register" reset_value="0x00003FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FRNUM" description="Frame number" />
      <BitField start="16" size="16" name="FTREM" description="Frame time remaining" />
    </Register>
    <Register start="+0x10" size="4" name="OTG_HS_HPTXSTS" access="Read/Write" description="OTG_HS_Host periodic transmit FIFO/queue status register" reset_value="0x00080100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PTXFSAVL" description="Periodic transmit data FIFO space available" />
      <BitField start="16" size="8" name="PTXQSAV" description="Periodic transmit request queue space available" />
      <BitField start="24" size="8" name="PTXQTOP" description="Top of the periodic transmit request queue" />
    </Register>
    <Register start="+0x14" size="4" name="OTG_HS_HAINT" access="ReadOnly" description="OTG_HS Host all channels interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="HAINT" description="Channel interrupts" />
    </Register>
    <Register start="+0x18" size="4" name="OTG_HS_HAINTMSK" access="Read/Write" description="OTG_HS host all channels interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="HAINTM" description="Channel interrupt mask" />
    </Register>
    <Register start="+0x40" size="4" name="OTG_HS_HPRT" access="Read/Write" description="OTG_HS host port control and status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PCSTS" description="Port connect status" />
      <BitField start="1" size="1" name="PCDET" description="Port connect detected" />
      <BitField start="2" size="1" name="PENA" description="Port enable" />
      <BitField start="3" size="1" name="PENCHNG" description="Port enable/disable change" />
      <BitField start="4" size="1" name="POCA" description="Port overcurrent active" />
      <BitField start="5" size="1" name="POCCHNG" description="Port overcurrent change" />
      <BitField start="6" size="1" name="PRES" description="Port resume" />
      <BitField start="7" size="1" name="PSUSP" description="Port suspend" />
      <BitField start="8" size="1" name="PRST" description="Port reset" />
      <BitField start="10" size="2" name="PLSTS" description="Port line status" />
      <BitField start="12" size="1" name="PPWR" description="Port power" />
      <BitField start="13" size="4" name="PTCTL" description="Port test control" />
      <BitField start="17" size="2" name="PSPD" description="Port speed" />
    </Register>
    <Register start="+0x100" size="4" name="OTG_HS_HCCHAR0" access="Read/Write" description="OTG_HS host channel-0 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x120" size="4" name="OTG_HS_HCCHAR1" access="Read/Write" description="OTG_HS host channel-1 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x140" size="4" name="OTG_HS_HCCHAR2" access="Read/Write" description="OTG_HS host channel-2 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x160" size="4" name="OTG_HS_HCCHAR3" access="Read/Write" description="OTG_HS host channel-3 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x180" size="4" name="OTG_HS_HCCHAR4" access="Read/Write" description="OTG_HS host channel-4 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x1A0" size="4" name="OTG_HS_HCCHAR5" access="Read/Write" description="OTG_HS host channel-5 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x1C0" size="4" name="OTG_HS_HCCHAR6" access="Read/Write" description="OTG_HS host channel-6 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x1E0" size="4" name="OTG_HS_HCCHAR7" access="Read/Write" description="OTG_HS host channel-7 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x200" size="4" name="OTG_HS_HCCHAR8" access="Read/Write" description="OTG_HS host channel-8 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x220" size="4" name="OTG_HS_HCCHAR9" access="Read/Write" description="OTG_HS host channel-9 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x240" size="4" name="OTG_HS_HCCHAR10" access="Read/Write" description="OTG_HS host channel-10 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x260" size="4" name="OTG_HS_HCCHAR11" access="Read/Write" description="OTG_HS host channel-11 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x104" size="4" name="OTG_HS_HCSPLT0" access="Read/Write" description="OTG_HS host channel-0 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x124" size="4" name="OTG_HS_HCSPLT1" access="Read/Write" description="OTG_HS host channel-1 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x144" size="4" name="OTG_HS_HCSPLT2" access="Read/Write" description="OTG_HS host channel-2 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x164" size="4" name="OTG_HS_HCSPLT3" access="Read/Write" description="OTG_HS host channel-3 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x184" size="4" name="OTG_HS_HCSPLT4" access="Read/Write" description="OTG_HS host channel-4 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x1A4" size="4" name="OTG_HS_HCSPLT5" access="Read/Write" description="OTG_HS host channel-5 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x1C4" size="4" name="OTG_HS_HCSPLT6" access="Read/Write" description="OTG_HS host channel-6 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x1E4" size="4" name="OTG_HS_HCSPLT7" access="Read/Write" description="OTG_HS host channel-7 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x204" size="4" name="OTG_HS_HCSPLT8" access="Read/Write" description="OTG_HS host channel-8 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x224" size="4" name="OTG_HS_HCSPLT9" access="Read/Write" description="OTG_HS host channel-9 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x244" size="4" name="OTG_HS_HCSPLT10" access="Read/Write" description="OTG_HS host channel-10 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x264" size="4" name="OTG_HS_HCSPLT11" access="Read/Write" description="OTG_HS host channel-11 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x108" size="4" name="OTG_HS_HCINT0" access="Read/Write" description="OTG_HS host channel-11 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x128" size="4" name="OTG_HS_HCINT1" access="Read/Write" description="OTG_HS host channel-1 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x148" size="4" name="OTG_HS_HCINT2" access="Read/Write" description="OTG_HS host channel-2 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x168" size="4" name="OTG_HS_HCINT3" access="Read/Write" description="OTG_HS host channel-3 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x188" size="4" name="OTG_HS_HCINT4" access="Read/Write" description="OTG_HS host channel-4 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x1A8" size="4" name="OTG_HS_HCINT5" access="Read/Write" description="OTG_HS host channel-5 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x1C8" size="4" name="OTG_HS_HCINT6" access="Read/Write" description="OTG_HS host channel-6 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x1E8" size="4" name="OTG_HS_HCINT7" access="Read/Write" description="OTG_HS host channel-7 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x208" size="4" name="OTG_HS_HCINT8" access="Read/Write" description="OTG_HS host channel-8 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x228" size="4" name="OTG_HS_HCINT9" access="Read/Write" description="OTG_HS host channel-9 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x248" size="4" name="OTG_HS_HCINT10" access="Read/Write" description="OTG_HS host channel-10 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x268" size="4" name="OTG_HS_HCINT11" access="Read/Write" description="OTG_HS host channel-11 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x10C" size="4" name="OTG_HS_HCINTMSK0" access="Read/Write" description="OTG_HS host channel-11 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x12C" size="4" name="OTG_HS_HCINTMSK1" access="Read/Write" description="OTG_HS host channel-1 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x14C" size="4" name="OTG_HS_HCINTMSK2" access="Read/Write" description="OTG_HS host channel-2 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x16C" size="4" name="OTG_HS_HCINTMSK3" access="Read/Write" description="OTG_HS host channel-3 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x18C" size="4" name="OTG_HS_HCINTMSK4" access="Read/Write" description="OTG_HS host channel-4 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x1AC" size="4" name="OTG_HS_HCINTMSK5" access="Read/Write" description="OTG_HS host channel-5 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x1CC" size="4" name="OTG_HS_HCINTMSK6" access="Read/Write" description="OTG_HS host channel-6 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x1EC" size="4" name="OTG_HS_HCINTMSK7" access="Read/Write" description="OTG_HS host channel-7 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x20C" size="4" name="OTG_HS_HCINTMSK8" access="Read/Write" description="OTG_HS host channel-8 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x22C" size="4" name="OTG_HS_HCINTMSK9" access="Read/Write" description="OTG_HS host channel-9 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x24C" size="4" name="OTG_HS_HCINTMSK10" access="Read/Write" description="OTG_HS host channel-10 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x26C" size="4" name="OTG_HS_HCINTMSK11" access="Read/Write" description="OTG_HS host channel-11 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x110" size="4" name="OTG_HS_HCTSIZ0" access="Read/Write" description="OTG_HS host channel-11 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x130" size="4" name="OTG_HS_HCTSIZ1" access="Read/Write" description="OTG_HS host channel-1 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x150" size="4" name="OTG_HS_HCTSIZ2" access="Read/Write" description="OTG_HS host channel-2 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x170" size="4" name="OTG_HS_HCTSIZ3" access="Read/Write" description="OTG_HS host channel-3 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x190" size="4" name="OTG_HS_HCTSIZ4" access="Read/Write" description="OTG_HS host channel-4 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x1B0" size="4" name="OTG_HS_HCTSIZ5" access="Read/Write" description="OTG_HS host channel-5 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x1D0" size="4" name="OTG_HS_HCTSIZ6" access="Read/Write" description="OTG_HS host channel-6 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x1F0" size="4" name="OTG_HS_HCTSIZ7" access="Read/Write" description="OTG_HS host channel-7 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x210" size="4" name="OTG_HS_HCTSIZ8" access="Read/Write" description="OTG_HS host channel-8 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x230" size="4" name="OTG_HS_HCTSIZ9" access="Read/Write" description="OTG_HS host channel-9 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x250" size="4" name="OTG_HS_HCTSIZ10" access="Read/Write" description="OTG_HS host channel-10 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x270" size="4" name="OTG_HS_HCTSIZ11" access="Read/Write" description="OTG_HS host channel-11 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x114" size="4" name="OTG_HS_HCDMA0" access="Read/Write" description="OTG_HS host channel-0 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x134" size="4" name="OTG_HS_HCDMA1" access="Read/Write" description="OTG_HS host channel-1 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x154" size="4" name="OTG_HS_HCDMA2" access="Read/Write" description="OTG_HS host channel-2 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x174" size="4" name="OTG_HS_HCDMA3" access="Read/Write" description="OTG_HS host channel-3 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x194" size="4" name="OTG_HS_HCDMA4" access="Read/Write" description="OTG_HS host channel-4 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x1B4" size="4" name="OTG_HS_HCDMA5" access="Read/Write" description="OTG_HS host channel-5 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x1D4" size="4" name="OTG_HS_HCDMA6" access="Read/Write" description="OTG_HS host channel-6 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x1F4" size="4" name="OTG_HS_HCDMA7" access="Read/Write" description="OTG_HS host channel-7 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x214" size="4" name="OTG_HS_HCDMA8" access="Read/Write" description="OTG_HS host channel-8 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x234" size="4" name="OTG_HS_HCDMA9" access="Read/Write" description="OTG_HS host channel-9 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x254" size="4" name="OTG_HS_HCDMA10" access="Read/Write" description="OTG_HS host channel-10 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x274" size="4" name="OTG_HS_HCDMA11" access="Read/Write" description="OTG_HS host channel-11 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x278" size="4" name="OTG_HS_HCCHAR12" access="Read/Write" description="OTG_HS host channel-12 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x27C" size="4" name="OTG_HS_HCSPLT12" access="Read/Write" description="OTG_HS host channel-12 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x280" size="4" name="OTG_HS_HCINT12" access="Read/Write" description="OTG_HS host channel-12 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x284" size="4" name="OTG_HS_HCINTMSK12" access="Read/Write" description="OTG_HS host channel-12 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x288" size="4" name="OTG_HS_HCTSIZ12" access="Read/Write" description="OTG_HS host channel-12 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x28C" size="4" name="OTG_HS_HCDMA12" access="Read/Write" description="OTG_HS host channel-12 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x290" size="4" name="OTG_HS_HCCHAR13" access="Read/Write" description="OTG_HS host channel-13 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x294" size="4" name="OTG_HS_HCSPLT13" access="Read/Write" description="OTG_HS host channel-13 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x298" size="4" name="OTG_HS_HCINT13" access="Read/Write" description="OTG_HS host channel-13 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x29C" size="4" name="OTG_HS_HCINTMSK13" access="Read/Write" description="OTG_HS host channel-13 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALLM response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x2A0" size="4" name="OTG_HS_HCTSIZ13" access="Read/Write" description="OTG_HS host channel-13 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x2A4" size="4" name="OTG_HS_HCDMA13" access="Read/Write" description="OTG_HS host channel-13 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x2A8" size="4" name="OTG_HS_HCCHAR14" access="Read/Write" description="OTG_HS host channel-14 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x2AC" size="4" name="OTG_HS_HCSPLT14" access="Read/Write" description="OTG_HS host channel-14 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x2B0" size="4" name="OTG_HS_HCINT14" access="Read/Write" description="OTG_HS host channel-14 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x2B4" size="4" name="OTG_HS_HCINTMSK14" access="Read/Write" description="OTG_HS host channel-14 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAKM response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACKM response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x2B8" size="4" name="OTG_HS_HCTSIZ14" access="Read/Write" description="OTG_HS host channel-14 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x2BC" size="4" name="OTG_HS_HCDMA14" access="Read/Write" description="OTG_HS host channel-14 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x2C0" size="4" name="OTG_HS_HCCHAR15" access="Read/Write" description="OTG_HS host channel-15 characteristics register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x2C4" size="4" name="OTG_HS_HCSPLT15" access="Read/Write" description="OTG_HS host channel-15 split control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x2C8" size="4" name="OTG_HS_HCINT15" access="Read/Write" description="OTG_HS host channel-15 interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x2CC" size="4" name="OTG_HS_HCINTMSK15" access="Read/Write" description="OTG_HS host channel-15 interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="Response received interrupt" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x2D0" size="4" name="OTG_HS_HCTSIZ15" access="Read/Write" description="OTG_HS host channel-15 transfer size register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x2D4" size="4" name="OTG_HS_HCDMA15" access="Read/Write" description="OTG_HS host channel-15 DMA address register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTG1_HS_PWRCLK" start="0x40040E00" description="USB 1 on the go high speed">
    <Register start="+0x0" size="4" name="OTG_HS_PCGCR" access="Read/Write" description="Power and clock gating control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="STPPCLK" description="Stop PHY clock" />
      <BitField start="1" size="1" name="GATEHCLK" description="Gate HCLK" />
      <BitField start="4" size="1" name="PHYSUSP" description="PHY suspended" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTG2_HS_PWRCLK" start="0x40080E00" description="USB 1 on the go high speed">
    <Register start="+0x0" size="4" name="OTG_HS_PCGCR" access="Read/Write" description="Power and clock gating control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="STPPCLK" description="Stop PHY clock" />
      <BitField start="1" size="1" name="GATEHCLK" description="Gate HCLK" />
      <BitField start="4" size="1" name="PHYSUSP" description="PHY suspended" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OctoSPII_O_Manager" start="0x5200B400" description="OctoSPI IO Manager">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="OctoSPI IO Manager Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MUXEN" description="Multiplexed mode Enable" />
      <BitField start="16" size="8" name="REQ2ACK_TIME" description="REQ to ACK Time" />
    </Register>
    <Register start="+0x4" size="0" name="P1CR" access="Read/Write" description="OctoSPI IO Manager Port 1 configuration register" reset_value="0x03010111" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CLKEN" description="CLK/CLKn Enable for Port n" />
      <BitField start="1" size="1" name="CLKSRC" description="CLK/CLKn Source for Port n" />
      <BitField start="4" size="1" name="DQSEN" description="DQSEN" />
      <BitField start="5" size="1" name="DQSSRC" description="DQSSRC" />
      <BitField start="8" size="1" name="NCSEN" description="NCSEN" />
      <BitField start="9" size="1" name="NCSSRC" description="NCSSRC" />
      <BitField start="16" size="1" name="IOLEN" description="IOLEN" />
      <BitField start="17" size="2" name="IOLSRC" description="IOLSRC" />
      <BitField start="24" size="1" name="IOHEN" description="IOHEN" />
      <BitField start="25" size="2" name="IOHSRC" description="IOHSRC" />
    </Register>
    <Register start="+0x8" size="0" name="P2CR" access="Read/Write" description="OctoSPI IO Manager Port 2 configuration register" reset_value="0x07050333" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CLKEN" description="CLKEN" />
      <BitField start="1" size="1" name="CLKSRC" description="CLKSRC" />
      <BitField start="4" size="1" name="DQSEN" description="DQSEN" />
      <BitField start="5" size="1" name="DQSSRC" description="DQSSRC" />
      <BitField start="8" size="1" name="NCSEN" description="NCSEN" />
      <BitField start="9" size="1" name="NCSSRC" description="NCSSRC" />
      <BitField start="16" size="1" name="IOLEN" description="IOLEN" />
      <BitField start="17" size="2" name="IOLSRC" description="IOLSRC" />
      <BitField start="24" size="1" name="IOHEN" description="IOHEN" />
      <BitField start="25" size="2" name="IOHSRC" description="IOHSRC" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTFDEC1" start="0x5200B800" description="OTFDEC address block description">
    <Register start="+0x20" size="0" name="OTFDEC_R1CFGR" access="Read/Write" description="OTFDEC region 1 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REG_EN" description="region on-the-fly decryption enable Note: When this bit is set region context (version, key, nonce) must be valid or garbage will be decrypted.">
        <Enum name="B_0x0" start="0x0" description="On-the-fly decryption is disabled for this region." />
        <Enum name="B_0x1" start="0x1" description="On-the-fly decryption is enabled for this region. Data are XORed with the corresponding keystream." />
      </BitField>
      <BitField start="1" size="1" name="CONFIGLOCK" description="region config lock This bit-field is set once, i.e. if this bit is set it can only be reset to &#xe2;&#x80;&#x9c;0&#xe2;&#x80;&#x9d; if OTFDEC is reset. Setting this bit forces KEYLOCK bit to &#xe2;&#x80;&#x9c;1&#xe2;&#x80;&#x9d;.">
        <Enum name="B_0x0" start="0x0" description="Writes to this region CFGR1, STARTADDR, ENDADDR and NONCERx registers are allowed." />
        <Enum name="B_0x1" start="0x1" description="Writes to this region CFGR1, STARTADDR, ENDADDR and NONCERx registers are ignored until next OTFDEC reset." />
      </BitField>
      <BitField start="2" size="1" name="KEYLOCK" description="region key lock This bitfield is set once, i.e. if this bit is set it can only be reset to &#xe2;&#x80;&#x9c;0&#xe2;&#x80;&#x9d; if the OTFDEC is reset.">
        <Enum name="B_0x0" start="0x0" description="Writes to this region KEYRx registers are allowed." />
        <Enum name="B_0x1" start="0x1" description="Writes to this region KEYRx registers are ignored until next OTFDEC reset. KEYCRC bitfield is locked." />
      </BitField>
      <BitField start="4" size="2" name="MODE" description="operating mode This bitfield selects the OTFDEC operating mode for this region: When MODE is not equal to 11 the standard AES encryption mode is activated. When either of the MODE bits are changed the region&#xe2;&#x80;&#x99;s key and associated CRC are zeroed.">
        <Enum name="B_0x0" start="0x0" description="Only instruction accesses are decrypted." />
        <Enum name="B_0x1" start="0x1" description="Only data accesses are decrypted." />
        <Enum name="B_0x2" start="0x2" description="All read accesses are decrypted (instruction or data)." />
        <Enum name="B_0x3" start="0x3" description="Only instruction accesses are decrypted, and enhanced encryption mode is activated." />
      </BitField>
      <BitField start="8" size="8" name="KEYCRC" description="region key 8-bit CRC When KEYLOCK=0, KEYCRC bitfield is automatically computed by hardware while loading the key of this region in this exact sequence: KEYR0 then KEYR1 then KEYR2 then finally KEYR3 (all written once). A new computation starts as soon as a new valid sequence is initiated, and KEYCRC is read as zero until a valid sequence is completed. When KEYLOCK=1, KEYCRC remains unchanged until the next reset. CRC computation is an 8-bit checksum using the standard CRC-8-CCITT algorithm X8 + X2 + X + 1 (according the convention). Source code is available in this manual. This field is read only. Note: CRC information is updated only after the last bit of the key has been written." />
      <BitField start="16" size="16" name="REGx_VERSION" description="region firmware version This 16-bit bitfield must be correctly initialized before the region corresponding REG_EN bit is set in the RxCFGR register." />
    </Register>
    <Register start="+0x24" size="0" name="OTFDEC_R1STARTADDR" access="Read/Write" description="OTFDEC region 1 start address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_START_ADDR" description="Region AXI start address This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded. Note: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored. When this register is accessed in read the 4 MSB bits and the 12 LSB bits return zero." />
    </Register>
    <Register start="+0x28" size="0" name="OTFDEC_R1ENDADDR" access="Read/Write" description="OTFDEC region 1 end address register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_END_ADDR" description="Region AXI end address This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set, and RxENDADDR must be strictly greater than RxSTARTADDR to be valid. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded. Note: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored. When this register is accessed in read the 4 MSB bits returns zeros and the 12 LSB bits return ones." />
    </Register>
    <Register start="+0x2C" size="0" name="OTFDEC_R1NONCER0" access="Read/Write" description="OTFDEC region 1 nonce register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="Region nonce, bits [31:0] This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded." />
    </Register>
    <Register start="+0x30" size="0" name="OTFDEC_R1NONCER1" access="Read/Write" description="OTFDEC region 1 nonce register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="Region nonce, bits [63:32] Refer to the OTFDEC_RxNONCER0 register for description of the NONCE[63:0] bitfield." />
    </Register>
    <Register start="+0x34" size="0" name="OTFDEC_R1KEYR0" access="Read/Write" description="OTFDEC region 1 key register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [31:0] This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Reading this register returns a zero value. Writing this register while the region CONFIGLOCK or KEYLOCK bit is set in the RxCFGR register will be discarded. Note: When application successfully changes MODE bits in RxCFGR register RxKEYR registers and associated KEYCRC are erased." />
    </Register>
    <Register start="+0x38" size="0" name="OTFDEC_R1KEYR1" access="Read/Write" description="OTFDEC region 1 key register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [63:32] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0x3C" size="0" name="OTFDEC_R1KEYR2" access="Read/Write" description="OTFDEC region 1 key register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [95:64] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0x40" size="0" name="OTFDEC_R1KEYR3" access="Read/Write" description="OTFDEC region 1 key register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [127:96] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0x50" size="0" name="OTFDEC_R2CFGR" access="Read/Write" description="OTFDEC region 2 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REG_EN" description="region on-the-fly decryption enable Note: When this bit is set region context (version, key, nonce) must be valid or garbage will be decrypted.">
        <Enum name="B_0x0" start="0x0" description="On-the-fly decryption is disabled for this region." />
        <Enum name="B_0x1" start="0x1" description="On-the-fly decryption is enabled for this region. Data are XORed with the corresponding keystream." />
      </BitField>
      <BitField start="1" size="1" name="CONFIGLOCK" description="region config lock This bit-field is set once, i.e. if this bit is set it can only be reset to &#xe2;&#x80;&#x9c;0&#xe2;&#x80;&#x9d; if OTFDEC is reset. Setting this bit forces KEYLOCK bit to &#xe2;&#x80;&#x9c;1&#xe2;&#x80;&#x9d;.">
        <Enum name="B_0x0" start="0x0" description="Writes to this region CFGR1, STARTADDR, ENDADDR and NONCERx registers are allowed." />
        <Enum name="B_0x1" start="0x1" description="Writes to this region CFGR1, STARTADDR, ENDADDR and NONCERx registers are ignored until next OTFDEC reset." />
      </BitField>
      <BitField start="2" size="1" name="KEYLOCK" description="region key lock This bitfield is set once, i.e. if this bit is set it can only be reset to &#xe2;&#x80;&#x9c;0&#xe2;&#x80;&#x9d; if the OTFDEC is reset.">
        <Enum name="B_0x0" start="0x0" description="Writes to this region KEYRx registers are allowed." />
        <Enum name="B_0x1" start="0x1" description="Writes to this region KEYRx registers are ignored until next OTFDEC reset. KEYCRC bitfield is locked." />
      </BitField>
      <BitField start="4" size="2" name="MODE" description="operating mode This bitfield selects the OTFDEC operating mode for this region: When MODE is not equal to 11 the standard AES encryption mode is activated. When either of the MODE bits are changed the region&#xe2;&#x80;&#x99;s key and associated CRC are zeroed.">
        <Enum name="B_0x0" start="0x0" description="Only instruction accesses are decrypted." />
        <Enum name="B_0x1" start="0x1" description="Only data accesses are decrypted." />
        <Enum name="B_0x2" start="0x2" description="All read accesses are decrypted (instruction or data)." />
        <Enum name="B_0x3" start="0x3" description="Only instruction accesses are decrypted, and enhanced encryption mode is activated." />
      </BitField>
      <BitField start="8" size="8" name="KEYCRC" description="region key 8-bit CRC When KEYLOCK=0, KEYCRC bitfield is automatically computed by hardware while loading the key of this region in this exact sequence: KEYR0 then KEYR1 then KEYR2 then finally KEYR3 (all written once). A new computation starts as soon as a new valid sequence is initiated, and KEYCRC is read as zero until a valid sequence is completed. When KEYLOCK=1, KEYCRC remains unchanged until the next reset. CRC computation is an 8-bit checksum using the standard CRC-8-CCITT algorithm X8 + X2 + X + 1 (according the convention). Source code is available in this manual. This field is read only. Note: CRC information is updated only after the last bit of the key has been written." />
      <BitField start="16" size="16" name="REGx_VERSION" description="region firmware version This 16-bit bitfield must be correctly initialized before the region corresponding REG_EN bit is set in the RxCFGR register." />
    </Register>
    <Register start="+0x54" size="0" name="OTFDEC_R2STARTADDR" access="Read/Write" description="OTFDEC region 2 start address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_START_ADDR" description="Region AXI start address This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded. Note: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored. When this register is accessed in read the 4 MSB bits and the 12 LSB bits return zero." />
    </Register>
    <Register start="+0x58" size="0" name="OTFDEC_R2ENDADDR" access="Read/Write" description="OTFDEC region 2 end address register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_END_ADDR" description="Region AXI end address This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set, and RxENDADDR must be strictly greater than RxSTARTADDR to be valid. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded. Note: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored. When this register is accessed in read the 4 MSB bits returns zeros and the 12 LSB bits return ones." />
    </Register>
    <Register start="+0x5C" size="0" name="OTFDEC_R2NONCER0" access="Read/Write" description="OTFDEC region 2 nonce register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="Region nonce, bits [31:0] This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded." />
    </Register>
    <Register start="+0x60" size="0" name="OTFDEC_R2NONCER1" access="Read/Write" description="OTFDEC region 2 nonce register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="Region nonce, bits [63:32] Refer to the OTFDEC_RxNONCER0 register for description of the NONCE[63:0] bitfield." />
    </Register>
    <Register start="+0x64" size="0" name="OTFDEC_R2KEYR0" access="Read/Write" description="OTFDEC region 2 key register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [31:0] This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Reading this register returns a zero value. Writing this register while the region CONFIGLOCK or KEYLOCK bit is set in the RxCFGR register will be discarded. Note: When application successfully changes MODE bits in RxCFGR register RxKEYR registers and associated KEYCRC are erased." />
    </Register>
    <Register start="+0x68" size="0" name="OTFDEC_R2KEYR1" access="Read/Write" description="OTFDEC region 2 key register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [63:32] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0x6C" size="0" name="OTFDEC_R2KEYR2" access="Read/Write" description="OTFDEC region 2 key register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [95:64] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0x70" size="0" name="OTFDEC_R2KEYR3" access="Read/Write" description="OTFDEC region 2 key register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [127:96] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0x80" size="0" name="OTFDEC_R3CFGR" access="Read/Write" description="OTFDEC region 3 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REG_EN" description="region on-the-fly decryption enable Note: When this bit is set region context (version, key, nonce) must be valid or garbage will be decrypted.">
        <Enum name="B_0x0" start="0x0" description="On-the-fly decryption is disabled for this region." />
        <Enum name="B_0x1" start="0x1" description="On-the-fly decryption is enabled for this region. Data are XORed with the corresponding keystream." />
      </BitField>
      <BitField start="1" size="1" name="CONFIGLOCK" description="region config lock This bit-field is set once, i.e. if this bit is set it can only be reset to &#xe2;&#x80;&#x9c;0&#xe2;&#x80;&#x9d; if OTFDEC is reset. Setting this bit forces KEYLOCK bit to &#xe2;&#x80;&#x9c;1&#xe2;&#x80;&#x9d;.">
        <Enum name="B_0x0" start="0x0" description="Writes to this region CFGR1, STARTADDR, ENDADDR and NONCERx registers are allowed." />
        <Enum name="B_0x1" start="0x1" description="Writes to this region CFGR1, STARTADDR, ENDADDR and NONCERx registers are ignored until next OTFDEC reset." />
      </BitField>
      <BitField start="2" size="1" name="KEYLOCK" description="region key lock This bitfield is set once, i.e. if this bit is set it can only be reset to &#xe2;&#x80;&#x9c;0&#xe2;&#x80;&#x9d; if the OTFDEC is reset.">
        <Enum name="B_0x0" start="0x0" description="Writes to this region KEYRx registers are allowed." />
        <Enum name="B_0x1" start="0x1" description="Writes to this region KEYRx registers are ignored until next OTFDEC reset. KEYCRC bitfield is locked." />
      </BitField>
      <BitField start="4" size="2" name="MODE" description="operating mode This bitfield selects the OTFDEC operating mode for this region: When MODE is not equal to 11 the standard AES encryption mode is activated. When either of the MODE bits are changed the region&#xe2;&#x80;&#x99;s key and associated CRC are zeroed.">
        <Enum name="B_0x0" start="0x0" description="Only instruction accesses are decrypted." />
        <Enum name="B_0x1" start="0x1" description="Only data accesses are decrypted." />
        <Enum name="B_0x2" start="0x2" description="All read accesses are decrypted (instruction or data)." />
        <Enum name="B_0x3" start="0x3" description="Only instruction accesses are decrypted, and enhanced encryption mode is activated." />
      </BitField>
      <BitField start="8" size="8" name="KEYCRC" description="region key 8-bit CRC When KEYLOCK=0, KEYCRC bitfield is automatically computed by hardware while loading the key of this region in this exact sequence: KEYR0 then KEYR1 then KEYR2 then finally KEYR3 (all written once). A new computation starts as soon as a new valid sequence is initiated, and KEYCRC is read as zero until a valid sequence is completed. When KEYLOCK=1, KEYCRC remains unchanged until the next reset. CRC computation is an 8-bit checksum using the standard CRC-8-CCITT algorithm X8 + X2 + X + 1 (according the convention). Source code is available in this manual. This field is read only. Note: CRC information is updated only after the last bit of the key has been written." />
      <BitField start="16" size="16" name="REGx_VERSION" description="region firmware version This 16-bit bitfield must be correctly initialized before the region corresponding REG_EN bit is set in the RxCFGR register." />
    </Register>
    <Register start="+0x84" size="0" name="OTFDEC_R3STARTADDR" access="Read/Write" description="OTFDEC region 3 start address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_START_ADDR" description="Region AXI start address This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded. Note: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored. When this register is accessed in read the 4 MSB bits and the 12 LSB bits return zero." />
    </Register>
    <Register start="+0x88" size="0" name="OTFDEC_R3ENDADDR" access="Read/Write" description="OTFDEC region 3 end address register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_END_ADDR" description="Region AXI end address This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set, and RxENDADDR must be strictly greater than RxSTARTADDR to be valid. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded. Note: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored. When this register is accessed in read the 4 MSB bits returns zeros and the 12 LSB bits return ones." />
    </Register>
    <Register start="+0x8C" size="0" name="OTFDEC_R3NONCER0" access="Read/Write" description="OTFDEC region 3 nonce register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="Region nonce, bits [31:0] This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded." />
    </Register>
    <Register start="+0x90" size="0" name="OTFDEC_R3NONCER1" access="Read/Write" description="OTFDEC region 3 nonce register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="Region nonce, bits [63:32] Refer to the OTFDEC_RxNONCER0 register for description of the NONCE[63:0] bitfield." />
    </Register>
    <Register start="+0x94" size="0" name="OTFDEC_R3KEYR0" access="Read/Write" description="OTFDEC region 3 key register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [31:0] This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Reading this register returns a zero value. Writing this register while the region CONFIGLOCK or KEYLOCK bit is set in the RxCFGR register will be discarded. Note: When application successfully changes MODE bits in RxCFGR register RxKEYR registers and associated KEYCRC are erased." />
    </Register>
    <Register start="+0x98" size="0" name="OTFDEC_R3KEYR1" access="Read/Write" description="OTFDEC region 3 key register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [63:32] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0x9C" size="0" name="OTFDEC_R3KEYR2" access="Read/Write" description="OTFDEC region 3 key register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [95:64] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0xA0" size="0" name="OTFDEC_R3KEYR3" access="Read/Write" description="OTFDEC region 3 key register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [127:96] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0xB0" size="0" name="OTFDEC_R4CFGR" access="Read/Write" description="OTFDEC region 4 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REG_EN" description="region on-the-fly decryption enable Note: When this bit is set region context (version, key, nonce) must be valid or garbage will be decrypted.">
        <Enum name="B_0x0" start="0x0" description="On-the-fly decryption is disabled for this region." />
        <Enum name="B_0x1" start="0x1" description="On-the-fly decryption is enabled for this region. Data are XORed with the corresponding keystream." />
      </BitField>
      <BitField start="1" size="1" name="CONFIGLOCK" description="region config lock This bit-field is set once, i.e. if this bit is set it can only be reset to &#xe2;&#x80;&#x9c;0&#xe2;&#x80;&#x9d; if OTFDEC is reset. Setting this bit forces KEYLOCK bit to &#xe2;&#x80;&#x9c;1&#xe2;&#x80;&#x9d;.">
        <Enum name="B_0x0" start="0x0" description="Writes to this region CFGR1, STARTADDR, ENDADDR and NONCERx registers are allowed." />
        <Enum name="B_0x1" start="0x1" description="Writes to this region CFGR1, STARTADDR, ENDADDR and NONCERx registers are ignored until next OTFDEC reset." />
      </BitField>
      <BitField start="2" size="1" name="KEYLOCK" description="region key lock This bitfield is set once, i.e. if this bit is set it can only be reset to &#xe2;&#x80;&#x9c;0&#xe2;&#x80;&#x9d; if the OTFDEC is reset.">
        <Enum name="B_0x0" start="0x0" description="Writes to this region KEYRx registers are allowed." />
        <Enum name="B_0x1" start="0x1" description="Writes to this region KEYRx registers are ignored until next OTFDEC reset. KEYCRC bitfield is locked." />
      </BitField>
      <BitField start="4" size="2" name="MODE" description="operating mode This bitfield selects the OTFDEC operating mode for this region: When MODE is not equal to 11 the standard AES encryption mode is activated. When either of the MODE bits are changed the region&#xe2;&#x80;&#x99;s key and associated CRC are zeroed.">
        <Enum name="B_0x0" start="0x0" description="Only instruction accesses are decrypted." />
        <Enum name="B_0x1" start="0x1" description="Only data accesses are decrypted." />
        <Enum name="B_0x2" start="0x2" description="All read accesses are decrypted (instruction or data)." />
        <Enum name="B_0x3" start="0x3" description="Only instruction accesses are decrypted, and enhanced encryption mode is activated." />
      </BitField>
      <BitField start="8" size="8" name="KEYCRC" description="region key 8-bit CRC When KEYLOCK=0, KEYCRC bitfield is automatically computed by hardware while loading the key of this region in this exact sequence: KEYR0 then KEYR1 then KEYR2 then finally KEYR3 (all written once). A new computation starts as soon as a new valid sequence is initiated, and KEYCRC is read as zero until a valid sequence is completed. When KEYLOCK=1, KEYCRC remains unchanged until the next reset. CRC computation is an 8-bit checksum using the standard CRC-8-CCITT algorithm X8 + X2 + X + 1 (according the convention). Source code is available in this manual. This field is read only. Note: CRC information is updated only after the last bit of the key has been written." />
      <BitField start="16" size="16" name="REGx_VERSION" description="region firmware version This 16-bit bitfield must be correctly initialized before the region corresponding REG_EN bit is set in the RxCFGR register." />
    </Register>
    <Register start="+0xB4" size="0" name="OTFDEC_R4STARTADDR" access="Read/Write" description="OTFDEC region 4 start address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_START_ADDR" description="Region AXI start address This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded. Note: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored. When this register is accessed in read the 4 MSB bits and the 12 LSB bits return zero." />
    </Register>
    <Register start="+0xB8" size="0" name="OTFDEC_R4ENDADDR" access="Read/Write" description="OTFDEC region 4 end address register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_END_ADDR" description="Region AXI end address This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set, and RxENDADDR must be strictly greater than RxSTARTADDR to be valid. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded. Note: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored. When this register is accessed in read the 4 MSB bits returns zeros and the 12 LSB bits return ones." />
    </Register>
    <Register start="+0xBC" size="0" name="OTFDEC_R4NONCER0" access="Read/Write" description="OTFDEC region 4 nonce register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="Region nonce, bits [31:0] This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded." />
    </Register>
    <Register start="+0xC0" size="0" name="OTFDEC_R4NONCER1" access="Read/Write" description="OTFDEC region 4 nonce register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="Region nonce, bits [63:32] Refer to the OTFDEC_RxNONCER0 register for description of the NONCE[63:0] bitfield." />
    </Register>
    <Register start="+0xC4" size="0" name="OTFDEC_R4KEYR0" access="Read/Write" description="OTFDEC region 4 key register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [31:0] This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Reading this register returns a zero value. Writing this register while the region CONFIGLOCK or KEYLOCK bit is set in the RxCFGR register will be discarded. Note: When application successfully changes MODE bits in RxCFGR register RxKEYR registers and associated KEYCRC are erased." />
    </Register>
    <Register start="+0xC8" size="0" name="OTFDEC_R4KEYR1" access="Read/Write" description="OTFDEC region 4 key register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [63:32] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0xCC" size="0" name="OTFDEC_R4KEYR2" access="Read/Write" description="OTFDEC region 4 key register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [95:64] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0xD0" size="0" name="OTFDEC_R4KEYR3" access="Read/Write" description="OTFDEC region 4 key register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [127:96] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0x300" size="0" name="OTFDEC_ISR" access="Read/Write" description="OTFDEC interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEIF" description="Security Error Interrupt Flag status This bit is set by hardware and read only by application. Bit is set when at least one security error has been detected (illegal access to keys, illegal write on locked configuration). Bit is cleared when application sets in OTFDEC_ICR the corresponding bit to &#xe2;&#x80;&#x9c;1&#xe2;&#x80;&#x9d;.">
        <Enum name="B_0x0" start="0x0" description="No security error status. No interrupt pending." />
        <Enum name="B_0x1" start="0x1" description="Security error flag status, with interrupt pending. Actual interrupt generation is dependent on OTFDEC_IER corresponding bit SEIE." />
      </BitField>
      <BitField start="1" size="1" name="XONEIF" description="Execute-only execute-Never Error Interrupt Flag status This bit is set by hardware and read only by application. Bit is set when a read access and not an instruction fetch is detected on any encrypted region with MODE bits set to 00 or 11. It is also set when an instruction fetch and not a read access is detected on any encrypted region with MODE bits set to 01. Bit is cleared when application sets in OTFDEC_ICR the corresponding bit to &#xe2;&#x80;&#x9c;1&#xe2;&#x80;&#x9d;.">
        <Enum name="B_0x0" start="0x0" description="No execute-only error status. No interrupt pending." />
        <Enum name="B_0x1" start="0x1" description="Read access detected on one region with MODE bits set to 00 or 11, or execute access detected on one region with MODE bits set to 01. OTFDEC returns a zeroed value for the illegal access, and an optional interrupt is generated if bit XONEIE is set to &#xe2;&#x80;&#x9c;1&#xe2;&#x80;&#x9d; in OTFDEC_IER register." />
      </BitField>
      <BitField start="2" size="1" name="KEIF" description="Key Error Interrupt Flag status This bit is set by hardware and read only by application. Bit is set when a read access occurs on any encrypted region following the reset of the key registers by an abort event (tamper detection, unauthorized debugger connection, untrusted boot, RDP level regression). Bit is cleared when application sets in OTFDEC_ICR the corresponding bit to &#xe2;&#x80;&#x9c;1&#xe2;&#x80;&#x9d;. After KEIF is set any subsequent read to any enabled encrypted region returns a zeroed value. This state remains until OTFDEC keys are initialized again.">
        <Enum name="B_0x0" start="0x0" description="OTFDEC is operating properly." />
        <Enum name="B_0x1" start="0x1" description="Read access detected on an enabled encrypted region following an abort event. OTFDEC returns a zeroed value for the read, and an optional interrupt is generated if bit KEIE is set to &#xe2;&#x80;&#x9c;1&#xe2;&#x80;&#x9d; in OTFDEC_IER register." />
      </BitField>
    </Register>
    <Register start="+0x304" size="0" name="OTFDEC_ICR" access="Read/Write" description="OTFDEC interrupt clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEIF" description="Security Error Interrupt Flag clear This bit is written by application, and always reads as 0.">
        <Enum name="B_0x0" start="0x0" description="SEIF flag status is not affected" />
        <Enum name="B_0x1" start="0x1" description="SEIF flag status is cleared in OTFDEC_ISR register" />
      </BitField>
      <BitField start="1" size="1" name="XONEIF" description="Execute-only execute-Never Error Interrupt Flag clear This bit is written by application, and always reads as 0.">
        <Enum name="B_0x0" start="0x0" description="XONEIF flag status is not affected" />
        <Enum name="B_0x1" start="0x1" description="XONEIF flag status is cleared in OTFDEC_ISR register" />
      </BitField>
      <BitField start="2" size="1" name="KEIF" description="Key Error Interrupt Flag clear This bit is written by application, and always reads as 0. Note: Clearing KEIF does not solve the source of the problem (bad key registers). To be able to read or execute again any encrypted region, OTFDEC key registers must properly initialized, again.">
        <Enum name="B_0x0" start="0x0" description="KEIF flag status is not affected" />
        <Enum name="B_0x1" start="0x1" description="KEIF flag status is cleared in OTFDEC_ISR register" />
      </BitField>
    </Register>
    <Register start="+0x308" size="0" name="OTFDEC_IER" access="Read/Write" description="OTFDEC interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEIE" description="Security Error Interrupt Enable This bit is read and written by application. It controls the OTFDEC interrupt generation when SEIF flag status is set.">
        <Enum name="B_0x0" start="0x0" description="Interrupt generation on security error SEIF is disabled (masked)" />
        <Enum name="B_0x1" start="0x1" description="Interrupt generation on security error SEIF is enabled (not masked)" />
      </BitField>
      <BitField start="1" size="1" name="XONEIE" description="Execute-only execute-Never Error Interrupt Enable This bit is read and written by application. It controls the OTFDEC interrupt generation when XONEIF flag status is set.">
        <Enum name="B_0x0" start="0x0" description="Interrupt generation on execute-only error XONEIF is disabled (masked)" />
        <Enum name="B_0x1" start="0x1" description="Interrupt generation on execute-only error XONEIF is enabled (not masked)" />
      </BitField>
      <BitField start="2" size="1" name="KEIE" description="Key Error Interrupt Enable This bit is read and written by application. It controls the OTFDEC interrupt generation when KEIF flag status is set.">
        <Enum name="B_0x0" start="0x0" description="Interrupt generation on key error flag KEIF is disabled (masked)" />
        <Enum name="B_0x1" start="0x1" description="Interrupt generation on key error flag KEIF is enabled (not masked)" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTFDEC2" start="0x5200BC00" description="OTFDEC address block description">
    <Register start="+0x20" size="0" name="OTFDEC_R1CFGR" access="Read/Write" description="OTFDEC region 1 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REG_EN" description="region on-the-fly decryption enable Note: When this bit is set region context (version, key, nonce) must be valid or garbage will be decrypted.">
        <Enum name="B_0x0" start="0x0" description="On-the-fly decryption is disabled for this region." />
        <Enum name="B_0x1" start="0x1" description="On-the-fly decryption is enabled for this region. Data are XORed with the corresponding keystream." />
      </BitField>
      <BitField start="1" size="1" name="CONFIGLOCK" description="region config lock This bit-field is set once, i.e. if this bit is set it can only be reset to &#xe2;&#x80;&#x9c;0&#xe2;&#x80;&#x9d; if OTFDEC is reset. Setting this bit forces KEYLOCK bit to &#xe2;&#x80;&#x9c;1&#xe2;&#x80;&#x9d;.">
        <Enum name="B_0x0" start="0x0" description="Writes to this region CFGR1, STARTADDR, ENDADDR and NONCERx registers are allowed." />
        <Enum name="B_0x1" start="0x1" description="Writes to this region CFGR1, STARTADDR, ENDADDR and NONCERx registers are ignored until next OTFDEC reset." />
      </BitField>
      <BitField start="2" size="1" name="KEYLOCK" description="region key lock This bitfield is set once, i.e. if this bit is set it can only be reset to &#xe2;&#x80;&#x9c;0&#xe2;&#x80;&#x9d; if the OTFDEC is reset.">
        <Enum name="B_0x0" start="0x0" description="Writes to this region KEYRx registers are allowed." />
        <Enum name="B_0x1" start="0x1" description="Writes to this region KEYRx registers are ignored until next OTFDEC reset. KEYCRC bitfield is locked." />
      </BitField>
      <BitField start="4" size="2" name="MODE" description="operating mode This bitfield selects the OTFDEC operating mode for this region: When MODE is not equal to 11 the standard AES encryption mode is activated. When either of the MODE bits are changed the region&#xe2;&#x80;&#x99;s key and associated CRC are zeroed.">
        <Enum name="B_0x0" start="0x0" description="Only instruction accesses are decrypted." />
        <Enum name="B_0x1" start="0x1" description="Only data accesses are decrypted." />
        <Enum name="B_0x2" start="0x2" description="All read accesses are decrypted (instruction or data)." />
        <Enum name="B_0x3" start="0x3" description="Only instruction accesses are decrypted, and enhanced encryption mode is activated." />
      </BitField>
      <BitField start="8" size="8" name="KEYCRC" description="region key 8-bit CRC When KEYLOCK=0, KEYCRC bitfield is automatically computed by hardware while loading the key of this region in this exact sequence: KEYR0 then KEYR1 then KEYR2 then finally KEYR3 (all written once). A new computation starts as soon as a new valid sequence is initiated, and KEYCRC is read as zero until a valid sequence is completed. When KEYLOCK=1, KEYCRC remains unchanged until the next reset. CRC computation is an 8-bit checksum using the standard CRC-8-CCITT algorithm X8 + X2 + X + 1 (according the convention). Source code is available in this manual. This field is read only. Note: CRC information is updated only after the last bit of the key has been written." />
      <BitField start="16" size="16" name="REGx_VERSION" description="region firmware version This 16-bit bitfield must be correctly initialized before the region corresponding REG_EN bit is set in the RxCFGR register." />
    </Register>
    <Register start="+0x24" size="0" name="OTFDEC_R1STARTADDR" access="Read/Write" description="OTFDEC region 1 start address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_START_ADDR" description="Region AXI start address This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded. Note: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored. When this register is accessed in read the 4 MSB bits and the 12 LSB bits return zero." />
    </Register>
    <Register start="+0x28" size="0" name="OTFDEC_R1ENDADDR" access="Read/Write" description="OTFDEC region 1 end address register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_END_ADDR" description="Region AXI end address This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set, and RxENDADDR must be strictly greater than RxSTARTADDR to be valid. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded. Note: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored. When this register is accessed in read the 4 MSB bits returns zeros and the 12 LSB bits return ones." />
    </Register>
    <Register start="+0x2C" size="0" name="OTFDEC_R1NONCER0" access="Read/Write" description="OTFDEC region 1 nonce register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="Region nonce, bits [31:0] This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded." />
    </Register>
    <Register start="+0x30" size="0" name="OTFDEC_R1NONCER1" access="Read/Write" description="OTFDEC region 1 nonce register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="Region nonce, bits [63:32] Refer to the OTFDEC_RxNONCER0 register for description of the NONCE[63:0] bitfield." />
    </Register>
    <Register start="+0x34" size="0" name="OTFDEC_R1KEYR0" access="Read/Write" description="OTFDEC region 1 key register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [31:0] This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Reading this register returns a zero value. Writing this register while the region CONFIGLOCK or KEYLOCK bit is set in the RxCFGR register will be discarded. Note: When application successfully changes MODE bits in RxCFGR register RxKEYR registers and associated KEYCRC are erased." />
    </Register>
    <Register start="+0x38" size="0" name="OTFDEC_R1KEYR1" access="Read/Write" description="OTFDEC region 1 key register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [63:32] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0x3C" size="0" name="OTFDEC_R1KEYR2" access="Read/Write" description="OTFDEC region 1 key register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [95:64] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0x40" size="0" name="OTFDEC_R1KEYR3" access="Read/Write" description="OTFDEC region 1 key register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [127:96] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0x50" size="0" name="OTFDEC_R2CFGR" access="Read/Write" description="OTFDEC region 2 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REG_EN" description="region on-the-fly decryption enable Note: When this bit is set region context (version, key, nonce) must be valid or garbage will be decrypted.">
        <Enum name="B_0x0" start="0x0" description="On-the-fly decryption is disabled for this region." />
        <Enum name="B_0x1" start="0x1" description="On-the-fly decryption is enabled for this region. Data are XORed with the corresponding keystream." />
      </BitField>
      <BitField start="1" size="1" name="CONFIGLOCK" description="region config lock This bit-field is set once, i.e. if this bit is set it can only be reset to &#xe2;&#x80;&#x9c;0&#xe2;&#x80;&#x9d; if OTFDEC is reset. Setting this bit forces KEYLOCK bit to &#xe2;&#x80;&#x9c;1&#xe2;&#x80;&#x9d;.">
        <Enum name="B_0x0" start="0x0" description="Writes to this region CFGR1, STARTADDR, ENDADDR and NONCERx registers are allowed." />
        <Enum name="B_0x1" start="0x1" description="Writes to this region CFGR1, STARTADDR, ENDADDR and NONCERx registers are ignored until next OTFDEC reset." />
      </BitField>
      <BitField start="2" size="1" name="KEYLOCK" description="region key lock This bitfield is set once, i.e. if this bit is set it can only be reset to &#xe2;&#x80;&#x9c;0&#xe2;&#x80;&#x9d; if the OTFDEC is reset.">
        <Enum name="B_0x0" start="0x0" description="Writes to this region KEYRx registers are allowed." />
        <Enum name="B_0x1" start="0x1" description="Writes to this region KEYRx registers are ignored until next OTFDEC reset. KEYCRC bitfield is locked." />
      </BitField>
      <BitField start="4" size="2" name="MODE" description="operating mode This bitfield selects the OTFDEC operating mode for this region: When MODE is not equal to 11 the standard AES encryption mode is activated. When either of the MODE bits are changed the region&#xe2;&#x80;&#x99;s key and associated CRC are zeroed.">
        <Enum name="B_0x0" start="0x0" description="Only instruction accesses are decrypted." />
        <Enum name="B_0x1" start="0x1" description="Only data accesses are decrypted." />
        <Enum name="B_0x2" start="0x2" description="All read accesses are decrypted (instruction or data)." />
        <Enum name="B_0x3" start="0x3" description="Only instruction accesses are decrypted, and enhanced encryption mode is activated." />
      </BitField>
      <BitField start="8" size="8" name="KEYCRC" description="region key 8-bit CRC When KEYLOCK=0, KEYCRC bitfield is automatically computed by hardware while loading the key of this region in this exact sequence: KEYR0 then KEYR1 then KEYR2 then finally KEYR3 (all written once). A new computation starts as soon as a new valid sequence is initiated, and KEYCRC is read as zero until a valid sequence is completed. When KEYLOCK=1, KEYCRC remains unchanged until the next reset. CRC computation is an 8-bit checksum using the standard CRC-8-CCITT algorithm X8 + X2 + X + 1 (according the convention). Source code is available in this manual. This field is read only. Note: CRC information is updated only after the last bit of the key has been written." />
      <BitField start="16" size="16" name="REGx_VERSION" description="region firmware version This 16-bit bitfield must be correctly initialized before the region corresponding REG_EN bit is set in the RxCFGR register." />
    </Register>
    <Register start="+0x54" size="0" name="OTFDEC_R2STARTADDR" access="Read/Write" description="OTFDEC region 2 start address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_START_ADDR" description="Region AXI start address This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded. Note: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored. When this register is accessed in read the 4 MSB bits and the 12 LSB bits return zero." />
    </Register>
    <Register start="+0x58" size="0" name="OTFDEC_R2ENDADDR" access="Read/Write" description="OTFDEC region 2 end address register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_END_ADDR" description="Region AXI end address This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set, and RxENDADDR must be strictly greater than RxSTARTADDR to be valid. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded. Note: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored. When this register is accessed in read the 4 MSB bits returns zeros and the 12 LSB bits return ones." />
    </Register>
    <Register start="+0x5C" size="0" name="OTFDEC_R2NONCER0" access="Read/Write" description="OTFDEC region 2 nonce register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="Region nonce, bits [31:0] This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded." />
    </Register>
    <Register start="+0x60" size="0" name="OTFDEC_R2NONCER1" access="Read/Write" description="OTFDEC region 2 nonce register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="Region nonce, bits [63:32] Refer to the OTFDEC_RxNONCER0 register for description of the NONCE[63:0] bitfield." />
    </Register>
    <Register start="+0x64" size="0" name="OTFDEC_R2KEYR0" access="Read/Write" description="OTFDEC region 2 key register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [31:0] This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Reading this register returns a zero value. Writing this register while the region CONFIGLOCK or KEYLOCK bit is set in the RxCFGR register will be discarded. Note: When application successfully changes MODE bits in RxCFGR register RxKEYR registers and associated KEYCRC are erased." />
    </Register>
    <Register start="+0x68" size="0" name="OTFDEC_R2KEYR1" access="Read/Write" description="OTFDEC region 2 key register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [63:32] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0x6C" size="0" name="OTFDEC_R2KEYR2" access="Read/Write" description="OTFDEC region 2 key register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [95:64] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0x70" size="0" name="OTFDEC_R2KEYR3" access="Read/Write" description="OTFDEC region 2 key register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [127:96] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0x80" size="0" name="OTFDEC_R3CFGR" access="Read/Write" description="OTFDEC region 3 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REG_EN" description="region on-the-fly decryption enable Note: When this bit is set region context (version, key, nonce) must be valid or garbage will be decrypted.">
        <Enum name="B_0x0" start="0x0" description="On-the-fly decryption is disabled for this region." />
        <Enum name="B_0x1" start="0x1" description="On-the-fly decryption is enabled for this region. Data are XORed with the corresponding keystream." />
      </BitField>
      <BitField start="1" size="1" name="CONFIGLOCK" description="region config lock This bit-field is set once, i.e. if this bit is set it can only be reset to &#xe2;&#x80;&#x9c;0&#xe2;&#x80;&#x9d; if OTFDEC is reset. Setting this bit forces KEYLOCK bit to &#xe2;&#x80;&#x9c;1&#xe2;&#x80;&#x9d;.">
        <Enum name="B_0x0" start="0x0" description="Writes to this region CFGR1, STARTADDR, ENDADDR and NONCERx registers are allowed." />
        <Enum name="B_0x1" start="0x1" description="Writes to this region CFGR1, STARTADDR, ENDADDR and NONCERx registers are ignored until next OTFDEC reset." />
      </BitField>
      <BitField start="2" size="1" name="KEYLOCK" description="region key lock This bitfield is set once, i.e. if this bit is set it can only be reset to &#xe2;&#x80;&#x9c;0&#xe2;&#x80;&#x9d; if the OTFDEC is reset.">
        <Enum name="B_0x0" start="0x0" description="Writes to this region KEYRx registers are allowed." />
        <Enum name="B_0x1" start="0x1" description="Writes to this region KEYRx registers are ignored until next OTFDEC reset. KEYCRC bitfield is locked." />
      </BitField>
      <BitField start="4" size="2" name="MODE" description="operating mode This bitfield selects the OTFDEC operating mode for this region: When MODE is not equal to 11 the standard AES encryption mode is activated. When either of the MODE bits are changed the region&#xe2;&#x80;&#x99;s key and associated CRC are zeroed.">
        <Enum name="B_0x0" start="0x0" description="Only instruction accesses are decrypted." />
        <Enum name="B_0x1" start="0x1" description="Only data accesses are decrypted." />
        <Enum name="B_0x2" start="0x2" description="All read accesses are decrypted (instruction or data)." />
        <Enum name="B_0x3" start="0x3" description="Only instruction accesses are decrypted, and enhanced encryption mode is activated." />
      </BitField>
      <BitField start="8" size="8" name="KEYCRC" description="region key 8-bit CRC When KEYLOCK=0, KEYCRC bitfield is automatically computed by hardware while loading the key of this region in this exact sequence: KEYR0 then KEYR1 then KEYR2 then finally KEYR3 (all written once). A new computation starts as soon as a new valid sequence is initiated, and KEYCRC is read as zero until a valid sequence is completed. When KEYLOCK=1, KEYCRC remains unchanged until the next reset. CRC computation is an 8-bit checksum using the standard CRC-8-CCITT algorithm X8 + X2 + X + 1 (according the convention). Source code is available in this manual. This field is read only. Note: CRC information is updated only after the last bit of the key has been written." />
      <BitField start="16" size="16" name="REGx_VERSION" description="region firmware version This 16-bit bitfield must be correctly initialized before the region corresponding REG_EN bit is set in the RxCFGR register." />
    </Register>
    <Register start="+0x84" size="0" name="OTFDEC_R3STARTADDR" access="Read/Write" description="OTFDEC region 3 start address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_START_ADDR" description="Region AXI start address This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded. Note: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored. When this register is accessed in read the 4 MSB bits and the 12 LSB bits return zero." />
    </Register>
    <Register start="+0x88" size="0" name="OTFDEC_R3ENDADDR" access="Read/Write" description="OTFDEC region 3 end address register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_END_ADDR" description="Region AXI end address This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set, and RxENDADDR must be strictly greater than RxSTARTADDR to be valid. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded. Note: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored. When this register is accessed in read the 4 MSB bits returns zeros and the 12 LSB bits return ones." />
    </Register>
    <Register start="+0x8C" size="0" name="OTFDEC_R3NONCER0" access="Read/Write" description="OTFDEC region 3 nonce register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="Region nonce, bits [31:0] This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded." />
    </Register>
    <Register start="+0x90" size="0" name="OTFDEC_R3NONCER1" access="Read/Write" description="OTFDEC region 3 nonce register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="Region nonce, bits [63:32] Refer to the OTFDEC_RxNONCER0 register for description of the NONCE[63:0] bitfield." />
    </Register>
    <Register start="+0x94" size="0" name="OTFDEC_R3KEYR0" access="Read/Write" description="OTFDEC region 3 key register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [31:0] This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Reading this register returns a zero value. Writing this register while the region CONFIGLOCK or KEYLOCK bit is set in the RxCFGR register will be discarded. Note: When application successfully changes MODE bits in RxCFGR register RxKEYR registers and associated KEYCRC are erased." />
    </Register>
    <Register start="+0x98" size="0" name="OTFDEC_R3KEYR1" access="Read/Write" description="OTFDEC region 3 key register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [63:32] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0x9C" size="0" name="OTFDEC_R3KEYR2" access="Read/Write" description="OTFDEC region 3 key register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [95:64] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0xA0" size="0" name="OTFDEC_R3KEYR3" access="Read/Write" description="OTFDEC region 3 key register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [127:96] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0xB0" size="0" name="OTFDEC_R4CFGR" access="Read/Write" description="OTFDEC region 4 configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REG_EN" description="region on-the-fly decryption enable Note: When this bit is set region context (version, key, nonce) must be valid or garbage will be decrypted.">
        <Enum name="B_0x0" start="0x0" description="On-the-fly decryption is disabled for this region." />
        <Enum name="B_0x1" start="0x1" description="On-the-fly decryption is enabled for this region. Data are XORed with the corresponding keystream." />
      </BitField>
      <BitField start="1" size="1" name="CONFIGLOCK" description="region config lock This bit-field is set once, i.e. if this bit is set it can only be reset to &#xe2;&#x80;&#x9c;0&#xe2;&#x80;&#x9d; if OTFDEC is reset. Setting this bit forces KEYLOCK bit to &#xe2;&#x80;&#x9c;1&#xe2;&#x80;&#x9d;.">
        <Enum name="B_0x0" start="0x0" description="Writes to this region CFGR1, STARTADDR, ENDADDR and NONCERx registers are allowed." />
        <Enum name="B_0x1" start="0x1" description="Writes to this region CFGR1, STARTADDR, ENDADDR and NONCERx registers are ignored until next OTFDEC reset." />
      </BitField>
      <BitField start="2" size="1" name="KEYLOCK" description="region key lock This bitfield is set once, i.e. if this bit is set it can only be reset to &#xe2;&#x80;&#x9c;0&#xe2;&#x80;&#x9d; if the OTFDEC is reset.">
        <Enum name="B_0x0" start="0x0" description="Writes to this region KEYRx registers are allowed." />
        <Enum name="B_0x1" start="0x1" description="Writes to this region KEYRx registers are ignored until next OTFDEC reset. KEYCRC bitfield is locked." />
      </BitField>
      <BitField start="4" size="2" name="MODE" description="operating mode This bitfield selects the OTFDEC operating mode for this region: When MODE is not equal to 11 the standard AES encryption mode is activated. When either of the MODE bits are changed the region&#xe2;&#x80;&#x99;s key and associated CRC are zeroed.">
        <Enum name="B_0x0" start="0x0" description="Only instruction accesses are decrypted." />
        <Enum name="B_0x1" start="0x1" description="Only data accesses are decrypted." />
        <Enum name="B_0x2" start="0x2" description="All read accesses are decrypted (instruction or data)." />
        <Enum name="B_0x3" start="0x3" description="Only instruction accesses are decrypted, and enhanced encryption mode is activated." />
      </BitField>
      <BitField start="8" size="8" name="KEYCRC" description="region key 8-bit CRC When KEYLOCK=0, KEYCRC bitfield is automatically computed by hardware while loading the key of this region in this exact sequence: KEYR0 then KEYR1 then KEYR2 then finally KEYR3 (all written once). A new computation starts as soon as a new valid sequence is initiated, and KEYCRC is read as zero until a valid sequence is completed. When KEYLOCK=1, KEYCRC remains unchanged until the next reset. CRC computation is an 8-bit checksum using the standard CRC-8-CCITT algorithm X8 + X2 + X + 1 (according the convention). Source code is available in this manual. This field is read only. Note: CRC information is updated only after the last bit of the key has been written." />
      <BitField start="16" size="16" name="REGx_VERSION" description="region firmware version This 16-bit bitfield must be correctly initialized before the region corresponding REG_EN bit is set in the RxCFGR register." />
    </Register>
    <Register start="+0xB4" size="0" name="OTFDEC_R4STARTADDR" access="Read/Write" description="OTFDEC region 4 start address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_START_ADDR" description="Region AXI start address This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded. Note: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored. When this register is accessed in read the 4 MSB bits and the 12 LSB bits return zero." />
    </Register>
    <Register start="+0xB8" size="0" name="OTFDEC_R4ENDADDR" access="Read/Write" description="OTFDEC region 4 end address register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_END_ADDR" description="Region AXI end address This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set, and RxENDADDR must be strictly greater than RxSTARTADDR to be valid. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded. Note: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored. When this register is accessed in read the 4 MSB bits returns zeros and the 12 LSB bits return ones." />
    </Register>
    <Register start="+0xBC" size="0" name="OTFDEC_R4NONCER0" access="Read/Write" description="OTFDEC region 4 nonce register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="Region nonce, bits [31:0] This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Writing this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded." />
    </Register>
    <Register start="+0xC0" size="0" name="OTFDEC_R4NONCER1" access="Read/Write" description="OTFDEC region 4 nonce register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_NONCE" description="Region nonce, bits [63:32] Refer to the OTFDEC_RxNONCER0 register for description of the NONCE[63:0] bitfield." />
    </Register>
    <Register start="+0xC4" size="0" name="OTFDEC_R4KEYR0" access="Read/Write" description="OTFDEC region 4 key register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [31:0] This register must be written before the region corresponding REG_EN bit in the RxCFGR register is set. Reading this register returns a zero value. Writing this register while the region CONFIGLOCK or KEYLOCK bit is set in the RxCFGR register will be discarded. Note: When application successfully changes MODE bits in RxCFGR register RxKEYR registers and associated KEYCRC are erased." />
    </Register>
    <Register start="+0xC8" size="0" name="OTFDEC_R4KEYR1" access="Read/Write" description="OTFDEC region 4 key register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [63:32] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0xCC" size="0" name="OTFDEC_R4KEYR2" access="Read/Write" description="OTFDEC region 4 key register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [95:64] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0xD0" size="0" name="OTFDEC_R4KEYR3" access="Read/Write" description="OTFDEC region 4 key register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="REGx_KEY" description="Region key, bits [127:96] Refer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield." />
    </Register>
    <Register start="+0x300" size="0" name="OTFDEC_ISR" access="Read/Write" description="OTFDEC interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEIF" description="Security Error Interrupt Flag status This bit is set by hardware and read only by application. Bit is set when at least one security error has been detected (illegal access to keys, illegal write on locked configuration). Bit is cleared when application sets in OTFDEC_ICR the corresponding bit to &#xe2;&#x80;&#x9c;1&#xe2;&#x80;&#x9d;.">
        <Enum name="B_0x0" start="0x0" description="No security error status. No interrupt pending." />
        <Enum name="B_0x1" start="0x1" description="Security error flag status, with interrupt pending. Actual interrupt generation is dependent on OTFDEC_IER corresponding bit SEIE." />
      </BitField>
      <BitField start="1" size="1" name="XONEIF" description="Execute-only execute-Never Error Interrupt Flag status This bit is set by hardware and read only by application. Bit is set when a read access and not an instruction fetch is detected on any encrypted region with MODE bits set to 00 or 11. It is also set when an instruction fetch and not a read access is detected on any encrypted region with MODE bits set to 01. Bit is cleared when application sets in OTFDEC_ICR the corresponding bit to &#xe2;&#x80;&#x9c;1&#xe2;&#x80;&#x9d;.">
        <Enum name="B_0x0" start="0x0" description="No execute-only error status. No interrupt pending." />
        <Enum name="B_0x1" start="0x1" description="Read access detected on one region with MODE bits set to 00 or 11, or execute access detected on one region with MODE bits set to 01. OTFDEC returns a zeroed value for the illegal access, and an optional interrupt is generated if bit XONEIE is set to &#xe2;&#x80;&#x9c;1&#xe2;&#x80;&#x9d; in OTFDEC_IER register." />
      </BitField>
      <BitField start="2" size="1" name="KEIF" description="Key Error Interrupt Flag status This bit is set by hardware and read only by application. Bit is set when a read access occurs on any encrypted region following the reset of the key registers by an abort event (tamper detection, unauthorized debugger connection, untrusted boot, RDP level regression). Bit is cleared when application sets in OTFDEC_ICR the corresponding bit to &#xe2;&#x80;&#x9c;1&#xe2;&#x80;&#x9d;. After KEIF is set any subsequent read to any enabled encrypted region returns a zeroed value. This state remains until OTFDEC keys are initialized again.">
        <Enum name="B_0x0" start="0x0" description="OTFDEC is operating properly." />
        <Enum name="B_0x1" start="0x1" description="Read access detected on an enabled encrypted region following an abort event. OTFDEC returns a zeroed value for the read, and an optional interrupt is generated if bit KEIE is set to &#xe2;&#x80;&#x9c;1&#xe2;&#x80;&#x9d; in OTFDEC_IER register." />
      </BitField>
    </Register>
    <Register start="+0x304" size="0" name="OTFDEC_ICR" access="Read/Write" description="OTFDEC interrupt clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEIF" description="Security Error Interrupt Flag clear This bit is written by application, and always reads as 0.">
        <Enum name="B_0x0" start="0x0" description="SEIF flag status is not affected" />
        <Enum name="B_0x1" start="0x1" description="SEIF flag status is cleared in OTFDEC_ISR register" />
      </BitField>
      <BitField start="1" size="1" name="XONEIF" description="Execute-only execute-Never Error Interrupt Flag clear This bit is written by application, and always reads as 0.">
        <Enum name="B_0x0" start="0x0" description="XONEIF flag status is not affected" />
        <Enum name="B_0x1" start="0x1" description="XONEIF flag status is cleared in OTFDEC_ISR register" />
      </BitField>
      <BitField start="2" size="1" name="KEIF" description="Key Error Interrupt Flag clear This bit is written by application, and always reads as 0. Note: Clearing KEIF does not solve the source of the problem (bad key registers). To be able to read or execute again any encrypted region, OTFDEC key registers must properly initialized, again.">
        <Enum name="B_0x0" start="0x0" description="KEIF flag status is not affected" />
        <Enum name="B_0x1" start="0x1" description="KEIF flag status is cleared in OTFDEC_ISR register" />
      </BitField>
    </Register>
    <Register start="+0x308" size="0" name="OTFDEC_IER" access="Read/Write" description="OTFDEC interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEIE" description="Security Error Interrupt Enable This bit is read and written by application. It controls the OTFDEC interrupt generation when SEIF flag status is set.">
        <Enum name="B_0x0" start="0x0" description="Interrupt generation on security error SEIF is disabled (masked)" />
        <Enum name="B_0x1" start="0x1" description="Interrupt generation on security error SEIF is enabled (not masked)" />
      </BitField>
      <BitField start="1" size="1" name="XONEIE" description="Execute-only execute-Never Error Interrupt Enable This bit is read and written by application. It controls the OTFDEC interrupt generation when XONEIF flag status is set.">
        <Enum name="B_0x0" start="0x0" description="Interrupt generation on execute-only error XONEIF is disabled (masked)" />
        <Enum name="B_0x1" start="0x1" description="Interrupt generation on execute-only error XONEIF is enabled (not masked)" />
      </BitField>
      <BitField start="2" size="1" name="KEIE" description="Key Error Interrupt Enable This bit is read and written by application. It controls the OTFDEC interrupt generation when KEIF flag status is set.">
        <Enum name="B_0x0" start="0x0" description="Interrupt generation on key error flag KEIF is disabled (masked)" />
        <Enum name="B_0x1" start="0x1" description="Interrupt generation on key error flag KEIF is enabled (not masked)" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PSSI" start="0x48020400" description="PSSI register block">
    <Register start="+0x0" size="0" name="PSSI_CR" access="Read/Write" description="PSSI control register" reset_value="0x40000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="CKPOL" description="Parallel data clock polarity This bit configures the capture edge of the parallel clock or the edge used for driving outputs, depending on OUTEN.">
        <Enum name="B_0x0" start="0x0" description="Falling edge active for inputs or rising edge active for outputs" />
        <Enum name="B_0x1" start="0x1" description="Rising edge active for inputs or falling edge active for outputs." />
      </BitField>
      <BitField start="6" size="1" name="DEPOL" description="Data enable (PSSI_DE) polarity This bit indicates the level on the PSSI_DE pin when the data are not valid on the parallel interface.">
        <Enum name="B_0x0" start="0x0" description="PSSI_DE active low (0 indicates that data is valid)" />
        <Enum name="B_0x1" start="0x1" description="PSSI_DE active high (1 indicates that data is valid)" />
      </BitField>
      <BitField start="8" size="1" name="RDYPOL" description="Ready (PSSI_RDY) polarity This bit indicates the level on the PSSI_RDY pin when the data are not valid on the parallel interface.">
        <Enum name="B_0x0" start="0x0" description="PSSI_RDY active low (0 indicates that the receiver is ready to receive)" />
        <Enum name="B_0x1" start="0x1" description="PSSI_RDY active high (1 indicates that the receiver is ready to receive)" />
      </BitField>
      <BitField start="10" size="2" name="EDM" description="Extended data mode">
        <Enum name="B_0x0" start="0x0" description="Interface captures 8-bit data on every parallel data clock" />
        <Enum name="B_0x1" start="0x1" description="Reserved, must not be selected" />
        <Enum name="B_0x2" start="0x2" description="Reserved, must not be selected" />
        <Enum name="B_0x3" start="0x3" description="The interface captures 16-bit data on every parallel data clock" />
      </BitField>
      <BitField start="14" size="1" name="ENABLE" description="PSSI enable The contents of the FIFO are flushed when ENABLE is cleared to 0. Note: When ENABLE=1, the content of PSSI_CR must not be changed, except for the ENABLE bit itself. All configuration bits can change as soon as ENABLE changes from 0 to 1. The DMA controller and all PSSI configuration registers must be programmed correctly before setting the ENABLE bit to 1. The ENABLE bit and the DCMI ENABLE bit (bit 15 of DCMI_CR) must not be set to 1 at the same time.">
        <Enum name="B_0x0" start="0x0" description="PSSI disabled" />
        <Enum name="B_0x1" start="0x1" description="PSSI enabled" />
      </BitField>
      <BitField start="18" size="3" name="DERDYCFG" description="Data enable and ready configuration When the PSSI_RDY function is mapped to the PSSI_DE pin (settings 101 or 111), it is still the RDYPOL bit which determines its polarity. Similarly, when the PSSI_DE function is mapped to the PSSI_RDY pin (settings 110 or 111), it is still the DEPOL bit which determines its polarity.">
        <Enum name="B_0x0" start="0x0" description="PSSI_DE and PSSI_RDY both disabled" />
        <Enum name="B_0x1" start="0x1" description="Only PSSI_RDY enabled" />
        <Enum name="B_0x2" start="0x2" description="Only PSSI_DE enabled" />
        <Enum name="B_0x3" start="0x3" description="Both PSSI_RDY and PSSI_DE alternate functions enabled" />
        <Enum name="B_0x4" start="0x4" description="Both PSSI_RDY and PSSI_DE features enabled - bidirectional on PSSI_RDY pin (see )" />
        <Enum name="B_0x5" start="0x5" description="Only PSSI_RDY function enabled, but mapped to PSSI_DE pin" />
        <Enum name="B_0x6" start="0x6" description="Only PSSI_DE function enabled, but mapped to PSSI_RDY pin" />
        <Enum name="B_0x7" start="0x7" description="Both PSSI_RDY and PSSI_DE features enabled - bidirectional on PSSI_DE pin (see )" />
      </BitField>
      <BitField start="30" size="1" name="DMAEN" description="DMA enable bit">
        <Enum name="B_0x0" start="0x0" description="DMA transfers are disabled. The user application can directly access the PSSI_DR register when DMA transfers are disabled." />
        <Enum name="B_0x1" start="0x1" description="DMA transfers are enabled (default configuration). A DMA channel in the general-purpose DMA controller must be configured to perform transfers from/to PSSI_DR." />
      </BitField>
      <BitField start="31" size="1" name="OUTEN" description="Data direction selection bit">
        <Enum name="B_0x0" start="0x0" description="Receive mode: data is input synchronously with PSSI_PDCK" />
        <Enum name="B_0x1" start="0x1" description="Transmit mode: data is output synchronously with PSSI_PDCK" />
      </BitField>
    </Register>
    <Register start="+0x4" size="0" name="PSSI_SR" access="Read/Write" description="PSSI status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="RTT4B" description="FIFO is ready to transfer four bytes">
        <Enum name="B_0x1" start="0x1" description="FIFO is ready for a four-byte (32-bit) transfer. In receive mode, this means that at least four valid data bytes are in the FIFO. In transmit mode, this means that there are at least four bytes free in the FIFO." />
        <Enum name="B_0x0" start="0x0" description="FIFO is not ready for a four-byte transfer" />
      </BitField>
      <BitField start="3" size="1" name="RTT1B" description="FIFO is ready to transfer one byte">
        <Enum name="B_0x1" start="0x1" description="FIFO is ready for a one byte (32-bit) transfer. In receive mode, this means that at least one valid data byte is in the FIFO. In transmit mode, this means that there is at least one byte free in the FIFO." />
        <Enum name="B_0x0" start="0x0" description="FIFO is not ready for a 1-byte transfer" />
      </BitField>
    </Register>
    <Register start="+0x8" size="0" name="PSSI_RIS" access="Read/Write" description="PSSI raw interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="OVR_RIS" description="Data buffer overrun/underrun raw interrupt status This bit is cleared by writing a 1 to the OVR_ISC bit in PSSI_ICR.">
        <Enum name="B_0x0" start="0x0" description="No overrun/underrun occurred" />
        <Enum name="B_0x1" start="0x1" description="An overrun/underrun occurred: overrun in receive mode, underrun in transmit mode." />
      </BitField>
    </Register>
    <Register start="+0xC" size="0" name="PSSI_IER" access="Read/Write" description="PSSI interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="OVR_IE" description="Data buffer overrun/underrun interrupt enable">
        <Enum name="B_0x0" start="0x0" description="No interrupt generation" />
        <Enum name="B_0x1" start="0x1" description="An interrupt is generated if either an overrun or an underrun error occurred." />
      </BitField>
    </Register>
    <Register start="+0x10" size="0" name="PSSI_MIS" access="Read/Write" description="PSSI masked interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="OVR_MIS" description="Data buffer overrun/underrun masked interrupt status This bit is set to 1 only when PSSI_IER/OVR_IE and PSSI_RIS/OVR_RIS are both set to 1.">
        <Enum name="B_0x0" start="0x0" description="No interrupt is generated when an overrun/underrun error occurs" />
        <Enum name="B_0x1" start="0x1" description="An interrupt is generated if there is either an overrun or an underrun error and the OVR_IE bit is set in PSSI_IER." />
      </BitField>
    </Register>
    <Register start="+0x14" size="0" name="PSSI_ICR" access="Read/Write" description="PSSI interrupt clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="OVR_ISC" description="Data buffer overrun/underrun interrupt status clear Writing this bit to 1 clears the OVR_RIS bit in PSSI_RIS." />
    </Register>
    <Register start="+0x28" size="0" name="PSSI_DR" access="Read/Write" description="PSSI data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BYTE0" description="Data byte 0" />
      <BitField start="8" size="8" name="BYTE1" description="Data byte 1" />
      <BitField start="16" size="8" name="BYTE2" description="Data byte 2" />
      <BitField start="24" size="8" name="BYTE3" description="Data byte 3" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PWR" start="0x58024800" description="PWR">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="PWR control register 1" reset_value="0xF000C000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LPDS" description="Low-power Deepsleep with SVOS3 (SVOS4 and SVOS5 always use low-power, regardless of the setting of this bit)" />
      <BitField start="4" size="1" name="PVDE" description="Programmable voltage detector enable" />
      <BitField start="5" size="3" name="PLS" description="Programmable voltage detector level selection These bits select the voltage threshold detected by the PVD. Note: Refer to Section Electrical characteristics of the product datasheet for more details." />
      <BitField start="8" size="1" name="DBP" description="Disable backup domain write protection In reset state, the RCC_BDCR register, the RTC registers (including the backup registers), BREN and MOEN bits in PWR_CR2 register, are protected against parasitic write access. This bit must be set to enable write access to these registers." />
      <BitField start="9" size="1" name="FLPS" description="Flash low-power mode in DStop mode This bit allows to obtain the best trade-off between low-power consumption and restart time when exiting from DStop mode. When it is set, the Flash memory enters low-power mode when D1 domain is in DStop mode." />
      <BitField start="14" size="2" name="SVOS" description="System Stop mode voltage scaling selection These bits control the VCORE voltage level in system Stop mode, to obtain the best trade-off between power consumption and performance." />
      <BitField start="16" size="1" name="AVDEN" description="Peripheral voltage monitor on VDDA enable" />
      <BitField start="17" size="2" name="ALS" description="Analog voltage detector level selection These bits select the voltage threshold detected by the AVD." />
    </Register>
    <Register start="+0x4" size="0" name="CSR1" access="ReadOnly" description="PWR control status register 1" reset_value="0x00004000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="PVDO" description="Programmable voltage detect output This bit is set and cleared by hardware. It is valid only if the PVD has been enabled by the PVDE bit. Note: since the PVD is disabled in Standby mode, this bit is equal to 0 after Standby or reset until the PVDE bit is set." />
      <BitField start="13" size="1" name="ACTVOSRDY" description="Voltage levels ready bit for currently used VOS and SDLEVEL This bit is set to 1 by hardware when the voltage regulator and the SD converter are both disabled and Bypass mode is selected in PWR control register 3 (PWR_CR3)." />
      <BitField start="14" size="2" name="ACTVOS" description="VOS currently applied for VCORE voltage scaling selection. These bits reflect the last VOS value applied to the PMU." />
      <BitField start="16" size="1" name="AVDO" description="Analog voltage detector output on VDDA This bit is set and cleared by hardware. It is valid only if AVD on VDDA is enabled by the AVDEN bit. Note: Since the AVD is disabled in Standby mode, this bit is equal to 0 after Standby or reset until the AVDEN bit is set." />
    </Register>
    <Register start="+0x8" size="0" name="CR2" access="Read/Write" description="This register is not reset by wakeup from Standby mode, RESET signal and VDD POR. It is only reset by VSW POR and VSWRST reset. This register shall not be accessed when VSWRST bit in RCC_BDCR register resets the VSW domain.After reset, PWR_CR2 register is write-protected. Prior to modifying its content, the DBP bit in PWR_CR1 register must be set to disable the write protection." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BREN" description="Backup regulator enable When set, the Backup regulator (used to maintain the backup RAM content in Standby and VBAT modes) is enabled. If BREN is reset, the backup regulator is switched off. The backup RAM can still be used in Run and Stop modes. However, its content will be lost in Standby and VBAT modes. If BREN is set, the application must wait till the Backup Regulator Ready flag (BRRDY) is set to indicate that the data written into the SRAM will be maintained in Standby and VBAT modes." />
      <BitField start="4" size="1" name="MONEN" description="VBAT and temperature monitoring enable When set, the VBAT supply and temperature monitoring is enabled." />
      <BitField start="16" size="1" name="BRRDY" description="Backup regulator ready This bit is set by hardware to indicate that the Backup regulator is ready." />
      <BitField start="20" size="1" name="VBATL" description="VBAT level monitoring versus low threshold" />
      <BitField start="21" size="1" name="VBATH" description="VBAT level monitoring versus high threshold" />
      <BitField start="22" size="1" name="TEMPL" description="Temperature level monitoring versus low threshold" />
      <BitField start="23" size="1" name="TEMPH" description="Temperature level monitoring versus high threshold" />
    </Register>
    <Register start="+0xC" size="0" name="CR3" access="Read/Write" description="Reset only by POR only, not reset by wakeup from Standby mode and RESET pad. The lower byte of this register is written once after POR and shall be written before changing VOS level or ck_sys clock frequency. No limitation applies to the upper bytes.Programming data corresponding to an invalid combination of SDLEVEL, SDEXTHP, SDEN, LDOEN and BYPASS bits (see Table9) will be ignored: data will not be written, the written-once mechanism will lock the register and any further write access will be ignored. The default supply configuration will be kept and the ACTVOSRDY bit in PWR control status register 1 (PWR_CSR1) will go on indicating invalid voltage levels. The system shall be power cycled before writing a new value." reset_value="0x00000006" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BYPASS" description="Power management unit bypass" />
      <BitField start="1" size="1" name="LDOEN" description="Low drop-out regulator enable" />
      <BitField start="2" size="1" name="SDEN" description="SD converter Enable" />
      <BitField start="8" size="1" name="VBE" description="VBAT charging enable" />
      <BitField start="9" size="1" name="VBRS" description="VBAT charging resistor selection" />
      <BitField start="24" size="1" name="USB33DEN" description="VDD33USB voltage level detector enable." />
      <BitField start="25" size="1" name="USBREGEN" description="USB regulator enable." />
      <BitField start="26" size="1" name="USB33RDY" description="USB supply ready." />
    </Register>
    <Register start="+0x10" size="0" name="CPUCR" access="Read/Write" description="This register allows controlling CPU1 power." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDDS_D1" description="D1 domain Power Down Deepsleep selection. This bit allows CPU1 to define the Deepsleep mode for D1 domain." />
      <BitField start="1" size="1" name="PDDS_D2" description="D2 domain Power Down Deepsleep. This bit allows CPU1 to define the Deepsleep mode for D2 domain." />
      <BitField start="2" size="1" name="PDDS_D3" description="System D3 domain Power Down Deepsleep. This bit allows CPU1 to define the Deepsleep mode for System D3 domain." />
      <BitField start="5" size="1" name="STOPF" description="STOP flag This bit is set by hardware and cleared only by any reset or by setting the CPU1 CSSF bit." />
      <BitField start="6" size="1" name="SBF" description="System Standby flag This bit is set by hardware and cleared only by a POR (Power-on Reset) or by setting the CPU1 CSSF bit" />
      <BitField start="7" size="1" name="SBF_D1" description="D1 domain DStandby flag This bit is set by hardware and cleared by any system reset or by setting the CPU1 CSSF bit. Once set, this bit can be cleared only when the D1 domain is no longer in DStandby mode." />
      <BitField start="8" size="1" name="SBF_D2" description="D2 domain DStandby flag This bit is set by hardware and cleared by any system reset or by setting the CPU1 CSSF bit. Once set, this bit can be cleared only when the D2 domain is no longer in DStandby mode." />
      <BitField start="9" size="1" name="CSSF" description="Clear D1 domain CPU1 Standby, Stop and HOLD flags (always read as 0) This bit is cleared to 0 by hardware." />
      <BitField start="11" size="1" name="RUN_D3" description="Keep system D3 domain in Run mode regardless of the CPU sub-systems modes" />
    </Register>
    <Register start="+0x18" size="0" name="D3CR" access="Read/Write" description="This register allows controlling D3 domain power.Following reset VOSRDY will be read 1 by software" reset_value="0x00004000" reset_mask="0xFFFFFFFF">
      <BitField start="13" size="1" name="VOSRDY" description="VOS Ready bit for VCORE voltage scaling output selection. This bit is set to 1 by hardware when Bypass mode is selected in PWR control register 3 (PWR_CR3)." />
      <BitField start="14" size="2" name="VOS" description="Voltage scaling selection according to performance These bits control the VCORE voltage level and allow to obtains the best trade-off between power consumption and performance: When increasing the performance, the voltage scaling shall be changed before increasing the system frequency. When decreasing performance, the system frequency shall first be decreased before changing the voltage scaling." />
    </Register>
    <Register start="+0x20" size="0" name="WKUPCR" access="Read/Write" description="reset only by system reset, not reset by wakeup from Standby mode5 wait states are required when writing this register (when clearing a WKUPF bit in PWR_WKUPFR, the AHB write access will complete after the WKUPF has been cleared)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="WKUPC" description="Clear Wakeup pin flag for WKUP. These bits are always read as 0." />
    </Register>
    <Register start="+0x24" size="0" name="WKUPFR" access="Read/Write" description="reset only by system reset, not reset by wakeup from Standby mode" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WKUPF1" description="Wakeup pin WKUPF flag. This bit is set by hardware and cleared only by a Reset pin or by setting the WKUPCn+1 bit in the PWR wakeup clear register (PWR_WKUPCR)." />
      <BitField start="1" size="1" name="WKUPF2" description="Wakeup pin WKUPF flag. This bit is set by hardware and cleared only by a Reset pin or by setting the WKUPCn+1 bit in the PWR wakeup clear register (PWR_WKUPCR)." />
      <BitField start="2" size="1" name="WKUPF3" description="Wakeup pin WKUPF flag. This bit is set by hardware and cleared only by a Reset pin or by setting the WKUPCn+1 bit in the PWR wakeup clear register (PWR_WKUPCR)." />
      <BitField start="3" size="1" name="WKUPF4" description="Wakeup pin WKUPF flag. This bit is set by hardware and cleared only by a Reset pin or by setting the WKUPCn+1 bit in the PWR wakeup clear register (PWR_WKUPCR)." />
      <BitField start="4" size="1" name="WKUPF5" description="Wakeup pin WKUPF flag. This bit is set by hardware and cleared only by a Reset pin or by setting the WKUPCn+1 bit in the PWR wakeup clear register (PWR_WKUPCR)." />
      <BitField start="5" size="1" name="WKUPF6" description="Wakeup pin WKUPF flag. This bit is set by hardware and cleared only by a Reset pin or by setting the WKUPCn+1 bit in the PWR wakeup clear register (PWR_WKUPCR)." />
    </Register>
    <Register start="+0x28" size="0" name="WKUPEPR" access="Read/Write" description="Reset only by system reset, not reset by wakeup from Standby mode" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WKUPEN1" description="Enable Wakeup Pin WKUPn+1 Each bit is set and cleared by software. Note: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn+1 bit) when WKUPn+1 pin level is already high when WKUPPn+1 selects rising edge, or low when WKUPPn+1 selects falling edge." />
      <BitField start="1" size="1" name="WKUPEN2" description="Enable Wakeup Pin WKUPn+1 Each bit is set and cleared by software. Note: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn+1 bit) when WKUPn+1 pin level is already high when WKUPPn+1 selects rising edge, or low when WKUPPn+1 selects falling edge." />
      <BitField start="2" size="1" name="WKUPEN3" description="Enable Wakeup Pin WKUPn+1 Each bit is set and cleared by software. Note: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn+1 bit) when WKUPn+1 pin level is already high when WKUPPn+1 selects rising edge, or low when WKUPPn+1 selects falling edge." />
      <BitField start="3" size="1" name="WKUPEN4" description="Enable Wakeup Pin WKUPn+1 Each bit is set and cleared by software. Note: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn+1 bit) when WKUPn+1 pin level is already high when WKUPPn+1 selects rising edge, or low when WKUPPn+1 selects falling edge." />
      <BitField start="4" size="1" name="WKUPEN5" description="Enable Wakeup Pin WKUPn+1 Each bit is set and cleared by software. Note: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn+1 bit) when WKUPn+1 pin level is already high when WKUPPn+1 selects rising edge, or low when WKUPPn+1 selects falling edge." />
      <BitField start="5" size="1" name="WKUPEN6" description="Enable Wakeup Pin WKUPn+1 Each bit is set and cleared by software. Note: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn+1 bit) when WKUPn+1 pin level is already high when WKUPPn+1 selects rising edge, or low when WKUPPn+1 selects falling edge." />
      <BitField start="8" size="1" name="WKUPP1" description="Wakeup pin polarity bit for WKUPn-7 These bits define the polarity used for event detection on WKUPn-7 external wakeup pin." />
      <BitField start="9" size="1" name="WKUPP2" description="Wakeup pin polarity bit for WKUPn-7 These bits define the polarity used for event detection on WKUPn-7 external wakeup pin." />
      <BitField start="10" size="1" name="WKUPP3" description="Wakeup pin polarity bit for WKUPn-7 These bits define the polarity used for event detection on WKUPn-7 external wakeup pin." />
      <BitField start="11" size="1" name="WKUPP4" description="Wakeup pin polarity bit for WKUPn-7 These bits define the polarity used for event detection on WKUPn-7 external wakeup pin." />
      <BitField start="12" size="1" name="WKUPP5" description="Wakeup pin polarity bit for WKUPn-7 These bits define the polarity used for event detection on WKUPn-7 external wakeup pin." />
      <BitField start="13" size="1" name="WKUPP6" description="Wakeup pin polarity bit for WKUPn-7 These bits define the polarity used for event detection on WKUPn-7 external wakeup pin." />
      <BitField start="16" size="2" name="WKUPPUPD1" description="Wakeup pin pull configuration" />
      <BitField start="18" size="2" name="WKUPPUPD2" description="Wakeup pin pull configuration" />
      <BitField start="20" size="2" name="WKUPPUPD3" description="Wakeup pin pull configuration" />
      <BitField start="22" size="2" name="WKUPPUPD4" description="Wakeup pin pull configuration" />
      <BitField start="24" size="2" name="WKUPPUPD5" description="Wakeup pin pull configuration" />
      <BitField start="26" size="2" name="WKUPPUPD6" description="Wakeup pin pull configuration for WKUP(truncate(n/2)-7) These bits define the I/O pad pull configuration used when WKUPEN(truncate(n/2)-7) = 1. The associated GPIO port pull configuration shall be set to the same value or to 00. The Wakeup pin pull configuration is kept in Standby mode." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RAMECC1" start="0x52009000" description="ECC controller is associated to each RAM area">
    <Register start="+0x0" size="0" name="IER" access="Read/Write" description="RAMECC interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIE" description="Global interrupt enable" />
      <BitField start="1" size="1" name="GECCSEIE_" description="Global ECC single error interrupt enable" />
      <BitField start="2" size="1" name="GECCDEIE" description="Global ECC double error interrupt enable" />
      <BitField start="3" size="1" name="GECCDEBWIE" description="Global ECC double error on byte write (BW) interrupt enable" />
    </Register>
    <Register start="+0x20" size="0" name="M1CR" access="Read/Write" description="RAMECC monitor x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="ECCSEIE" description="ECC single error interrupt enable" />
      <BitField start="3" size="1" name="ECCDEIE" description="ECC double error interrupt enable" />
      <BitField start="4" size="1" name="ECCDEBWIE" description="ECC double error on byte write (BW) interrupt enable" />
      <BitField start="5" size="1" name="ECCELEN" description="ECC error latching enable" />
    </Register>
    <Register start="+0x24" size="0" name="M1SR" access="Read/Write" description="RAMECC monitor x status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="ECCSEIE" description="ECC single error interrupt enable" />
      <BitField start="3" size="1" name="ECCDEIE" description="ECC double error interrupt enable" />
      <BitField start="4" size="1" name="ECCDEBWIE" description="ECC double error on byte write (BW) interrupt enable" />
      <BitField start="5" size="1" name="ECCELEN" description="ECC error latching enable" />
    </Register>
    <Register start="+0x28" size="0" name="M1FAR" access="Read/Write" description="RAMECC monitor x failing address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="ECCSEIE" description="ECC single error interrupt enable" />
      <BitField start="3" size="1" name="ECCDEIE" description="ECC double error interrupt enable" />
      <BitField start="4" size="1" name="ECCDEBWIE" description="ECC double error on byte write (BW) interrupt enable" />
      <BitField start="5" size="1" name="ECCELEN" description="ECC error latching enable" />
    </Register>
    <Register start="+0x2C" size="0" name="M1FDRL" access="Read/Write" description="RAMECC monitor x failing data low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="ECCSEIE" description="ECC single error interrupt enable" />
      <BitField start="3" size="1" name="ECCDEIE" description="ECC double error interrupt enable" />
      <BitField start="4" size="1" name="ECCDEBWIE" description="ECC double error on byte write (BW) interrupt enable" />
      <BitField start="5" size="1" name="ECCELEN" description="ECC error latching enable" />
    </Register>
    <Register start="+0x30" size="0" name="M1FDRH" access="Read/Write" description="RAMECC monitor x failing data high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="ECCSEIE" description="ECC single error interrupt enable" />
      <BitField start="3" size="1" name="ECCDEIE" description="ECC double error interrupt enable" />
      <BitField start="4" size="1" name="ECCDEBWIE" description="ECC double error on byte write (BW) interrupt enable" />
      <BitField start="5" size="1" name="ECCELEN" description="ECC error latching enable" />
    </Register>
    <Register start="+0x34" size="0" name="M1FECR" access="Read/Write" description="RAMECC monitor x failing ECC error code register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEDCF" description="ECC single error detected and corrected flag" />
      <BitField start="1" size="1" name="DEDF" description="ECC double error detected flag" />
      <BitField start="2" size="1" name="DEBWDF" description="ECC double error on byte write (BW) detected flag" />
    </Register>
    <Register start="+0x40" size="0" name="M2CR" access="Read/Write" description="RAMECC monitor x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEDCF" description="ECC single error detected and corrected flag" />
      <BitField start="1" size="1" name="DEDF" description="ECC double error detected flag" />
      <BitField start="2" size="1" name="DEBWDF" description="ECC double error on byte write (BW) detected flag" />
    </Register>
    <Register start="+0x44" size="0" name="M2SR" access="Read/Write" description="RAMECC monitor x status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEDCF" description="ECC single error detected and corrected flag" />
      <BitField start="1" size="1" name="DEDF" description="ECC double error detected flag" />
      <BitField start="2" size="1" name="DEBWDF" description="ECC double error on byte write (BW) detected flag" />
    </Register>
    <Register start="+0x48" size="0" name="M2FAR" access="Read/Write" description="RAMECC monitor x failing address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEDCF" description="ECC single error detected and corrected flag" />
      <BitField start="1" size="1" name="DEDF" description="ECC double error detected flag" />
      <BitField start="2" size="1" name="DEBWDF" description="ECC double error on byte write (BW) detected flag" />
    </Register>
    <Register start="+0x4C" size="0" name="M2FDRL" access="Read/Write" description="RAMECC monitor x failing data low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEDCF" description="ECC single error detected and corrected flag" />
      <BitField start="1" size="1" name="DEDF" description="ECC double error detected flag" />
      <BitField start="2" size="1" name="DEBWDF" description="ECC double error on byte write (BW) detected flag" />
    </Register>
    <Register start="+0x50" size="0" name="M2FDRH" access="ReadOnly" description="RAMECC monitor x failing data high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FADD" description="ECC error failing address" />
    </Register>
    <Register start="+0x58" size="0" name="M2FECR" access="ReadOnly" description="RAMECC monitor x failing ECC error code register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FADD" description="ECC error failing address" />
    </Register>
    <Register start="+0x60" size="0" name="M3CR" access="ReadOnly" description="RAMECC monitor x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FADD" description="ECC error failing address" />
    </Register>
    <Register start="+0x64" size="0" name="M3SR" access="ReadOnly" description="RAMECC monitor x status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FADD" description="ECC error failing address" />
    </Register>
    <Register start="+0x68" size="0" name="M3FAR" access="Read/Write" description="RAMECC monitor x failing address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FADD" description="ECC error failing address" />
    </Register>
    <Register start="+0x6C" size="0" name="M3FDRL" access="ReadOnly" description="RAMECC monitor x failing data low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAL" description="Failing data low" />
    </Register>
    <Register start="+0x70" size="0" name="M3FDRH" access="ReadOnly" description="RAMECC monitor x failing data high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAL" description="Failing data low" />
    </Register>
    <Register start="+0x7C" size="0" name="M3FECR" access="ReadOnly" description="RAMECC monitor x failing ECC error code register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAL" description="Failing data low" />
    </Register>
    <Register start="+0x80" size="0" name="M4CR" access="ReadOnly" description="RAMECC monitor x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAL" description="Failing data low" />
    </Register>
    <Register start="+0x84" size="0" name="M4SR" access="ReadOnly" description="RAMECC monitor x status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAL" description="Failing data low" />
    </Register>
    <Register start="+0x88" size="0" name="M4FAR" access="ReadOnly" description="RAMECC monitor x failing address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAH" description="Failing data high (64-bit memory)" />
    </Register>
    <Register start="+0x8C" size="0" name="M4FDRL" access="Read/Write" description="RAMECC monitor x failing data low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAH" description="Failing data high (64-bit memory)" />
    </Register>
    <Register start="+0x90" size="0" name="M4FDRH" access="ReadOnly" description="RAMECC monitor x failing data high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAH" description="Failing data high (64-bit memory)" />
    </Register>
    <Register start="+0x90" size="0" name="M4FECR" access="ReadOnly" description="RAMECC monitor x failing ECC error code register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAH" description="Failing data high (64-bit memory)" />
    </Register>
    <Register start="+0xA0" size="0" name="M5CR" access="ReadOnly" description="RAMECC monitor x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FEC" description="Failing error code" />
    </Register>
    <Register start="+0xA4" size="0" name="M5SR" access="Read/Write" description="RAMECC monitor x status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FEC" description="Failing error code" />
    </Register>
    <Register start="+0xA8" size="0" name="M5FAR" access="Read/Write" description="RAMECC monitor x failing address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FEC" description="Failing error code" />
    </Register>
    <Register start="+0xAC" size="0" name="M5FDRL" access="ReadOnly" description="RAMECC monitor x failing data low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FEC" description="Failing error code" />
    </Register>
    <Register start="+0xB0" size="0" name="M5FDRH" access="ReadOnly" description="RAMECC monitor x failing data high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FEC" description="Failing error code" />
    </Register>
    <Register start="+0xB4" size="0" name="M5FECR" access="ReadOnly" description="RAMECC monitor x failing ECC error code register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FEC" description="Failing error code" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RAMECC2" start="0x48023000" description="ECC controller is associated to each RAM area">
    <Register start="+0x0" size="0" name="IER" access="Read/Write" description="RAMECC interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIE" description="Global interrupt enable" />
      <BitField start="1" size="1" name="GECCSEIE_" description="Global ECC single error interrupt enable" />
      <BitField start="2" size="1" name="GECCDEIE" description="Global ECC double error interrupt enable" />
      <BitField start="3" size="1" name="GECCDEBWIE" description="Global ECC double error on byte write (BW) interrupt enable" />
    </Register>
    <Register start="+0x20" size="0" name="M1CR" access="Read/Write" description="RAMECC monitor x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="ECCSEIE" description="ECC single error interrupt enable" />
      <BitField start="3" size="1" name="ECCDEIE" description="ECC double error interrupt enable" />
      <BitField start="4" size="1" name="ECCDEBWIE" description="ECC double error on byte write (BW) interrupt enable" />
      <BitField start="5" size="1" name="ECCELEN" description="ECC error latching enable" />
    </Register>
    <Register start="+0x40" size="0" name="M2CR" access="Read/Write" description="RAMECC monitor x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="ECCSEIE" description="ECC single error interrupt enable" />
      <BitField start="3" size="1" name="ECCDEIE" description="ECC double error interrupt enable" />
      <BitField start="4" size="1" name="ECCDEBWIE" description="ECC double error on byte write (BW) interrupt enable" />
      <BitField start="5" size="1" name="ECCELEN" description="ECC error latching enable" />
    </Register>
    <Register start="+0x60" size="0" name="M3CR" access="Read/Write" description="RAMECC monitor x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="ECCSEIE" description="ECC single error interrupt enable" />
      <BitField start="3" size="1" name="ECCDEIE" description="ECC double error interrupt enable" />
      <BitField start="4" size="1" name="ECCDEBWIE" description="ECC double error on byte write (BW) interrupt enable" />
      <BitField start="5" size="1" name="ECCELEN" description="ECC error latching enable" />
    </Register>
    <Register start="+0x80" size="0" name="M4CR" access="Read/Write" description="RAMECC monitor x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="ECCSEIE" description="ECC single error interrupt enable" />
      <BitField start="3" size="1" name="ECCDEIE" description="ECC double error interrupt enable" />
      <BitField start="4" size="1" name="ECCDEBWIE" description="ECC double error on byte write (BW) interrupt enable" />
      <BitField start="5" size="1" name="ECCELEN" description="ECC error latching enable" />
    </Register>
    <Register start="+0xA0" size="0" name="M5CR" access="Read/Write" description="RAMECC monitor x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="ECCSEIE" description="ECC single error interrupt enable" />
      <BitField start="3" size="1" name="ECCDEIE" description="ECC double error interrupt enable" />
      <BitField start="4" size="1" name="ECCDEBWIE" description="ECC double error on byte write (BW) interrupt enable" />
      <BitField start="5" size="1" name="ECCELEN" description="ECC error latching enable" />
    </Register>
    <Register start="+0x24" size="0" name="M1SR" access="Read/Write" description="RAMECC monitor x status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEDCF" description="ECC single error detected and corrected flag" />
      <BitField start="1" size="1" name="DEDF" description="ECC double error detected flag" />
      <BitField start="2" size="1" name="DEBWDF" description="ECC double error on byte write (BW) detected flag" />
    </Register>
    <Register start="+0x44" size="0" name="M2SR" access="Read/Write" description="RAMECC monitor x status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEDCF" description="ECC single error detected and corrected flag" />
      <BitField start="1" size="1" name="DEDF" description="ECC double error detected flag" />
      <BitField start="2" size="1" name="DEBWDF" description="ECC double error on byte write (BW) detected flag" />
    </Register>
    <Register start="+0x64" size="0" name="M3SR" access="Read/Write" description="RAMECC monitor x status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEDCF" description="ECC single error detected and corrected flag" />
      <BitField start="1" size="1" name="DEDF" description="ECC double error detected flag" />
      <BitField start="2" size="1" name="DEBWDF" description="ECC double error on byte write (BW) detected flag" />
    </Register>
    <Register start="+0x84" size="0" name="M4SR" access="Read/Write" description="RAMECC monitor x status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEDCF" description="ECC single error detected and corrected flag" />
      <BitField start="1" size="1" name="DEDF" description="ECC double error detected flag" />
      <BitField start="2" size="1" name="DEBWDF" description="ECC double error on byte write (BW) detected flag" />
    </Register>
    <Register start="+0xA4" size="0" name="M5SR" access="Read/Write" description="RAMECC monitor x status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEDCF" description="ECC single error detected and corrected flag" />
      <BitField start="1" size="1" name="DEDF" description="ECC double error detected flag" />
      <BitField start="2" size="1" name="DEBWDF" description="ECC double error on byte write (BW) detected flag" />
    </Register>
    <Register start="+0x28" size="0" name="M1FAR" access="ReadOnly" description="RAMECC monitor x failing address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FADD" description="ECC error failing address" />
    </Register>
    <Register start="+0x48" size="0" name="M2FAR" access="ReadOnly" description="RAMECC monitor x failing address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FADD" description="ECC error failing address" />
    </Register>
    <Register start="+0x68" size="0" name="M3FAR" access="ReadOnly" description="RAMECC monitor x failing address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FADD" description="ECC error failing address" />
    </Register>
    <Register start="+0x88" size="0" name="M4FAR" access="ReadOnly" description="RAMECC monitor x failing address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FADD" description="ECC error failing address" />
    </Register>
    <Register start="+0xA8" size="0" name="M5FAR" access="Read/Write" description="RAMECC monitor x failing address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FADD" description="ECC error failing address" />
    </Register>
    <Register start="+0x2C" size="0" name="M1FDRL" access="ReadOnly" description="RAMECC monitor x failing data low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAL" description="Failing data low" />
    </Register>
    <Register start="+0x4C" size="0" name="M2FDRL" access="ReadOnly" description="RAMECC monitor x failing data low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAL" description="Failing data low" />
    </Register>
    <Register start="+0x6C" size="0" name="M3FDRL" access="ReadOnly" description="RAMECC monitor x failing data low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAL" description="Failing data low" />
    </Register>
    <Register start="+0x8C" size="0" name="M4FDRL" access="ReadOnly" description="RAMECC monitor x failing data low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAL" description="Failing data low" />
    </Register>
    <Register start="+0xAC" size="0" name="M5FDRL" access="ReadOnly" description="RAMECC monitor x failing data low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAL" description="Failing data low" />
    </Register>
    <Register start="+0x30" size="0" name="M1FDRH" access="ReadOnly" description="RAMECC monitor x failing data high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAH" description="Failing data high (64-bit memory)" />
    </Register>
    <Register start="+0x50" size="0" name="M2FDRH" access="Read/Write" description="RAMECC monitor x failing data high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAH" description="Failing data high (64-bit memory)" />
    </Register>
    <Register start="+0x70" size="0" name="M3FDRH" access="ReadOnly" description="RAMECC monitor x failing data high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAH" description="Failing data high (64-bit memory)" />
    </Register>
    <Register start="+0x90" size="0" name="M4FDRH" access="ReadOnly" description="RAMECC monitor x failing data high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAH" description="Failing data high (64-bit memory)" />
    </Register>
    <Register start="+0xB0" size="0" name="M5FDRH" access="ReadOnly" description="RAMECC monitor x failing data high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FEC" description="Failing error code" />
    </Register>
    <Register start="+0x34" size="0" name="M1FECR" access="Read/Write" description="RAMECC monitor x failing ECC error code register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FEC" description="Failing error code" />
    </Register>
    <Register start="+0x58" size="0" name="M2FECR" access="Read/Write" description="RAMECC monitor x failing ECC error code register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FEC" description="Failing error code" />
    </Register>
    <Register start="+0x7C" size="0" name="M3FECR" access="ReadOnly" description="RAMECC monitor x failing ECC error code register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FEC" description="Failing error code" />
    </Register>
    <Register start="+0x90" size="0" name="M4FECR" access="ReadOnly" description="RAMECC monitor x failing ECC error code register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FEC" description="Failing error code" />
    </Register>
    <Register start="+0xB4" size="0" name="M5FECR" access="ReadOnly" description="RAMECC monitor x failing ECC error code register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FEC" description="Failing error code" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RAMECC3" start="0x58027000" description="ECC controller is associated to each RAM area">
    <Register start="+0x0" size="0" name="IER" access="Read/Write" description="RAMECC interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIE" description="Global interrupt enable" />
      <BitField start="1" size="1" name="GECCSEIE_" description="Global ECC single error interrupt enable" />
      <BitField start="2" size="1" name="GECCDEIE" description="Global ECC double error interrupt enable" />
      <BitField start="3" size="1" name="GECCDEBWIE" description="Global ECC double error on byte write (BW) interrupt enable" />
    </Register>
    <Register start="+0x20" size="0" name="M1CR" access="Read/Write" description="RAMECC monitor x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="ECCSEIE" description="ECC single error interrupt enable" />
      <BitField start="3" size="1" name="ECCDEIE" description="ECC double error interrupt enable" />
      <BitField start="4" size="1" name="ECCDEBWIE" description="ECC double error on byte write (BW) interrupt enable" />
      <BitField start="5" size="1" name="ECCELEN" description="ECC error latching enable" />
    </Register>
    <Register start="+0x40" size="0" name="M2CR" access="Read/Write" description="RAMECC monitor x configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="ECCSEIE" description="ECC single error interrupt enable" />
      <BitField start="3" size="1" name="ECCDEIE" description="ECC double error interrupt enable" />
      <BitField start="4" size="1" name="ECCDEBWIE" description="ECC double error on byte write (BW) interrupt enable" />
      <BitField start="5" size="1" name="ECCELEN" description="ECC error latching enable" />
    </Register>
    <Register start="+0x24" size="0" name="M1SR" access="Read/Write" description="RAMECC monitor x status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEDCF" description="ECC single error detected and corrected flag" />
      <BitField start="1" size="1" name="DEDF" description="ECC double error detected flag" />
      <BitField start="2" size="1" name="DEBWDF" description="ECC double error on byte write (BW) detected flag" />
    </Register>
    <Register start="+0x44" size="0" name="M2SR" access="Read/Write" description="RAMECC monitor x status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEDCF" description="ECC single error detected and corrected flag" />
      <BitField start="1" size="1" name="DEDF" description="ECC double error detected flag" />
      <BitField start="2" size="1" name="DEBWDF" description="ECC double error on byte write (BW) detected flag" />
    </Register>
    <Register start="+0x28" size="0" name="M1FAR" access="ReadOnly" description="RAMECC monitor x failing address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FADD" description="ECC error failing address" />
    </Register>
    <Register start="+0x48" size="0" name="M2FAR" access="ReadOnly" description="RAMECC monitor x failing address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FADD" description="ECC error failing address" />
    </Register>
    <Register start="+0x2C" size="0" name="M1FDRL" access="ReadOnly" description="RAMECC monitor x failing data low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAL" description="Failing data low" />
    </Register>
    <Register start="+0x4C" size="0" name="M2FDRL" access="ReadOnly" description="RAMECC monitor x failing data low register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAL" description="Failing data low" />
    </Register>
    <Register start="+0x30" size="0" name="M1FDRH" access="ReadOnly" description="RAMECC monitor x failing data high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAH" description="Failing data high (64-bit memory)" />
    </Register>
    <Register start="+0x50" size="0" name="M2FDRH" access="Read/Write" description="RAMECC monitor x failing data high register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FDATAH" description="Failing data high (64-bit memory)" />
    </Register>
    <Register start="+0x34" size="0" name="M1FECR" access="Read/Write" description="RAMECC monitor x failing ECC error code register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FEC" description="Failing error code" />
    </Register>
    <Register start="+0x58" size="0" name="M2FECR" access="Read/Write" description="RAMECC monitor x failing ECC error code register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FEC" description="Failing error code" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RCC" start="0x58024400" description="Reset and clock control">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="clock control register" reset_value="0x00000083" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HSION" description="Internal high-speed clock enable" />
      <BitField start="1" size="1" name="HSIKERON" description="High Speed Internal clock enable in Stop mode" />
      <BitField start="2" size="1" name="HSIRDY" description="HSI clock ready flag" />
      <BitField start="3" size="2" name="HSIDIV" description="HSI clock divider" />
      <BitField start="5" size="1" name="HSIDIVF" description="HSI divider flag" />
      <BitField start="7" size="1" name="CSION" description="CSI clock enable" />
      <BitField start="8" size="1" name="CSIRDY" description="CSI clock ready flag" />
      <BitField start="9" size="1" name="CSIKERON" description="CSI clock enable in Stop mode" />
      <BitField start="12" size="1" name="RC48ON" description="RC48 clock enable" />
      <BitField start="13" size="1" name="RC48RDY" description="RC48 clock ready flag" />
      <BitField start="14" size="1" name="D1CKRDY" description="D1 domain clocks ready flag" />
      <BitField start="15" size="1" name="D2CKRDY" description="D2 domain clocks ready flag" />
      <BitField start="16" size="1" name="HSEON" description="HSE clock enable" />
      <BitField start="17" size="1" name="HSERDY" description="HSE clock ready flag" />
      <BitField start="18" size="1" name="HSEBYP" description="HSE clock bypass" />
      <BitField start="19" size="1" name="HSECSSON" description="HSE Clock Security System enable" />
      <BitField start="24" size="1" name="PLL1ON" description="PLL1 enable" />
      <BitField start="25" size="1" name="PLL1RDY" description="PLL1 clock ready flag" />
      <BitField start="26" size="1" name="PLL2ON" description="PLL2 enable" />
      <BitField start="27" size="1" name="PLL2RDY" description="PLL2 clock ready flag" />
      <BitField start="28" size="1" name="PLL3ON" description="PLL3 enable" />
      <BitField start="29" size="1" name="PLL3RDY" description="PLL3 clock ready flag" />
    </Register>
    <Register start="+0x4" size="0" name="HSICFGR" access="Read/Write" description="RCC HSI calibration register" reset_value="0x40000000" reset_mask="0xFFFFF000">
      <BitField start="0" size="12" name="HSICAL" description="HSI clock calibration Set by hardware by option byte loading during system reset nreset. Adjusted by software through trimming bits HSITRIM. This field represents the sum of engineering option byte calibration value and HSITRIM bits value." />
      <BitField start="24" size="7" name="HSITRIM" description="HSI clock trimming Set by software to adjust calibration. HSITRIM field is added to the engineering option bytes loaded during reset phase (FLASH_HSI_opt) in order to form the calibration trimming value. HSICAL&#xc3;&#x82;&#xc2; =&#xc3;&#x82;&#xc2; HSITRIM&#xc3;&#x82;&#xc2; +&#xc3;&#x82;&#xc2; FLASH_HSI_opt. Note: The reset value of the field is 0x40." />
    </Register>
    <Register start="+0x8" size="0" name="CRRCR" access="Read/Write" description="RCC clock recovery RC register" reset_value="0x00000000" reset_mask="0xFFFFF000">
      <BitField start="0" size="10" name="HSI48CAL" description="Internal RC 48 MHz clock calibration Set by hardware by option byte loading during system reset nreset. Read-only." />
    </Register>
    <Register start="+0xC" size="0" name="CSICFGR" access="Read/Write" description="RCC CSI calibration register" reset_value="0x20000000" reset_mask="0xFFFFF000">
      <BitField start="0" size="10" name="CSICAL" description="CSI clock calibration Set by hardware by option byte loading during system reset nreset. Adjusted by software through trimming bits CSITRIM. This field represents the sum of engineering option byte calibration value and CSITRIM bits value." />
      <BitField start="24" size="6" name="CSITRIM" description="CSI clock trimming Set by software to adjust calibration. CSITRIM field is added to the engineering option bytes loaded during reset phase (FLASH_CSI_opt) in order to form the calibration trimming value. CSICAL&#xc3;&#x82;&#xc2; =&#xc3;&#x82;&#xc2; CSITRIM&#xc3;&#x82;&#xc2; +&#xc3;&#x82;&#xc2; FLASH_CSI_opt. Note: The reset value of the field is 0x20." />
    </Register>
    <Register start="+0x10" size="0" name="CFGR" access="Read/Write" description="RCC Clock Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SW" description="System clock switch" />
      <BitField start="3" size="3" name="SWS" description="System clock switch status" />
      <BitField start="6" size="1" name="STOPWUCK" description="System clock selection after a wake up from system Stop" />
      <BitField start="7" size="1" name="STOPKERWUCK" description="Kernel clock selection after a wake up from system Stop" />
      <BitField start="8" size="6" name="RTCPRE" description="HSE division factor for RTC clock" />
      <BitField start="15" size="1" name="TIMPRE" description="Timers clocks prescaler selection" />
      <BitField start="18" size="4" name="MCO1PRE" description="MCO1 prescaler" />
      <BitField start="22" size="3" name="MCO1" description="Micro-controller clock output 1" />
      <BitField start="25" size="4" name="MCO2PRE" description="MCO2 prescaler" />
      <BitField start="29" size="3" name="MCO2" description="Micro-controller clock output 2" />
    </Register>
    <Register start="+0x18" size="0" name="D1CFGR" access="Read/Write" description="RCC Domain 1 Clock Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="HPRE" description="D1 domain AHB prescaler" />
      <BitField start="4" size="3" name="D1PPRE" description="D1 domain APB3 prescaler" />
      <BitField start="8" size="4" name="D1CPRE" description="D1 domain Core prescaler" />
    </Register>
    <Register start="+0x1C" size="0" name="D2CFGR" access="Read/Write" description="RCC Domain 2 Clock Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="3" name="D2PPRE1" description="D2 domain APB1 prescaler" />
      <BitField start="8" size="3" name="D2PPRE2" description="D2 domain APB2 prescaler" />
    </Register>
    <Register start="+0x20" size="0" name="D3CFGR" access="Read/Write" description="RCC Domain 3 Clock Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="3" name="D3PPRE" description="D3 domain APB4 prescaler" />
    </Register>
    <Register start="+0x28" size="0" name="PLLCKSELR" access="Read/Write" description="RCC PLLs Clock Source Selection Register" reset_value="0x02020200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PLLSRC" description="DIVMx and PLLs clock source selection" />
      <BitField start="4" size="6" name="DIVM1" description="Prescaler for PLL1" />
      <BitField start="12" size="6" name="DIVM2" description="Prescaler for PLL2" />
      <BitField start="20" size="6" name="DIVM3" description="Prescaler for PLL3" />
    </Register>
    <Register start="+0x2C" size="0" name="PLLCFGR" access="Read/Write" description="RCC PLLs Configuration Register" reset_value="0x01FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PLL1FRACEN" description="PLL1 fractional latch enable" />
      <BitField start="1" size="1" name="PLL1VCOSEL" description="PLL1 VCO selection" />
      <BitField start="2" size="2" name="PLL1RGE" description="PLL1 input frequency range" />
      <BitField start="4" size="1" name="PLL2FRACEN" description="PLL2 fractional latch enable" />
      <BitField start="5" size="1" name="PLL2VCOSEL" description="PLL2 VCO selection" />
      <BitField start="6" size="2" name="PLL2RGE" description="PLL2 input frequency range" />
      <BitField start="8" size="1" name="PLL3FRACEN" description="PLL3 fractional latch enable" />
      <BitField start="9" size="1" name="PLL3VCOSEL" description="PLL3 VCO selection" />
      <BitField start="10" size="2" name="PLL3RGE" description="PLL3 input frequency range" />
      <BitField start="16" size="1" name="DIVP1EN" description="PLL1 DIVP divider output enable" />
      <BitField start="17" size="1" name="DIVQ1EN" description="PLL1 DIVQ divider output enable" />
      <BitField start="18" size="1" name="DIVR1EN" description="PLL1 DIVR divider output enable" />
      <BitField start="19" size="1" name="DIVP2EN" description="PLL2 DIVP divider output enable" />
      <BitField start="20" size="1" name="DIVQ2EN" description="PLL2 DIVQ divider output enable" />
      <BitField start="21" size="1" name="DIVR2EN" description="PLL2 DIVR divider output enable" />
      <BitField start="22" size="1" name="DIVP3EN" description="PLL3 DIVP divider output enable" />
      <BitField start="23" size="1" name="DIVQ3EN" description="PLL3 DIVQ divider output enable" />
      <BitField start="24" size="1" name="DIVR3EN" description="PLL3 DIVR divider output enable" />
    </Register>
    <Register start="+0x30" size="0" name="PLL1DIVR" access="Read/Write" description="RCC PLL1 Dividers Configuration Register" reset_value="0x01010280" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="DIVN1" description="Multiplication factor for PLL1 VCO" />
      <BitField start="9" size="7" name="DIVP1" description="PLL1 DIVP division factor" />
      <BitField start="16" size="7" name="DIVQ1" description="PLL1 DIVQ division factor" />
      <BitField start="24" size="7" name="DIVR1" description="PLL1 DIVR division factor" />
    </Register>
    <Register start="+0x34" size="0" name="PLL1FRACR" access="Read/Write" description="RCC PLL1 Fractional Divider Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="13" name="FRACN1" description="Fractional part of the multiplication factor for PLL1 VCO" />
    </Register>
    <Register start="+0x38" size="0" name="PLL2DIVR" access="Read/Write" description="RCC PLL2 Dividers Configuration Register" reset_value="0x01010280" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="DIVN1" description="Multiplication factor for PLL1 VCO" />
      <BitField start="9" size="7" name="DIVP1" description="PLL1 DIVP division factor" />
      <BitField start="16" size="7" name="DIVQ1" description="PLL1 DIVQ division factor" />
      <BitField start="24" size="7" name="DIVR1" description="PLL1 DIVR division factor" />
    </Register>
    <Register start="+0x3C" size="0" name="PLL2FRACR" access="Read/Write" description="RCC PLL2 Fractional Divider Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="13" name="FRACN2" description="Fractional part of the multiplication factor for PLL VCO" />
    </Register>
    <Register start="+0x40" size="0" name="PLL3DIVR" access="Read/Write" description="RCC PLL3 Dividers Configuration Register" reset_value="0x01010280" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="DIVN3" description="Multiplication factor for PLL1 VCO" />
      <BitField start="9" size="7" name="DIVP3" description="PLL DIVP division factor" />
      <BitField start="16" size="7" name="DIVQ3" description="PLL DIVQ division factor" />
      <BitField start="24" size="7" name="DIVR3" description="PLL DIVR division factor" />
    </Register>
    <Register start="+0x44" size="0" name="PLL3FRACR" access="Read/Write" description="RCC PLL3 Fractional Divider Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="13" name="FRACN3" description="Fractional part of the multiplication factor for PLL3 VCO" />
    </Register>
    <Register start="+0x4C" size="0" name="D1CCIPR" access="Read/Write" description="RCC Domain 1 Kernel Clock Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FMCSEL" description="FMC kernel clock source selection" />
      <BitField start="4" size="2" name="OCTOSPISEL" description="QUADSPI kernel clock source selection" />
      <BitField start="16" size="1" name="SDMMCSEL" description="SDMMC kernel clock source selection" />
      <BitField start="28" size="2" name="CKPERSEL" description="per_ck clock source selection" />
    </Register>
    <Register start="+0x50" size="0" name="D2CCIP1R" access="Read/Write" description="RCC Domain 2 Kernel Clock Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SAI1SEL" description="SAI1 and DFSDM1 kernel Aclk clock source selection" />
      <BitField start="12" size="3" name="SPI123SEL" description="SPI/I2S1,2 and 3 kernel clock source selection" />
      <BitField start="16" size="3" name="SPI45SEL" description="SPI4 and 5 kernel clock source selection" />
      <BitField start="20" size="2" name="SPDIFRXSEL" description="SPDIFRX kernel clock source selection" />
      <BitField start="24" size="1" name="DFSDM1SEL" description="DFSDM1 kernel Clk clock source selection" />
      <BitField start="28" size="2" name="FDCANSEL" description="FDCAN kernel clock source selection" />
      <BitField start="31" size="1" name="SWPMISEL" description="SWPMI kernel clock source selection" />
    </Register>
    <Register start="+0x54" size="0" name="D2CCIP2R" access="Read/Write" description="RCC Domain 2 Kernel Clock Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="USART234578SEL" description="USART2/3, UART4,5, 7/8 (APB1) kernel clock source selection" />
      <BitField start="3" size="3" name="USART16910SEL" description="USART1 and 6 kernel clock source selection" />
      <BitField start="8" size="2" name="RNGSEL" description="RNG kernel clock source selection" />
      <BitField start="12" size="2" name="I2C123SEL" description="I2C1,2,3 kernel clock source selection" />
      <BitField start="20" size="2" name="USBSEL" description="USBOTG 1 and 2 kernel clock source selection" />
      <BitField start="22" size="2" name="CECSEL" description="HDMI-CEC kernel clock source selection" />
      <BitField start="28" size="3" name="LPTIM1SEL" description="LPTIM1 kernel clock source selection" />
    </Register>
    <Register start="+0x58" size="0" name="D3CCIPR" access="Read/Write" description="RCC Domain 3 Kernel Clock Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LPUART1SEL" description="LPUART1 kernel clock source selection" />
      <BitField start="8" size="2" name="I2C4SEL" description="I2C4 kernel clock source selection" />
      <BitField start="10" size="3" name="LPTIM2SEL" description="LPTIM2 kernel clock source selection" />
      <BitField start="13" size="3" name="LPTIM345SEL" description="LPTIM3,4,5 kernel clock source selection" />
      <BitField start="16" size="2" name="ADCSEL" description="SAR ADC kernel clock source selection" />
      <BitField start="21" size="3" name="SAI4ASEL" description="Sub-Block A of SAI4 kernel clock source selection" />
      <BitField start="24" size="3" name="SAI4BSEL" description="Sub-Block B of SAI4 kernel clock source selection" />
      <BitField start="28" size="3" name="SPI6SEL" description="SPI6 kernel clock source selection" />
    </Register>
    <Register start="+0x60" size="0" name="CIER" access="Read/Write" description="RCC Clock Source Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSIRDYIE" description="LSI ready Interrupt Enable" />
      <BitField start="1" size="1" name="LSERDYIE" description="LSE ready Interrupt Enable" />
      <BitField start="2" size="1" name="HSIRDYIE" description="HSI ready Interrupt Enable" />
      <BitField start="3" size="1" name="HSERDYIE" description="HSE ready Interrupt Enable" />
      <BitField start="4" size="1" name="CSIRDYIE" description="CSI ready Interrupt Enable" />
      <BitField start="5" size="1" name="RC48RDYIE" description="RC48 ready Interrupt Enable" />
      <BitField start="6" size="1" name="PLL1RDYIE" description="PLL1 ready Interrupt Enable" />
      <BitField start="7" size="1" name="PLL2RDYIE" description="PLL2 ready Interrupt Enable" />
      <BitField start="8" size="1" name="PLL3RDYIE" description="PLL3 ready Interrupt Enable" />
      <BitField start="9" size="1" name="LSECSSIE" description="LSE clock security system Interrupt Enable" />
    </Register>
    <Register start="+0x64" size="0" name="CIFR" access="Read/Write" description="RCC Clock Source Interrupt Flag Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSIRDYF" description="LSI ready Interrupt Flag" />
      <BitField start="1" size="1" name="LSERDYF" description="LSE ready Interrupt Flag" />
      <BitField start="2" size="1" name="HSIRDYF" description="HSI ready Interrupt Flag" />
      <BitField start="3" size="1" name="HSERDYF" description="HSE ready Interrupt Flag" />
      <BitField start="4" size="1" name="CSIRDY" description="CSI ready Interrupt Flag" />
      <BitField start="5" size="1" name="RC48RDYF" description="RC48 ready Interrupt Flag" />
      <BitField start="6" size="1" name="PLL1RDYF" description="PLL1 ready Interrupt Flag" />
      <BitField start="7" size="1" name="PLL2RDYF" description="PLL2 ready Interrupt Flag" />
      <BitField start="8" size="1" name="PLL3RDYF" description="PLL3 ready Interrupt Flag" />
      <BitField start="9" size="1" name="LSECSSF" description="LSE clock security system Interrupt Flag" />
      <BitField start="10" size="1" name="HSECSSF" description="HSE clock security system Interrupt Flag" />
    </Register>
    <Register start="+0x68" size="0" name="CICR" access="Read/Write" description="RCC Clock Source Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSIRDYC" description="LSI ready Interrupt Clear" />
      <BitField start="1" size="1" name="LSERDYC" description="LSE ready Interrupt Clear" />
      <BitField start="2" size="1" name="HSIRDYC" description="HSI ready Interrupt Clear" />
      <BitField start="3" size="1" name="HSERDYC" description="HSE ready Interrupt Clear" />
      <BitField start="4" size="1" name="HSE_ready_Interrupt_Clear" description="CSI ready Interrupt Clear" />
      <BitField start="5" size="1" name="RC48RDYC" description="RC48 ready Interrupt Clear" />
      <BitField start="6" size="1" name="PLL1RDYC" description="PLL1 ready Interrupt Clear" />
      <BitField start="7" size="1" name="PLL2RDYC" description="PLL2 ready Interrupt Clear" />
      <BitField start="8" size="1" name="PLL3RDYC" description="PLL3 ready Interrupt Clear" />
      <BitField start="9" size="1" name="LSECSSC" description="LSE clock security system Interrupt Clear" />
      <BitField start="10" size="1" name="HSECSSC" description="HSE clock security system Interrupt Clear" />
    </Register>
    <Register start="+0x70" size="0" name="BDCR" access="Read/Write" description="RCC Backup Domain Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSEON" description="LSE oscillator enabled" />
      <BitField start="1" size="1" name="LSERDY" description="LSE oscillator ready" />
      <BitField start="2" size="1" name="LSEBYP" description="LSE oscillator bypass" />
      <BitField start="3" size="2" name="LSEDRV" description="LSE oscillator driving capability" />
      <BitField start="5" size="1" name="LSECSSON" description="LSE clock security system enable" />
      <BitField start="6" size="1" name="LSECSSD" description="LSE clock security system failure detection" />
      <BitField start="8" size="2" name="RTCSEL" description="RTC clock source selection" />
      <BitField start="15" size="1" name="RTCEN" description="RTC clock enable" />
      <BitField start="16" size="1" name="BDRST" description="Backup domain software reset" />
    </Register>
    <Register start="+0x74" size="0" name="CSR" access="Read/Write" description="RCC Clock Control and Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSION" description="LSI oscillator enable" />
      <BitField start="1" size="1" name="LSIRDY" description="LSI oscillator ready" />
    </Register>
    <Register start="+0x7C" size="0" name="AHB3RSTR" access="Read/Write" description="RCC AHB3 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MDMARST" description="MDMA block reset" />
      <BitField start="4" size="1" name="DMA2DRST" description="DMA2D block reset" />
      <BitField start="12" size="1" name="FMCRST" description="FMC block reset" />
      <BitField start="14" size="1" name="OCTOSPI1RST" description="QUADSPI and QUADSPI delay block reset" />
      <BitField start="16" size="1" name="SDMMC1RST" description="SDMMC1 and SDMMC1 delay block reset" />
      <BitField start="19" size="1" name="OCTOSPI2RST" description="OCTOSPI2 and OCTOSPI2 delay block reset Set and reset by software" />
      <BitField start="21" size="1" name="IOMNGRRST" description="OCTOSPIM reset Set and reset by software" />
      <BitField start="22" size="1" name="OTFD1RST" description="OTFD1 reset Set and reset by software Take care that resetting the OTFD means loosing the decryption key loaded during secure boot." />
      <BitField start="23" size="1" name="OTFD2RST" description="OTFD2 reset Set and reset by software Take care that resetting the OTFD means loosing the decryption key loaded during secure boot." />
      <BitField start="31" size="1" name="CPURST" description="CPU reset" />
    </Register>
    <Register start="+0x80" size="0" name="AHB1RSTR" access="Read/Write" description="RCC AHB1 Peripheral Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1RST" description="DMA1 block reset" />
      <BitField start="1" size="1" name="DMA2RST" description="DMA2 block reset" />
      <BitField start="5" size="1" name="ADC12RST" description="ADC1&amp;2 block reset" />
      <BitField start="15" size="1" name="ETH1MACRST" description="ETH1MAC block reset" />
      <BitField start="25" size="1" name="USB1OTGRST" description="USB1OTG block reset" />
    </Register>
    <Register start="+0x84" size="0" name="AHB2RSTR" access="Read/Write" description="RCC AHB2 Peripheral Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DCMI_PSSIRST" description="DCMI_PSSIRST" />
      <BitField start="4" size="1" name="CRYPTRST" description="Cryptography block reset" />
      <BitField start="5" size="1" name="HASHRST" description="Hash block reset" />
      <BitField start="6" size="1" name="RNGRST" description="Random Number Generator block reset" />
      <BitField start="9" size="1" name="SDMMC2RST" description="SDMMC2 and SDMMC2 Delay block reset" />
      <BitField start="16" size="1" name="FMACRST" description="FMAC reset" />
      <BitField start="17" size="1" name="CORDICRST" description="CORDIC coprocessor block reset" />
    </Register>
    <Register start="+0x88" size="0" name="AHB4RSTR" access="Read/Write" description="RCC AHB4 Peripheral Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GPIOARST" description="GPIO block reset" />
      <BitField start="1" size="1" name="GPIOBRST" description="GPIO block reset" />
      <BitField start="2" size="1" name="GPIOCRST" description="GPIO block reset" />
      <BitField start="3" size="1" name="GPIODRST" description="GPIO block reset" />
      <BitField start="4" size="1" name="GPIOERST" description="GPIO block reset" />
      <BitField start="5" size="1" name="GPIOFRST" description="GPIO block reset" />
      <BitField start="6" size="1" name="GPIOGRST" description="GPIO block reset" />
      <BitField start="7" size="1" name="GPIOHRST" description="GPIO block reset" />
      <BitField start="9" size="1" name="GPIOJRST" description="GPIO block reset" />
      <BitField start="10" size="1" name="GPIOKRST" description="GPIO block reset" />
      <BitField start="19" size="1" name="CRCRST" description="CRC block reset" />
      <BitField start="21" size="1" name="BDMARST" description="BDMA block reset" />
      <BitField start="24" size="1" name="ADC3RST" description="ADC3 block reset" />
      <BitField start="25" size="1" name="HSEMRST" description="HSEM block reset" />
    </Register>
    <Register start="+0x8C" size="0" name="APB3RSTR" access="Read/Write" description="RCC APB3 Peripheral Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="LTDCRST" description="LTDC block reset" />
    </Register>
    <Register start="+0x90" size="0" name="APB1LRSTR" access="Read/Write" description="RCC APB1 Peripheral Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM2RST" description="TIM block reset" />
      <BitField start="1" size="1" name="TIM3RST" description="TIM block reset" />
      <BitField start="2" size="1" name="TIM4RST" description="TIM block reset" />
      <BitField start="3" size="1" name="TIM5RST" description="TIM block reset" />
      <BitField start="4" size="1" name="TIM6RST" description="TIM block reset" />
      <BitField start="5" size="1" name="TIM7RST" description="TIM block reset" />
      <BitField start="6" size="1" name="TIM12RST" description="TIM block reset" />
      <BitField start="7" size="1" name="TIM13RST" description="TIM block reset" />
      <BitField start="8" size="1" name="TIM14RST" description="TIM block reset" />
      <BitField start="9" size="1" name="LPTIM1RST" description="TIM block reset" />
      <BitField start="14" size="1" name="SPI2RST" description="SPI2 block reset" />
      <BitField start="15" size="1" name="SPI3RST" description="SPI3 block reset" />
      <BitField start="16" size="1" name="SPDIFRXRST" description="SPDIFRX block reset" />
      <BitField start="17" size="1" name="USART2RST" description="USART2 block reset" />
      <BitField start="18" size="1" name="USART3RST" description="USART3 block reset" />
      <BitField start="19" size="1" name="UART4RST" description="UART4 block reset" />
      <BitField start="20" size="1" name="UART5RST" description="UART5 block reset" />
      <BitField start="21" size="1" name="I2C1RST" description="I2C1 block reset" />
      <BitField start="22" size="1" name="I2C2RST" description="I2C2 block reset" />
      <BitField start="23" size="1" name="I2C3RST" description="I2C3 block reset" />
      <BitField start="25" size="1" name="I2C5RST" description="I2C5 block reset" />
      <BitField start="27" size="1" name="CECRST" description="HDMI-CEC block reset" />
      <BitField start="29" size="1" name="DAC12RST" description="DAC1 and 2 Blocks Reset" />
      <BitField start="30" size="1" name="USART7RST" description="USART7 block reset" />
      <BitField start="31" size="1" name="USART8RST" description="USART8 block reset" />
    </Register>
    <Register start="+0x94" size="0" name="APB1HRSTR" access="Read/Write" description="RCC APB1 Peripheral Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="CRSRST" description="Clock Recovery System reset" />
      <BitField start="2" size="1" name="SWPMIRST" description="SWPMI block reset" />
      <BitField start="4" size="1" name="OPAMPRST" description="OPAMP block reset" />
      <BitField start="5" size="1" name="MDIOSRST" description="MDIOS block reset" />
      <BitField start="8" size="1" name="FDCANRST" description="FDCAN block reset" />
      <BitField start="24" size="1" name="TIM23RST" description="TIM23 block reset" />
      <BitField start="25" size="1" name="TIM24RST" description="TIM24 block resett" />
    </Register>
    <Register start="+0x98" size="0" name="APB2RSTR" access="Read/Write" description="RCC APB2 Peripheral Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM1RST" description="TIM1 block reset" />
      <BitField start="1" size="1" name="TIM8RST" description="TIM8 block reset" />
      <BitField start="4" size="1" name="USART1RST" description="USART1 block reset" />
      <BitField start="5" size="1" name="USART6RST" description="USART6 block reset" />
      <BitField start="6" size="1" name="UART9RST" description="UART9 block reset Set and reset by software." />
      <BitField start="7" size="1" name="USART10RST" description="USART10 block reset Set and reset by software." />
      <BitField start="12" size="1" name="SPI1RST" description="SPI1 block reset" />
      <BitField start="13" size="1" name="SPI4RST" description="SPI4 block reset" />
      <BitField start="16" size="1" name="TIM15RST" description="TIM15 block reset" />
      <BitField start="17" size="1" name="TIM16RST" description="TIM16 block reset" />
      <BitField start="18" size="1" name="TIM17RST" description="TIM17 block reset" />
      <BitField start="20" size="1" name="SPI5RST" description="SPI5 block reset" />
      <BitField start="22" size="1" name="SAI1RST" description="SAI1 block reset" />
      <BitField start="30" size="1" name="DFSDM1RST" description="DFSDM1 block reset Set and reset by software." />
    </Register>
    <Register start="+0x9C" size="0" name="APB4RSTR" access="Read/Write" description="RCC APB4 Peripheral Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SYSCFGRST" description="SYSCFG block reset" />
      <BitField start="3" size="1" name="LPUART1RST" description="LPUART1 block reset" />
      <BitField start="5" size="1" name="SPI6RST" description="SPI6 block reset" />
      <BitField start="7" size="1" name="I2C4RST" description="I2C4 block reset" />
      <BitField start="9" size="1" name="LPTIM2RST" description="LPTIM2 block reset" />
      <BitField start="10" size="1" name="LPTIM3RST" description="LPTIM3 block reset" />
      <BitField start="11" size="1" name="LPTIM4RST" description="LPTIM4 block reset" />
      <BitField start="12" size="1" name="LPTIM5RST" description="LPTIM5 block reset" />
      <BitField start="14" size="1" name="COMP12RST" description="COMP12 Blocks Reset" />
      <BitField start="15" size="1" name="VREFRST" description="VREF block reset" />
      <BitField start="21" size="1" name="SAI4RST" description="SAI4 block reset" />
      <BitField start="26" size="1" name="DTSRST" description="Digital temperature sensor block reset Set and reset by software." />
    </Register>
    <Register start="+0xA0" size="0" name="GCR" access="Read/Write" description="RCC Global Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WW1RSC" description="WWDG1 reset scope control" />
    </Register>
    <Register start="+0xA8" size="0" name="D3AMR" access="Read/Write" description="RCC D3 Autonomous mode Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BDMAAMEN" description="BDMA and DMAMUX Autonomous mode enable" />
      <BitField start="3" size="1" name="LPUART1AMEN" description="LPUART1 Autonomous mode enable" />
      <BitField start="5" size="1" name="SPI6AMEN" description="SPI6 Autonomous mode enable" />
      <BitField start="7" size="1" name="I2C4AMEN" description="I2C4 Autonomous mode enable" />
      <BitField start="9" size="1" name="LPTIM2AMEN" description="LPTIM2 Autonomous mode enable" />
      <BitField start="10" size="1" name="LPTIM3AMEN" description="LPTIM3 Autonomous mode enable" />
      <BitField start="11" size="1" name="LPTIM4AMEN" description="LPTIM4 Autonomous mode enable" />
      <BitField start="12" size="1" name="LPTIM5AMEN" description="LPTIM5 Autonomous mode enable" />
      <BitField start="14" size="1" name="COMP12AMEN" description="COMP12 Autonomous mode enable" />
      <BitField start="15" size="1" name="VREFAMEN" description="VREF Autonomous mode enable" />
      <BitField start="16" size="1" name="RTCAMEN" description="RTC Autonomous mode enable" />
      <BitField start="19" size="1" name="CRCAMEN" description="CRC Autonomous mode enable" />
      <BitField start="21" size="1" name="SAI4AMEN" description="SAI4 Autonomous mode enable" />
      <BitField start="24" size="1" name="ADC3AMEN" description="ADC3 Autonomous mode enable" />
      <BitField start="26" size="1" name="DTSAMEN" description="Digital temperature sensor Autonomous mode enable Set and reset by software. Refer to for additional information." />
      <BitField start="28" size="1" name="BKPSRAMAMEN" description="Backup RAM Autonomous mode enable" />
      <BitField start="29" size="1" name="SRAM4AMEN" description="SRAM4 Autonomous mode enable" />
    </Register>
    <Register start="+0xD0" size="0" name="RSR" access="Read/Write" description="RCC Reset Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="RMVF" description="Remove reset flag" />
      <BitField start="17" size="1" name="CPURSTF" description="CPU reset flag" />
      <BitField start="19" size="1" name="D1RSTF" description="D1 domain power switch reset flag" />
      <BitField start="20" size="1" name="D2RSTF" description="D2 domain power switch reset flag" />
      <BitField start="21" size="1" name="BORRSTF" description="BOR reset flag" />
      <BitField start="22" size="1" name="PINRSTF" description="Pin reset flag (NRST)" />
      <BitField start="23" size="1" name="PORRSTF" description="POR/PDR reset flag" />
      <BitField start="24" size="1" name="SFTRSTF" description="System reset from CPU reset flag" />
      <BitField start="26" size="1" name="IWDG1RSTF" description="Independent Watchdog reset flag" />
      <BitField start="28" size="1" name="WWDG1RSTF" description="Window Watchdog reset flag" />
      <BitField start="30" size="1" name="LPWRRSTF" description="Reset due to illegal D1 DStandby or CPU CStop flag" />
    </Register>
    <Register start="+0xD4" size="0" name="AHB3ENR" access="Read/Write" description="RCC AHB3 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MDMAEN" description="MDMA Peripheral Clock Enable" />
      <BitField start="4" size="1" name="DMA2DEN" description="DMA2D Peripheral Clock Enable" />
      <BitField start="12" size="1" name="FMCEN" description="FMC Peripheral Clocks Enable" />
      <BitField start="14" size="1" name="OCTOSPI1EN" description="OCTOSPI1 and OCTOSPI1 delay clock enable" />
      <BitField start="16" size="1" name="SDMMC1EN" description="SDMMC1 and SDMMC1 Delay Clock Enable" />
      <BitField start="19" size="1" name="OCTOSPI2EN" description="OCTOSPI2 clock enable Set and reset by software." />
      <BitField start="21" size="1" name="IOMNGREN" description="OCTOSPIM clock enable Set and reset by software." />
      <BitField start="22" size="1" name="OTFD1EN" description="OTFD1 clock enable Set and reset by software." />
      <BitField start="23" size="1" name="OTFD2EN" description="OTFD2 clock enable Set and reset by software." />
    </Register>
    <Register start="+0xD8" size="0" name="AHB1ENR" access="Read/Write" description="RCC AHB1 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1EN" description="DMA1 Clock Enable" />
      <BitField start="1" size="1" name="DMA2EN" description="DMA2 Clock Enable" />
      <BitField start="5" size="1" name="ADC12EN" description="ADC1/2 Peripheral Clocks Enable" />
      <BitField start="15" size="1" name="ETH1MACEN" description="Ethernet MAC bus interface Clock Enable" />
      <BitField start="16" size="1" name="ETH1TXEN" description="Ethernet Transmission Clock Enable" />
      <BitField start="17" size="1" name="ETH1RXEN" description="Ethernet Reception Clock Enable" />
      <BitField start="25" size="1" name="USB1OTGHSEN" description="USB1OTG Peripheral Clocks Enable" />
      <BitField start="26" size="1" name="USB1OTGHSULPIEN" description="USB_PHY1 Clocks Enable" />
    </Register>
    <Register start="+0xDC" size="0" name="AHB2ENR" access="Read/Write" description="RCC AHB2 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DCMI_PSSIEN" description="CAMITF peripheral clock enable" />
      <BitField start="4" size="1" name="CRYPTEN" description="CRYPT peripheral clock enable" />
      <BitField start="5" size="1" name="HASHEN" description="HASH peripheral clock enable" />
      <BitField start="6" size="1" name="RNGEN" description="RNG peripheral clocks enable" />
      <BitField start="9" size="1" name="SDMMC2EN" description="SDMMC2 and SDMMC2 delay clock enable" />
      <BitField start="16" size="1" name="FMACEN" description="FMAC clock enable" />
      <BitField start="17" size="1" name="CORDICEN" description="CORDIC clock enable" />
      <BitField start="29" size="1" name="SRAM1EN" description="SRAM1 block enable" />
      <BitField start="30" size="1" name="SRAM2EN" description="SRAM2 block enable" />
    </Register>
    <Register start="+0xE0" size="0" name="AHB4ENR" access="Read/Write" description="RCC AHB4 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GPIOAEN" description="0GPIO peripheral clock enable" />
      <BitField start="1" size="1" name="GPIOBEN" description="0GPIO peripheral clock enable" />
      <BitField start="2" size="1" name="GPIOCEN" description="0GPIO peripheral clock enable" />
      <BitField start="3" size="1" name="GPIODEN" description="0GPIO peripheral clock enable" />
      <BitField start="4" size="1" name="GPIOEEN" description="0GPIO peripheral clock enable" />
      <BitField start="5" size="1" name="GPIOFEN" description="0GPIO peripheral clock enable" />
      <BitField start="6" size="1" name="GPIOGEN" description="0GPIO peripheral clock enable" />
      <BitField start="7" size="1" name="GPIOHEN" description="0GPIO peripheral clock enable" />
      <BitField start="9" size="1" name="GPIOJEN" description="0GPIO peripheral clock enable" />
      <BitField start="10" size="1" name="GPIOKEN" description="0GPIO peripheral clock enable" />
      <BitField start="19" size="1" name="CRCEN" description="CRC peripheral clock enable" />
      <BitField start="21" size="1" name="BDMAEN" description="BDMA and DMAMUX2 Clock Enable" />
      <BitField start="24" size="1" name="ADC3EN" description="ADC3 Peripheral Clocks Enable" />
      <BitField start="25" size="1" name="HSEMEN" description="HSEM peripheral clock enable" />
      <BitField start="28" size="1" name="BKPRAMEN" description="Backup RAM Clock Enable" />
    </Register>
    <Register start="+0xE4" size="0" name="APB3ENR" access="Read/Write" description="RCC APB3 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="LTDCEN" description="LTDC peripheral clock enable" />
      <BitField start="6" size="1" name="WWDG1EN" description="WWDG1 Clock Enable" />
    </Register>
    <Register start="+0xE8" size="0" name="APB1LENR" access="Read/Write" description="RCC APB1 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM2EN" description="TIM peripheral clock enable" />
      <BitField start="1" size="1" name="TIM3EN" description="TIM peripheral clock enable" />
      <BitField start="2" size="1" name="TIM4EN" description="TIM peripheral clock enable" />
      <BitField start="3" size="1" name="TIM5EN" description="TIM peripheral clock enable" />
      <BitField start="4" size="1" name="TIM6EN" description="TIM peripheral clock enable" />
      <BitField start="5" size="1" name="TIM7EN" description="TIM peripheral clock enable" />
      <BitField start="6" size="1" name="TIM12EN" description="TIM peripheral clock enable" />
      <BitField start="7" size="1" name="TIM13EN" description="TIM peripheral clock enable" />
      <BitField start="8" size="1" name="TIM14EN" description="TIM peripheral clock enable" />
      <BitField start="9" size="1" name="LPTIM1EN" description="LPTIM1 Peripheral Clocks Enable" />
      <BitField start="14" size="1" name="SPI2EN" description="SPI2 Peripheral Clocks Enable" />
      <BitField start="15" size="1" name="SPI3EN" description="SPI3 Peripheral Clocks Enable" />
      <BitField start="16" size="1" name="SPDIFRXEN" description="SPDIFRX Peripheral Clocks Enable" />
      <BitField start="17" size="1" name="USART2EN" description="USART2 Peripheral Clocks Enable" />
      <BitField start="18" size="1" name="USART3EN" description="USART3 Peripheral Clocks Enable" />
      <BitField start="19" size="1" name="UART4EN" description="UART4 Peripheral Clocks Enable" />
      <BitField start="20" size="1" name="UART5EN" description="UART5 Peripheral Clocks Enable" />
      <BitField start="21" size="1" name="I2C1EN" description="I2C1 Peripheral Clocks Enable" />
      <BitField start="22" size="1" name="I2C2EN" description="I2C2 Peripheral Clocks Enable" />
      <BitField start="23" size="1" name="I2C3EN" description="I2C3 Peripheral Clocks Enable" />
      <BitField start="25" size="1" name="I2C5EN" description="I2C5 Peripheral Clocks Enable" />
      <BitField start="27" size="1" name="CECEN" description="HDMI-CEC peripheral clock enable" />
      <BitField start="29" size="1" name="DAC12EN" description="DAC1 and 2 peripheral clock enable" />
      <BitField start="30" size="1" name="UART7EN" description="UART7 Peripheral Clocks Enable" />
      <BitField start="31" size="1" name="UART8EN" description="UART8 Peripheral Clocks Enable" />
    </Register>
    <Register start="+0xEC" size="0" name="APB1HENR" access="Read/Write" description="RCC APB1 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="CRSEN" description="Clock Recovery System peripheral clock enable" />
      <BitField start="2" size="1" name="SWPMIEN" description="SWPMI Peripheral Clocks Enable" />
      <BitField start="4" size="1" name="OPAMPEN" description="OPAMP peripheral clock enable" />
      <BitField start="5" size="1" name="MDIOSEN" description="MDIOS peripheral clock enable" />
      <BitField start="8" size="1" name="FDCANEN" description="FDCAN Peripheral Clocks Enable" />
      <BitField start="24" size="1" name="TIM23EN" description="TIM23 Peripheral Clocks Enable" />
      <BitField start="25" size="1" name="TIM24EN" description="TIM24 Peripheral Clocks Enable" />
    </Register>
    <Register start="+0xF0" size="0" name="APB2ENR" access="Read/Write" description="RCC APB2 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM1EN" description="TIM1 peripheral clock enable" />
      <BitField start="1" size="1" name="TIM8EN" description="TIM8 peripheral clock enable" />
      <BitField start="4" size="1" name="USART1EN" description="USART1 Peripheral Clocks Enable" />
      <BitField start="5" size="1" name="USART6EN" description="USART6 Peripheral Clocks Enable" />
      <BitField start="6" size="1" name="UART9EN" description="UART9 peripheral clocks enable Set and reset by software. The peripheral clocks of the UART9 are the kernel clock selected by USART16910SEL and provided to UCKL input, and the rcc_pclk2 bus interface clock." />
      <BitField start="7" size="1" name="USART10EN" description="USART10 peripheral clocks enable Set and reset by software. The peripheral clocks of the USART10 are the kernel clock selected by USART16910SEL and provided to UCKL input, and the rcc_pclk2 bus interface clock." />
      <BitField start="12" size="1" name="SPI1EN" description="SPI1 Peripheral Clocks Enable" />
      <BitField start="13" size="1" name="SPI4EN" description="SPI4 Peripheral Clocks Enable" />
      <BitField start="16" size="1" name="TIM15EN" description="TIM15 peripheral clock enable Set and reset by software." />
      <BitField start="17" size="1" name="TIM16EN" description="TIM16 peripheral clock enable" />
      <BitField start="18" size="1" name="TIM17EN" description="TIM17 peripheral clock enable" />
      <BitField start="20" size="1" name="SPI5EN" description="SPI5 Peripheral Clocks Enable" />
      <BitField start="22" size="1" name="SAI1EN" description="SAI1 Peripheral Clocks Enable" />
      <BitField start="30" size="1" name="DFSDM1EN" description="DFSDM1 peripheral clocks enable Set and reset by software. DFSDM1 peripheral clocks are the kernel clocks selected by SAI1SEL and DFSDM1SEL and provided to Aclk and clk inputs respectively," />
    </Register>
    <Register start="+0xF4" size="0" name="APB4ENR" access="Read/Write" description="RCC APB4 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SYSCFGEN" description="SYSCFG peripheral clock enable" />
      <BitField start="3" size="1" name="LPUART1EN" description="LPUART1 Peripheral Clocks Enable" />
      <BitField start="5" size="1" name="SPI6EN" description="SPI6 Peripheral Clocks Enable" />
      <BitField start="7" size="1" name="I2C4EN" description="I2C4 Peripheral Clocks Enable" />
      <BitField start="9" size="1" name="LPTIM2EN" description="LPTIM2 Peripheral Clocks Enable" />
      <BitField start="10" size="1" name="LPTIM3EN" description="LPTIM3 Peripheral Clocks Enable" />
      <BitField start="11" size="1" name="LPTIM4EN" description="LPTIM4 Peripheral Clocks Enable" />
      <BitField start="12" size="1" name="LPTIM5EN" description="LPTIM5 Peripheral Clocks Enable" />
      <BitField start="14" size="1" name="COMP12EN" description="COMP1/2 peripheral clock enable" />
      <BitField start="15" size="1" name="VREFEN" description="VREF peripheral clock enable" />
      <BitField start="16" size="1" name="RTCAPBEN" description="RTC APB Clock Enable" />
      <BitField start="21" size="1" name="SAI4EN" description="SAI4 Peripheral Clocks Enable" />
      <BitField start="26" size="1" name="DTSEN" description="Digital temperature sensor peripheral clock enable Set and reset by software." />
    </Register>
    <Register start="+0xFC" size="0" name="AHB3LPENR" access="Read/Write" description="RCC AHB3 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MDMALPEN" description="MDMA Clock Enable During CSleep Mode" />
      <BitField start="4" size="1" name="DMA2DLPEN" description="DMA2D Clock Enable During CSleep Mode" />
      <BitField start="8" size="1" name="FLASHLPEN" description="Flash interface Clock Enable During CSleep Mode" />
      <BitField start="12" size="1" name="FMCLPEN" description="FMC Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="14" size="1" name="OCTO1LPEN" description="QUADSPI and QUADSPI Delay Clock Enable During CSleep Mode" />
      <BitField start="16" size="1" name="SDMMC1LPEN" description="SDMMC1 and SDMMC1 Delay Clock Enable During CSleep Mode" />
      <BitField start="19" size="1" name="OCTO2LPEN" description="OCTOSPI2 and OCTOSPI2 delay clock enable during CSleep mode Set and reset by software." />
      <BitField start="21" size="1" name="IOMNGRLPEN" description="OCTOSPIM block clock enable during CSleep mode Set and reset by software." />
      <BitField start="22" size="1" name="OTFD1LPEN" description="OTFD1 block clock enable during CSleep mode Set and reset by software." />
      <BitField start="23" size="1" name="OTFD2LPEN" description="OTFD2 block clock enable during CSleep mode Set and reset by software." />
      <BitField start="28" size="1" name="DTCM1LPEN" description="D1DTCM1 Block Clock Enable During CSleep mode" />
      <BitField start="29" size="1" name="DTCM2LPEN" description="D1 DTCM2 Block Clock Enable During CSleep mode" />
      <BitField start="30" size="1" name="ITCMLPEN" description="D1ITCM Block Clock Enable During CSleep mode" />
      <BitField start="31" size="1" name="AXISRAMLPEN" description="AXISRAM Block Clock Enable During CSleep mode" />
    </Register>
    <Register start="+0x100" size="0" name="AHB1LPENR" access="Read/Write" description="RCC AHB1 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1LPEN" description="DMA1 Clock Enable During CSleep Mode" />
      <BitField start="1" size="1" name="DMA2LPEN" description="DMA2 Clock Enable During CSleep Mode" />
      <BitField start="5" size="1" name="ADC12LPEN" description="ADC1/2 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="15" size="1" name="ETH1MACLPEN" description="Ethernet MAC bus interface Clock Enable During CSleep Mode" />
      <BitField start="16" size="1" name="ETH1TXLPEN" description="Ethernet Transmission Clock Enable During CSleep Mode" />
      <BitField start="17" size="1" name="ETH1RXLPEN" description="Ethernet Reception Clock Enable During CSleep Mode" />
      <BitField start="25" size="1" name="USB1OTGHSLPEN" description="USB1OTG peripheral clock enable during CSleep mode" />
      <BitField start="26" size="1" name="USB1OTGHSULPILPEN" description="USB_PHY1 clock enable during CSleep mode" />
    </Register>
    <Register start="+0x104" size="0" name="AHB2LPENR" access="Read/Write" description="RCC AHB2 Sleep Clock Register" reset_value="0x60030271" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DCMI_PSSILPEN" description="DCMI_PSSILPEN" />
      <BitField start="4" size="1" name="CRYPTLPEN" description="CRYPT peripheral clock enable during CSleep mode" />
      <BitField start="5" size="1" name="HASHLPEN" description="HASH peripheral clock enable during CSleep mode" />
      <BitField start="6" size="1" name="RNGLPEN" description="RNG peripheral clock enable during CSleep mode" />
      <BitField start="9" size="1" name="SDMMC2LPEN" description="SDMMC2 and SDMMC2 Delay Clock Enable During CSleep Mode" />
      <BitField start="16" size="1" name="FMACLPEN" description="FMAC peripheral clock enable during CSleep mode" />
      <BitField start="17" size="1" name="CORDICLPEN" description="CORDIC peripheral clock enable during CSleep mode" />
      <BitField start="29" size="1" name="SRAM1LPEN" description="SRAM1 Clock Enable During CSleep Mode" />
      <BitField start="30" size="1" name="SRAM2LPEN" description="SRAM2 Clock Enable During CSleep Mode" />
    </Register>
    <Register start="+0x108" size="0" name="AHB4LPENR" access="Read/Write" description="RCC AHB4 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GPIOALPEN" description="GPIO peripheral clock enable during CSleep mode" />
      <BitField start="1" size="1" name="GPIOBLPEN" description="GPIO peripheral clock enable during CSleep mode" />
      <BitField start="2" size="1" name="GPIOCLPEN" description="GPIO peripheral clock enable during CSleep mode" />
      <BitField start="3" size="1" name="GPIODLPEN" description="GPIO peripheral clock enable during CSleep mode" />
      <BitField start="4" size="1" name="GPIOELPEN" description="GPIO peripheral clock enable during CSleep mode" />
      <BitField start="5" size="1" name="GPIOFLPEN" description="GPIO peripheral clock enable during CSleep mode" />
      <BitField start="6" size="1" name="GPIOGLPEN" description="GPIO peripheral clock enable during CSleep mode" />
      <BitField start="7" size="1" name="GPIOHLPEN" description="GPIO peripheral clock enable during CSleep mode" />
      <BitField start="9" size="1" name="GPIOJLPEN" description="GPIO peripheral clock enable during CSleep mode" />
      <BitField start="10" size="1" name="GPIOKLPEN" description="GPIO peripheral clock enable during CSleep mode" />
      <BitField start="19" size="1" name="CRCLPEN" description="CRC peripheral clock enable during CSleep mode" />
      <BitField start="21" size="1" name="BDMALPEN" description="BDMA Clock Enable During CSleep Mode" />
      <BitField start="24" size="1" name="ADC3LPEN" description="ADC3 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="28" size="1" name="BKPRAMLPEN" description="Backup RAM Clock Enable During CSleep Mode" />
      <BitField start="29" size="1" name="SRAM4LPEN" description="SRAM4 Clock Enable During CSleep Mode" />
    </Register>
    <Register start="+0x10C" size="0" name="APB3LPENR" access="Read/Write" description="RCC APB3 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="LTDCLPEN" description="LTDC peripheral clock enable during CSleep mode" />
      <BitField start="6" size="1" name="WWDG1LPEN" description="WWDG1 Clock Enable During CSleep Mode" />
    </Register>
    <Register start="+0x110" size="0" name="APB1LLPENR" access="Read/Write" description="RCC APB1 Low Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM2LPEN" description="TIM2 peripheral clock enable during CSleep mode" />
      <BitField start="1" size="1" name="TIM3LPEN" description="TIM3 peripheral clock enable during CSleep mode" />
      <BitField start="2" size="1" name="TIM4LPEN" description="TIM4 peripheral clock enable during CSleep mode" />
      <BitField start="3" size="1" name="TIM5LPEN" description="TIM5 peripheral clock enable during CSleep mode" />
      <BitField start="4" size="1" name="TIM6LPEN" description="TIM6 peripheral clock enable during CSleep mode" />
      <BitField start="5" size="1" name="TIM7LPEN" description="TIM7 peripheral clock enable during CSleep mode" />
      <BitField start="6" size="1" name="TIM12LPEN" description="TIM12 peripheral clock enable during CSleep mode" />
      <BitField start="7" size="1" name="TIM13LPEN" description="TIM13 peripheral clock enable during CSleep mode" />
      <BitField start="8" size="1" name="TIM14LPEN" description="TIM14 peripheral clock enable during CSleep mode" />
      <BitField start="9" size="1" name="LPTIM1LPEN" description="LPTIM1 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="14" size="1" name="SPI2LPEN" description="SPI2 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="15" size="1" name="SPI3LPEN" description="SPI3 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="16" size="1" name="SPDIFRXLPEN" description="SPDIFRX Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="17" size="1" name="USART2LPEN" description="USART2 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="18" size="1" name="USART3LPEN" description="USART3 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="19" size="1" name="UART4LPEN" description="UART4 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="20" size="1" name="UART5LPEN" description="UART5 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="21" size="1" name="I2C1LPEN" description="I2C1 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="22" size="1" name="I2C2LPEN" description="I2C2 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="23" size="1" name="I2C3LPEN" description="I2C3 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="25" size="1" name="I2C5LPEN" description="I2C5 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="27" size="1" name="CECLPEN" description="CEC Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="29" size="1" name="DAC12LPEN" description="DAC1/2 peripheral clock enable during CSleep mode" />
      <BitField start="30" size="1" name="USART7LPEN" description="USART7 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="31" size="1" name="USART8LPEN" description="USART8 Peripheral Clocks Enable During CSleep Mode" />
    </Register>
    <Register start="+0x114" size="0" name="APB1HLPENR" access="Read/Write" description="RCC APB1 High Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="CRSLPEN" description="Clock Recovery System peripheral clock enable during CSleep mode" />
      <BitField start="2" size="1" name="SWPMILPEN" description="SWPMI Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="4" size="1" name="OPAMPLPEN" description="OPAMP peripheral clock enable during CSleep mode" />
      <BitField start="5" size="1" name="MDIOSLPEN" description="MDIOS peripheral clock enable during CSleep mode" />
      <BitField start="8" size="1" name="FDCANLPEN" description="FDCAN Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="24" size="1" name="TIM23LPEN" description="TIM23 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="25" size="1" name="TIM24LPEN" description="TIM24 Peripheral Clocks Enable During CSleep Mode" />
    </Register>
    <Register start="+0x118" size="0" name="APB2LPENR" access="Read/Write" description="RCC APB2 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM1LPEN" description="TIM1 peripheral clock enable during CSleep mode" />
      <BitField start="1" size="1" name="TIM8LPEN" description="TIM8 peripheral clock enable during CSleep mode" />
      <BitField start="4" size="1" name="USART1LPEN" description="USART1 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="5" size="1" name="USART6LPEN" description="USART6 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="6" size="1" name="UART9LPEN" description="UART9 peripheral clock enable during CSleep mode Set and reset by software. The peripheral clocks of the UART9 are the kernel clock selected by USART16910SEL and provided to usart_ker_ck input, and the rcc_pclk2 bus interface clock." />
      <BitField start="7" size="1" name="USART10LPEN" description="USART10 peripheral clock enable during CSleep mode Set and reset by software. The peripheral clocks of the USART10 are the kernel clock selected by USART16910SEL and provided to usart_ker_ck input, and the rcc_pclk2 bus interface clock." />
      <BitField start="12" size="1" name="SPI1LPEN" description="SPI1 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="13" size="1" name="SPI4LPEN" description="SPI4 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="16" size="1" name="TIM15LPEN" description="TIM15 peripheral clock enable during CSleep mode" />
      <BitField start="17" size="1" name="TIM16LPEN" description="TIM16 peripheral clock enable during CSleep mode" />
      <BitField start="18" size="1" name="TIM17LPEN" description="TIM17 peripheral clock enable during CSleep mode" />
      <BitField start="20" size="1" name="SPI5LPEN" description="SPI5 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="22" size="1" name="SAI1LPEN" description="SAI1 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="30" size="1" name="DFSDM1LPEN" description="DFSDM1 peripheral clocks enable during CSleep mode Set and reset by software. DFSDM1 peripheral clocks are the kernel clocks selected by SAI1SEL and DFSDM1SEL and provided to Aclk and clk inputs respectively, and the rcc_pclk2 bus interface clock." />
    </Register>
    <Register start="+0x11C" size="0" name="APB4LPENR" access="Read/Write" description="RCC APB4 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SYSCFGLPEN" description="SYSCFG peripheral clock enable during CSleep mode" />
      <BitField start="3" size="1" name="LPUART1LPEN" description="LPUART1 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="5" size="1" name="SPI6LPEN" description="SPI6 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="7" size="1" name="I2C4LPEN" description="I2C4 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="9" size="1" name="LPTIM2LPEN" description="LPTIM2 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="10" size="1" name="LPTIM3LPEN" description="LPTIM3 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="11" size="1" name="LPTIM4LPEN" description="LPTIM4 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="12" size="1" name="LPTIM5LPEN" description="LPTIM5 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="14" size="1" name="COMP12LPEN" description="COMP1/2 peripheral clock enable during CSleep mode" />
      <BitField start="15" size="1" name="VREFLPEN" description="VREF peripheral clock enable during CSleep mode" />
      <BitField start="16" size="1" name="RTCAPBLPEN" description="RTC APB Clock Enable During CSleep Mode" />
      <BitField start="21" size="1" name="SAI4LPEN" description="SAI4 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="26" size="1" name="DTSLPEN" description="Digital temperature sensor peripheral clock enable during CSleep mode" />
    </Register>
    <Register start="+0x130" size="0" name="C1_RSR" access="Read/Write" description="RCC Reset Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="RMVF" description="Remove reset flag" />
      <BitField start="17" size="1" name="CPURSTF" description="CPU reset flag" />
      <BitField start="19" size="1" name="D1RSTF" description="D1 domain power switch reset flag" />
      <BitField start="20" size="1" name="D2RSTF" description="D2 domain power switch reset flag" />
      <BitField start="21" size="1" name="BORRSTF" description="BOR reset flag" />
      <BitField start="22" size="1" name="PINRSTF" description="Pin reset flag (NRST)" />
      <BitField start="23" size="1" name="PORRSTF" description="POR/PDR reset flag" />
      <BitField start="24" size="1" name="SFTRSTF" description="System reset from CPU reset flag" />
      <BitField start="26" size="1" name="IWDG1RSTF" description="Independent Watchdog reset flag" />
      <BitField start="28" size="1" name="WWDG1RSTF" description="Window Watchdog reset flag" />
      <BitField start="30" size="1" name="LPWRRSTF" description="Reset due to illegal D1 DStandby or CPU CStop flag" />
    </Register>
    <Register start="+0x134" size="0" name="C1_AHB3ENR" access="Read/Write" description="RCC AHB3 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MDMAEN" description="MDMA Peripheral Clock Enable" />
      <BitField start="4" size="1" name="DMA2DEN" description="DMA2D Peripheral Clock Enable" />
      <BitField start="12" size="1" name="FMCEN" description="FMC Peripheral Clocks Enable" />
      <BitField start="14" size="1" name="OCTOSPI1EN" description="OCTOSPI1 and OCTOSPI1 delay clock enable" />
      <BitField start="16" size="1" name="SDMMC1EN" description="SDMMC1 and SDMMC1 Delay Clock Enable" />
      <BitField start="19" size="1" name="OCTOSPI2EN" description="OCTOSPI2 clock enable Set and reset by software." />
      <BitField start="21" size="1" name="IOMNGREN" description="OCTOSPIM clock enable Set and reset by software." />
      <BitField start="22" size="1" name="OTFD1EN" description="OTFD1 clock enable Set and reset by software." />
      <BitField start="23" size="1" name="OTFD2EN" description="OTFD2 clock enable Set and reset by software." />
    </Register>
    <Register start="+0x138" size="0" name="C1_AHB1ENR" access="Read/Write" description="RCC AHB1 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1EN" description="DMA1 Clock Enable" />
      <BitField start="1" size="1" name="DMA2EN" description="DMA2 Clock Enable" />
      <BitField start="5" size="1" name="ADC12EN" description="ADC1/2 Peripheral Clocks Enable" />
      <BitField start="15" size="1" name="ETH1MACEN" description="Ethernet MAC bus interface Clock Enable" />
      <BitField start="16" size="1" name="ETH1TXEN" description="Ethernet Transmission Clock Enable" />
      <BitField start="17" size="1" name="ETH1RXEN" description="Ethernet Reception Clock Enable" />
      <BitField start="25" size="1" name="USB1OTGHSEN" description="USB1OTG Peripheral Clocks Enable" />
      <BitField start="26" size="1" name="USB1OTGHSULPIEN" description="USB_PHY1 Clocks Enable" />
    </Register>
    <Register start="+0x13C" size="0" name="C1_AHB2ENR" access="Read/Write" description="RCC AHB2 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DCMI_PSSIEN" description="CAMITF peripheral clock enable" />
      <BitField start="4" size="1" name="CRYPTEN" description="CRYPT peripheral clock enable" />
      <BitField start="5" size="1" name="HASHEN" description="HASH peripheral clock enable" />
      <BitField start="6" size="1" name="RNGEN" description="RNG peripheral clocks enable" />
      <BitField start="9" size="1" name="SDMMC2EN" description="SDMMC2 and SDMMC2 delay clock enable" />
      <BitField start="16" size="1" name="FMACEN" description="FMAC clock enable" />
      <BitField start="17" size="1" name="CORDICEN" description="CORDIC clock enable" />
      <BitField start="29" size="1" name="SRAM1EN" description="SRAM1 block enable" />
      <BitField start="30" size="1" name="SRAM2EN" description="SRAM2 block enable" />
    </Register>
    <Register start="+0x140" size="0" name="C1_AHB4ENR" access="Read/Write" description="RCC AHB4 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GPIOAEN" description="0GPIO peripheral clock enable" />
      <BitField start="1" size="1" name="GPIOBEN" description="0GPIO peripheral clock enable" />
      <BitField start="2" size="1" name="GPIOCEN" description="0GPIO peripheral clock enable" />
      <BitField start="3" size="1" name="GPIODEN" description="0GPIO peripheral clock enable" />
      <BitField start="4" size="1" name="GPIOEEN" description="0GPIO peripheral clock enable" />
      <BitField start="5" size="1" name="GPIOFEN" description="0GPIO peripheral clock enable" />
      <BitField start="6" size="1" name="GPIOGEN" description="0GPIO peripheral clock enable" />
      <BitField start="7" size="1" name="GPIOHEN" description="0GPIO peripheral clock enable" />
      <BitField start="9" size="1" name="GPIOJEN" description="0GPIO peripheral clock enable" />
      <BitField start="10" size="1" name="GPIOKEN" description="0GPIO peripheral clock enable" />
      <BitField start="19" size="1" name="CRCEN" description="CRC peripheral clock enable" />
      <BitField start="21" size="1" name="BDMAEN" description="BDMA and DMAMUX2 Clock Enable" />
      <BitField start="24" size="1" name="ADC3EN" description="ADC3 Peripheral Clocks Enable" />
      <BitField start="25" size="1" name="HSEMEN" description="HSEM peripheral clock enable" />
      <BitField start="28" size="1" name="BKPRAMEN" description="Backup RAM Clock Enable" />
    </Register>
    <Register start="+0x144" size="0" name="C1_APB3ENR" access="Read/Write" description="RCC APB3 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="LTDCEN" description="LTDC peripheral clock enable" />
      <BitField start="6" size="1" name="WWDG1EN" description="WWDG1 Clock Enable" />
    </Register>
    <Register start="+0x148" size="0" name="C1_APB1LENR" access="Read/Write" description="RCC APB1 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM2EN" description="TIM peripheral clock enable" />
      <BitField start="1" size="1" name="TIM3EN" description="TIM peripheral clock enable" />
      <BitField start="2" size="1" name="TIM4EN" description="TIM peripheral clock enable" />
      <BitField start="3" size="1" name="TIM5EN" description="TIM peripheral clock enable" />
      <BitField start="4" size="1" name="TIM6EN" description="TIM peripheral clock enable" />
      <BitField start="5" size="1" name="TIM7EN" description="TIM peripheral clock enable" />
      <BitField start="6" size="1" name="TIM12EN" description="TIM peripheral clock enable" />
      <BitField start="7" size="1" name="TIM13EN" description="TIM peripheral clock enable" />
      <BitField start="8" size="1" name="TIM14EN" description="TIM peripheral clock enable" />
      <BitField start="9" size="1" name="LPTIM1EN" description="LPTIM1 Peripheral Clocks Enable" />
      <BitField start="14" size="1" name="SPI2EN" description="SPI2 Peripheral Clocks Enable" />
      <BitField start="15" size="1" name="SPI3EN" description="SPI3 Peripheral Clocks Enable" />
      <BitField start="16" size="1" name="SPDIFRXEN" description="SPDIFRX Peripheral Clocks Enable" />
      <BitField start="17" size="1" name="USART2EN" description="USART2 Peripheral Clocks Enable" />
      <BitField start="18" size="1" name="USART3EN" description="USART3 Peripheral Clocks Enable" />
      <BitField start="19" size="1" name="UART4EN" description="UART4 Peripheral Clocks Enable" />
      <BitField start="20" size="1" name="UART5EN" description="UART5 Peripheral Clocks Enable" />
      <BitField start="21" size="1" name="I2C1EN" description="I2C1 Peripheral Clocks Enable" />
      <BitField start="22" size="1" name="I2C2EN" description="I2C2 Peripheral Clocks Enable" />
      <BitField start="23" size="1" name="I2C3EN" description="I2C3 Peripheral Clocks Enable" />
      <BitField start="25" size="1" name="I2C5EN" description="I2C5 Peripheral Clocks Enable" />
      <BitField start="27" size="1" name="CECEN" description="HDMI-CEC peripheral clock enable" />
      <BitField start="29" size="1" name="DAC12EN" description="DAC1 and 2 peripheral clock enable" />
      <BitField start="30" size="1" name="UART7EN" description="UART7 Peripheral Clocks Enable" />
      <BitField start="31" size="1" name="UART8EN" description="UART8 Peripheral Clocks Enable" />
    </Register>
    <Register start="+0x14C" size="0" name="C1_APB1HENR" access="Read/Write" description="RCC APB1 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="CRSEN" description="Clock Recovery System peripheral clock enable" />
      <BitField start="2" size="1" name="SWPMIEN" description="SWPMI Peripheral Clocks Enable" />
      <BitField start="4" size="1" name="OPAMPEN" description="OPAMP peripheral clock enable" />
      <BitField start="5" size="1" name="MDIOSEN" description="MDIOS peripheral clock enable" />
      <BitField start="8" size="1" name="FDCANEN" description="FDCAN Peripheral Clocks Enable" />
      <BitField start="24" size="1" name="TIM23EN" description="TIM23 Peripheral Clocks Enable" />
      <BitField start="25" size="1" name="TIM24EN" description="TIM24 Peripheral Clocks Enable" />
    </Register>
    <Register start="+0x150" size="0" name="C1_APB2ENR" access="Read/Write" description="RCC APB2 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM1EN" description="TIM1 peripheral clock enable" />
      <BitField start="1" size="1" name="TIM8EN" description="TIM8 peripheral clock enable" />
      <BitField start="4" size="1" name="USART1EN" description="USART1 Peripheral Clocks Enable" />
      <BitField start="5" size="1" name="USART6EN" description="USART6 Peripheral Clocks Enable" />
      <BitField start="6" size="1" name="UART9EN" description="UART9 peripheral clocks enable Set and reset by software. The peripheral clocks of the UART9 are the kernel clock selected by USART16910SEL and provided to UCKL input, and the rcc_pclk2 bus interface clock." />
      <BitField start="7" size="1" name="USART10EN" description="USART10 peripheral clocks enable Set and reset by software. The peripheral clocks of the USART10 are the kernel clock selected by USART16910SEL and provided to UCKL input, and the rcc_pclk2 bus interface clock." />
      <BitField start="12" size="1" name="SPI1EN" description="SPI1 Peripheral Clocks Enable" />
      <BitField start="13" size="1" name="SPI4EN" description="SPI4 Peripheral Clocks Enable" />
      <BitField start="16" size="1" name="TIM15EN" description="TIM15 peripheral clock enable Set and reset by software." />
      <BitField start="17" size="1" name="TIM16EN" description="TIM16 peripheral clock enable" />
      <BitField start="18" size="1" name="TIM17EN" description="TIM17 peripheral clock enable" />
      <BitField start="20" size="1" name="SPI5EN" description="SPI5 Peripheral Clocks Enable" />
      <BitField start="22" size="1" name="SAI1EN" description="SAI1 Peripheral Clocks Enable" />
      <BitField start="30" size="1" name="DFSDM1EN" description="DFSDM1 peripheral clocks enable Set and reset by software. DFSDM1 peripheral clocks are the kernel clocks selected by SAI1SEL and DFSDM1SEL and provided to Aclk and clk inputs respectively," />
    </Register>
    <Register start="+0x154" size="0" name="C1_APB4ENR" access="Read/Write" description="RCC APB4 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SYSCFGEN" description="SYSCFG peripheral clock enable" />
      <BitField start="3" size="1" name="LPUART1EN" description="LPUART1 Peripheral Clocks Enable" />
      <BitField start="5" size="1" name="SPI6EN" description="SPI6 Peripheral Clocks Enable" />
      <BitField start="7" size="1" name="I2C4EN" description="I2C4 Peripheral Clocks Enable" />
      <BitField start="9" size="1" name="LPTIM2EN" description="LPTIM2 Peripheral Clocks Enable" />
      <BitField start="10" size="1" name="LPTIM3EN" description="LPTIM3 Peripheral Clocks Enable" />
      <BitField start="11" size="1" name="LPTIM4EN" description="LPTIM4 Peripheral Clocks Enable" />
      <BitField start="12" size="1" name="LPTIM5EN" description="LPTIM5 Peripheral Clocks Enable" />
      <BitField start="14" size="1" name="COMP12EN" description="COMP1/2 peripheral clock enable" />
      <BitField start="15" size="1" name="VREFEN" description="VREF peripheral clock enable" />
      <BitField start="16" size="1" name="RTCAPBEN" description="RTC APB Clock Enable" />
      <BitField start="21" size="1" name="SAI4EN" description="SAI4 Peripheral Clocks Enable" />
      <BitField start="26" size="1" name="DTSEN" description="Digital temperature sensor peripheral clock enable Set and reset by software." />
    </Register>
    <Register start="+0x15C" size="0" name="C1_AHB3LPENR" access="Read/Write" description="RCC AHB3 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MDMALPEN" description="MDMA Clock Enable During CSleep Mode" />
      <BitField start="4" size="1" name="DMA2DLPEN" description="DMA2D Clock Enable During CSleep Mode" />
      <BitField start="8" size="1" name="FLASHLPEN" description="Flash interface Clock Enable During CSleep Mode" />
      <BitField start="12" size="1" name="FMCLPEN" description="FMC Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="14" size="1" name="OCTO1LPEN" description="QUADSPI and QUADSPI Delay Clock Enable During CSleep Mode" />
      <BitField start="16" size="1" name="SDMMC1LPEN" description="SDMMC1 and SDMMC1 Delay Clock Enable During CSleep Mode" />
      <BitField start="19" size="1" name="OCTO2LPEN" description="OCTOSPI2 and OCTOSPI2 delay clock enable during CSleep mode Set and reset by software." />
      <BitField start="21" size="1" name="IOMNGRLPEN" description="OCTOSPIM block clock enable during CSleep mode Set and reset by software." />
      <BitField start="22" size="1" name="OTFD1LPEN" description="OTFD1 block clock enable during CSleep mode Set and reset by software." />
      <BitField start="23" size="1" name="OTFD2LPEN" description="OTFD2 block clock enable during CSleep mode Set and reset by software." />
      <BitField start="28" size="1" name="DTCM1LPEN" description="D1DTCM1 Block Clock Enable During CSleep mode" />
      <BitField start="29" size="1" name="DTCM2LPEN" description="D1 DTCM2 Block Clock Enable During CSleep mode" />
      <BitField start="30" size="1" name="ITCMLPEN" description="D1ITCM Block Clock Enable During CSleep mode" />
      <BitField start="31" size="1" name="AXISRAMLPEN" description="AXISRAM Block Clock Enable During CSleep mode" />
    </Register>
    <Register start="+0x160" size="0" name="C1_AHB1LPENR" access="Read/Write" description="RCC AHB1 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1LPEN" description="DMA1 Clock Enable During CSleep Mode" />
      <BitField start="1" size="1" name="DMA2LPEN" description="DMA2 Clock Enable During CSleep Mode" />
      <BitField start="5" size="1" name="ADC12LPEN" description="ADC1/2 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="15" size="1" name="ETH1MACLPEN" description="Ethernet MAC bus interface Clock Enable During CSleep Mode" />
      <BitField start="16" size="1" name="ETH1TXLPEN" description="Ethernet Transmission Clock Enable During CSleep Mode" />
      <BitField start="17" size="1" name="ETH1RXLPEN" description="Ethernet Reception Clock Enable During CSleep Mode" />
      <BitField start="25" size="1" name="USB1OTGHSLPEN" description="USB1OTG peripheral clock enable during CSleep mode" />
      <BitField start="26" size="1" name="USB1OTGHSULPILPEN" description="USB_PHY1 clock enable during CSleep mode" />
    </Register>
    <Register start="+0x164" size="0" name="C1_AHB2LPENR" access="Read/Write" description="RCC AHB2 Sleep Clock Register" reset_value="0x60030271" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DCMI_PSSILPEN" description="DCMI_PSSILPEN" />
      <BitField start="4" size="1" name="CRYPTLPEN" description="CRYPT peripheral clock enable during CSleep mode" />
      <BitField start="5" size="1" name="HASHLPEN" description="HASH peripheral clock enable during CSleep mode" />
      <BitField start="6" size="1" name="RNGLPEN" description="RNG peripheral clock enable during CSleep mode" />
      <BitField start="9" size="1" name="SDMMC2LPEN" description="SDMMC2 and SDMMC2 Delay Clock Enable During CSleep Mode" />
      <BitField start="16" size="1" name="FMACLPEN" description="FMAC peripheral clock enable during CSleep mode" />
      <BitField start="17" size="1" name="CORDICLPEN" description="CORDIC peripheral clock enable during CSleep mode" />
      <BitField start="29" size="1" name="SRAM1LPEN" description="SRAM1 Clock Enable During CSleep Mode" />
      <BitField start="30" size="1" name="SRAM2LPEN" description="SRAM2 Clock Enable During CSleep Mode" />
    </Register>
    <Register start="+0x168" size="0" name="C1_AHB4LPENR" access="Read/Write" description="RCC AHB4 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GPIOALPEN" description="GPIO peripheral clock enable during CSleep mode" />
      <BitField start="1" size="1" name="GPIOBLPEN" description="GPIO peripheral clock enable during CSleep mode" />
      <BitField start="2" size="1" name="GPIOCLPEN" description="GPIO peripheral clock enable during CSleep mode" />
      <BitField start="3" size="1" name="GPIODLPEN" description="GPIO peripheral clock enable during CSleep mode" />
      <BitField start="4" size="1" name="GPIOELPEN" description="GPIO peripheral clock enable during CSleep mode" />
      <BitField start="5" size="1" name="GPIOFLPEN" description="GPIO peripheral clock enable during CSleep mode" />
      <BitField start="6" size="1" name="GPIOGLPEN" description="GPIO peripheral clock enable during CSleep mode" />
      <BitField start="7" size="1" name="GPIOHLPEN" description="GPIO peripheral clock enable during CSleep mode" />
      <BitField start="9" size="1" name="GPIOJLPEN" description="GPIO peripheral clock enable during CSleep mode" />
      <BitField start="10" size="1" name="GPIOKLPEN" description="GPIO peripheral clock enable during CSleep mode" />
      <BitField start="19" size="1" name="CRCLPEN" description="CRC peripheral clock enable during CSleep mode" />
      <BitField start="21" size="1" name="BDMALPEN" description="BDMA Clock Enable During CSleep Mode" />
      <BitField start="24" size="1" name="ADC3LPEN" description="ADC3 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="28" size="1" name="BKPRAMLPEN" description="Backup RAM Clock Enable During CSleep Mode" />
      <BitField start="29" size="1" name="SRAM4LPEN" description="SRAM4 Clock Enable During CSleep Mode" />
    </Register>
    <Register start="+0x16C" size="0" name="C1_APB3LPENR" access="Read/Write" description="RCC APB3 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="LTDCLPEN" description="LTDC peripheral clock enable during CSleep mode" />
      <BitField start="6" size="1" name="WWDG1LPEN" description="WWDG1 Clock Enable During CSleep Mode" />
    </Register>
    <Register start="+0x170" size="0" name="C1_APB1LLPENR" access="Read/Write" description="RCC APB1 Low Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM2LPEN" description="TIM2 peripheral clock enable during CSleep mode" />
      <BitField start="1" size="1" name="TIM3LPEN" description="TIM3 peripheral clock enable during CSleep mode" />
      <BitField start="2" size="1" name="TIM4LPEN" description="TIM4 peripheral clock enable during CSleep mode" />
      <BitField start="3" size="1" name="TIM5LPEN" description="TIM5 peripheral clock enable during CSleep mode" />
      <BitField start="4" size="1" name="TIM6LPEN" description="TIM6 peripheral clock enable during CSleep mode" />
      <BitField start="5" size="1" name="TIM7LPEN" description="TIM7 peripheral clock enable during CSleep mode" />
      <BitField start="6" size="1" name="TIM12LPEN" description="TIM12 peripheral clock enable during CSleep mode" />
      <BitField start="7" size="1" name="TIM13LPEN" description="TIM13 peripheral clock enable during CSleep mode" />
      <BitField start="8" size="1" name="TIM14LPEN" description="TIM14 peripheral clock enable during CSleep mode" />
      <BitField start="9" size="1" name="LPTIM1LPEN" description="LPTIM1 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="14" size="1" name="SPI2LPEN" description="SPI2 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="15" size="1" name="SPI3LPEN" description="SPI3 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="16" size="1" name="SPDIFRXLPEN" description="SPDIFRX Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="17" size="1" name="USART2LPEN" description="USART2 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="18" size="1" name="USART3LPEN" description="USART3 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="19" size="1" name="UART4LPEN" description="UART4 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="20" size="1" name="UART5LPEN" description="UART5 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="21" size="1" name="I2C1LPEN" description="I2C1 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="22" size="1" name="I2C2LPEN" description="I2C2 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="23" size="1" name="I2C3LPEN" description="I2C3 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="25" size="1" name="I2C5LPEN" description="I2C5 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="27" size="1" name="CECLPEN" description="CEC Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="29" size="1" name="DAC12LPEN" description="DAC1/2 peripheral clock enable during CSleep mode" />
      <BitField start="30" size="1" name="USART7LPEN" description="USART7 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="31" size="1" name="USART8LPEN" description="USART8 Peripheral Clocks Enable During CSleep Mode" />
    </Register>
    <Register start="+0x174" size="0" name="C1_APB1HLPENR" access="Read/Write" description="RCC APB1 High Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="CRSLPEN" description="Clock Recovery System peripheral clock enable during CSleep mode" />
      <BitField start="2" size="1" name="SWPMILPEN" description="SWPMI Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="4" size="1" name="OPAMPLPEN" description="OPAMP peripheral clock enable during CSleep mode" />
      <BitField start="5" size="1" name="MDIOSLPEN" description="MDIOS peripheral clock enable during CSleep mode" />
      <BitField start="8" size="1" name="FDCANLPEN" description="FDCAN Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="24" size="1" name="TIM23LPEN" description="TIM23 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="25" size="1" name="TIM24LPEN" description="TIM24 Peripheral Clocks Enable During CSleep Mode" />
    </Register>
    <Register start="+0x178" size="0" name="C1_APB2LPENR" access="Read/Write" description="RCC APB2 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM1LPEN" description="TIM1 peripheral clock enable during CSleep mode" />
      <BitField start="1" size="1" name="TIM8LPEN" description="TIM8 peripheral clock enable during CSleep mode" />
      <BitField start="4" size="1" name="USART1LPEN" description="USART1 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="5" size="1" name="USART6LPEN" description="USART6 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="6" size="1" name="UART9LPEN" description="UART9 peripheral clock enable during CSleep mode Set and reset by software. The peripheral clocks of the UART9 are the kernel clock selected by USART16910SEL and provided to usart_ker_ck input, and the rcc_pclk2 bus interface clock." />
      <BitField start="7" size="1" name="USART10LPEN" description="USART10 peripheral clock enable during CSleep mode Set and reset by software. The peripheral clocks of the USART10 are the kernel clock selected by USART16910SEL and provided to usart_ker_ck input, and the rcc_pclk2 bus interface clock." />
      <BitField start="12" size="1" name="SPI1LPEN" description="SPI1 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="13" size="1" name="SPI4LPEN" description="SPI4 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="16" size="1" name="TIM15LPEN" description="TIM15 peripheral clock enable during CSleep mode" />
      <BitField start="17" size="1" name="TIM16LPEN" description="TIM16 peripheral clock enable during CSleep mode" />
      <BitField start="18" size="1" name="TIM17LPEN" description="TIM17 peripheral clock enable during CSleep mode" />
      <BitField start="20" size="1" name="SPI5LPEN" description="SPI5 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="22" size="1" name="SAI1LPEN" description="SAI1 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="30" size="1" name="DFSDM1LPEN" description="DFSDM1 peripheral clocks enable during CSleep mode Set and reset by software. DFSDM1 peripheral clocks are the kernel clocks selected by SAI1SEL and DFSDM1SEL and provided to Aclk and clk inputs respectively, and the rcc_pclk2 bus interface clock." />
    </Register>
    <Register start="+0x17C" size="0" name="C1_APB4LPENR" access="Read/Write" description="RCC APB4 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SYSCFGLPEN" description="SYSCFG peripheral clock enable during CSleep mode" />
      <BitField start="3" size="1" name="LPUART1LPEN" description="LPUART1 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="5" size="1" name="SPI6LPEN" description="SPI6 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="7" size="1" name="I2C4LPEN" description="I2C4 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="9" size="1" name="LPTIM2LPEN" description="LPTIM2 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="10" size="1" name="LPTIM3LPEN" description="LPTIM3 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="11" size="1" name="LPTIM4LPEN" description="LPTIM4 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="12" size="1" name="LPTIM5LPEN" description="LPTIM5 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="14" size="1" name="COMP12LPEN" description="COMP1/2 peripheral clock enable during CSleep mode" />
      <BitField start="15" size="1" name="VREFLPEN" description="VREF peripheral clock enable during CSleep mode" />
      <BitField start="16" size="1" name="RTCAPBLPEN" description="RTC APB Clock Enable During CSleep Mode" />
      <BitField start="21" size="1" name="SAI4LPEN" description="SAI4 Peripheral Clocks Enable During CSleep Mode" />
      <BitField start="26" size="1" name="DTSLPEN" description="Digital temperature sensor peripheral clock enable during CSleep mode" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RNG" start="0x48021800" description="RNG">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="RNG control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="RNGEN" description="Random number generator enable" />
      <BitField start="3" size="1" name="IE" description="Interrupt enable" />
      <BitField start="5" size="1" name="CED" description="Clock error detection Note: The clock error detection can be used only when ck_rc48 or ck_pll1_q (ck_pll1_q = 48MHz) source is selected otherwise, CED bit must be equal to 1. The clock error detection cannot be enabled nor disabled on the fly when RNG peripheral is enabled, to enable or disable CED the RNG must be disabled." />
    </Register>
    <Register start="+0x4" size="0" name="SR" access="Read/Write" description="RNG status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DRDY" description="Data ready Note: If IE=1 in RNG_CR, an interrupt is generated when DRDY=1. It can rise when the peripheral is disabled. When the output buffer becomes empty (after reading RNG_DR), this bit returns to 0 until a new random value is generated." />
      <BitField start="1" size="1" name="CECS" description="Clock error current status Note: This bit is meaningless if CED (Clock error detection) bit in RNG_CR is equal to 1." />
      <BitField start="2" size="1" name="SECS" description="Seed error current status ** More than 64 consecutive bits at the same value (0 or 1) ** More than 32 consecutive alternances of 0 and 1 (0101010101...01)" />
      <BitField start="5" size="1" name="CEIS" description="Clock error interrupt status This bit is set at the same time as CECS. It is cleared by writing it to 0. An interrupt is pending if IE = 1 in the RNG_CR register. Note: This bit is meaningless if CED (Clock error detection) bit in RNG_CR is equal to 1." />
      <BitField start="6" size="1" name="SEIS" description="Seed error interrupt status This bit is set at the same time as SECS. It is cleared by writing it to 0. ** More than 64 consecutive bits at the same value (0 or 1) ** More than 32 consecutive alternances of 0 and 1 (0101010101...01) An interrupt is pending if IE = 1 in the RNG_CR register." />
    </Register>
    <Register start="+0x8" size="0" name="DR" access="ReadOnly" description="The RNG_DR register is a read-only register that delivers a 32-bit random value when read. The content of this register is valid when DRDY= 1, even if RNGEN=0." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RNDATA" description="Random data 32-bit random data which are valid when DRDY=1." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RTC" start="0x58004000" description="RTC">
    <Register start="+0x0" size="0" name="RTC_TR" access="Read/Write" description="The RTC_TR is the calendar time shadow register. This register must be written in initialization mode only. Refer to Calendar initialization and configuration on page9 and Reading the calendar on page10.This register is write protected. The write access procedure is described in RTC register write protection on page9." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SU" description="Second units in BCD format" />
      <BitField start="4" size="3" name="ST" description="Second tens in BCD format" />
      <BitField start="8" size="4" name="MNU" description="Minute units in BCD format" />
      <BitField start="12" size="3" name="MNT" description="Minute tens in BCD format" />
      <BitField start="16" size="4" name="HU" description="Hour units in BCD format" />
      <BitField start="20" size="2" name="HT" description="Hour tens in BCD format" />
      <BitField start="22" size="1" name="PM" description="AM/PM notation" />
    </Register>
    <Register start="+0x4" size="0" name="RTC_DR" access="Read/Write" description="The RTC_DR is the calendar date shadow register. This register must be written in initialization mode only. Refer to Calendar initialization and configuration on page9 and Reading the calendar on page10.This register is write protected. The write access procedure is described in RTC register write protection on page9." reset_value="0x00002101" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DU" description="Date units in BCD format" />
      <BitField start="4" size="2" name="DT" description="Date tens in BCD format" />
      <BitField start="8" size="4" name="MU" description="Month units in BCD format" />
      <BitField start="12" size="1" name="MT" description="Month tens in BCD format" />
      <BitField start="13" size="3" name="WDU" description="Week day units" />
      <BitField start="16" size="4" name="YU" description="Year units in BCD format" />
      <BitField start="20" size="4" name="YT" description="Year tens in BCD format" />
    </Register>
    <Register start="+0x8" size="0" name="RTC_CR" access="Read/Write" description="RTC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="WUCKSEL" description="Wakeup clock selection" />
      <BitField start="3" size="1" name="TSEDGE" description="Time-stamp event active edge TSE must be reset when TSEDGE is changed to avoid unwanted TSF setting." />
      <BitField start="4" size="1" name="REFCKON" description="RTC_REFIN reference clock detection enable (50 or 60Hz) Note: PREDIV_S must be 0x00FF." />
      <BitField start="5" size="1" name="BYPSHAD" description="Bypass the shadow registers Note: If the frequency of the APB clock is less than seven times the frequency of RTCCLK, BYPSHAD must be set to 1." />
      <BitField start="6" size="1" name="FMT" description="Hour format" />
      <BitField start="8" size="1" name="ALRAE" description="Alarm A enable" />
      <BitField start="9" size="1" name="ALRBE" description="Alarm B enable" />
      <BitField start="10" size="1" name="WUTE" description="Wakeup timer enable" />
      <BitField start="11" size="1" name="TSE" description="timestamp enable" />
      <BitField start="12" size="1" name="ALRAIE" description="Alarm A interrupt enable" />
      <BitField start="13" size="1" name="ALRBIE" description="Alarm B interrupt enable" />
      <BitField start="14" size="1" name="WUTIE" description="Wakeup timer interrupt enable" />
      <BitField start="15" size="1" name="TSIE" description="Time-stamp interrupt enable" />
      <BitField start="16" size="1" name="ADD1H" description="Add 1 hour (summer time change) When this bit is set outside initialization mode, 1 hour is added to the calendar time. This bit is always read as 0." />
      <BitField start="17" size="1" name="SUB1H" description="Subtract 1 hour (winter time change) When this bit is set outside initialization mode, 1 hour is subtracted to the calendar time if the current hour is not 0. This bit is always read as 0. Setting this bit has no effect when current hour is 0." />
      <BitField start="18" size="1" name="BKP" description="Backup This bit can be written by the user to memorize whether the daylight saving time change has been performed or not." />
      <BitField start="19" size="1" name="COSEL" description="Calibration output selection When COE=1, this bit selects which signal is output on RTC_CALIB. These frequencies are valid for RTCCLK at 32.768 kHz and prescalers at their default values (PREDIV_A=127 and PREDIV_S=255). Refer to Section24.3.15: Calibration clock output" />
      <BitField start="20" size="1" name="POL" description="Output polarity This bit is used to configure the polarity of RTC_ALARM output" />
      <BitField start="21" size="2" name="OSEL" description="Output selection These bits are used to select the flag to be routed to RTC_ALARM output" />
      <BitField start="23" size="1" name="COE" description="Calibration output enable This bit enables the RTC_CALIB output" />
      <BitField start="24" size="1" name="ITSE" description="timestamp on internal event enable" />
    </Register>
    <Register start="+0xC" size="0" name="RTC_ISR" access="Read/Write" description="This register is write protected (except for RTC_ISR[13:8] bits). The write access procedure is described in RTC register write protection on page9." reset_value="0x00000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ALRAWF" description="Alarm A write flag This bit is set by hardware when Alarm A values can be changed, after the ALRAE bit has been set to 0 in RTC_CR. It is cleared by hardware in initialization mode." />
      <BitField start="1" size="1" name="ALRBWF" description="Alarm B write flag This bit is set by hardware when Alarm B values can be changed, after the ALRBE bit has been set to 0 in RTC_CR. It is cleared by hardware in initialization mode." />
      <BitField start="2" size="1" name="WUTWF" description="Wakeup timer write flag This bit is set by hardware up to 2 RTCCLK cycles after the WUTE bit has been set to 0 in RTC_CR, and is cleared up to 2 RTCCLK cycles after the WUTE bit has been set to 1. The wakeup timer values can be changed when WUTE bit is cleared and WUTWF is set." />
      <BitField start="3" size="1" name="SHPF" description="Shift operation pending This flag is set by hardware as soon as a shift operation is initiated by a write to the RTC_SHIFTR register. It is cleared by hardware when the corresponding shift operation has been executed. Writing to the SHPF bit has no effect." />
      <BitField start="4" size="1" name="INITS" description="Initialization status flag This bit is set by hardware when the calendar year field is different from 0 (Backup domain reset state)." />
      <BitField start="5" size="1" name="RSF" description="Registers synchronization flag This bit is set by hardware each time the calendar registers are copied into the shadow registers (RTC_SSRx, RTC_TRx and RTC_DRx). This bit is cleared by hardware in initialization mode, while a shift operation is pending (SHPF=1), or when in bypass shadow register mode (BYPSHAD=1). This bit can also be cleared by software. It is cleared either by software or by hardware in initialization mode." />
      <BitField start="6" size="1" name="INITF" description="Initialization flag When this bit is set to 1, the RTC is in initialization state, and the time, date and prescaler registers can be updated." />
      <BitField start="7" size="1" name="INIT" description="Initialization mode" />
      <BitField start="8" size="1" name="ALRAF" description="Alarm A flag This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the Alarm A register (RTC_ALRMAR). This flag is cleared by software by writing 0." />
      <BitField start="9" size="1" name="ALRBF" description="Alarm B flag This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the Alarm B register (RTC_ALRMBR). This flag is cleared by software by writing 0." />
      <BitField start="10" size="1" name="WUTF" description="Wakeup timer flag This flag is set by hardware when the wakeup auto-reload counter reaches 0. This flag is cleared by software by writing 0. This flag must be cleared by software at least 1.5 RTCCLK periods before WUTF is set to 1 again." />
      <BitField start="11" size="1" name="TSF" description="Time-stamp flag This flag is set by hardware when a time-stamp event occurs. This flag is cleared by software by writing 0." />
      <BitField start="12" size="1" name="TSOVF" description="Time-stamp overflow flag This flag is set by hardware when a time-stamp event occurs while TSF is already set. This flag is cleared by software by writing 0. It is recommended to check and then clear TSOVF only after clearing the TSF bit. Otherwise, an overflow might not be noticed if a time-stamp event occurs immediately before the TSF bit is cleared." />
      <BitField start="13" size="1" name="TAMP1F" description="RTC_TAMP1 detection flag This flag is set by hardware when a tamper detection event is detected on the RTC_TAMP1 input. It is cleared by software writing 0" />
      <BitField start="14" size="1" name="TAMP2F" description="RTC_TAMP2 detection flag This flag is set by hardware when a tamper detection event is detected on the RTC_TAMP2 input. It is cleared by software writing 0" />
      <BitField start="15" size="1" name="TAMP3F" description="RTC_TAMP3 detection flag This flag is set by hardware when a tamper detection event is detected on the RTC_TAMP3 input. It is cleared by software writing 0" />
      <BitField start="16" size="1" name="RECALPF" description="Recalibration pending Flag The RECALPF status flag is automatically set to 1 when software writes to the RTC_CALR register, indicating that the RTC_CALR register is blocked. When the new calibration settings are taken into account, this bit returns to 0. Refer to Re-calibration on-the-fly." />
      <BitField start="17" size="1" name="ITSF" description="Internal tTime-stamp flag" />
    </Register>
    <Register start="+0x10" size="0" name="RTC_PRER" access="Read/Write" description="This register must be written in initialization mode only. The initialization must be performed in two separate write accesses. Refer to Calendar initialization and configuration on page9.This register is write protected. The write access procedure is described in RTC register write protection on page9." reset_value="0x007F00FF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="PREDIV_S" description="Synchronous prescaler factor This is the synchronous division factor: ck_spre frequency = ck_apre frequency/(PREDIV_S+1)" />
      <BitField start="16" size="7" name="PREDIV_A" description="Asynchronous prescaler factor This is the asynchronous division factor: ck_apre frequency = RTCCLK frequency/(PREDIV_A+1)" />
    </Register>
    <Register start="+0x14" size="0" name="RTC_WUTR" access="Read/Write" description="This register can be written only when WUTWF is set to 1 in RTC_ISR.This register is write protected. The write access procedure is described in RTC register write protection on page9." reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WUT" description="Wakeup auto-reload value bits When the wakeup timer is enabled (WUTE set to 1), the WUTF flag is set every (WUT[15:0] + 1) ck_wut cycles. The ck_wut period is selected through WUCKSEL[2:0] bits of the RTC_CR register When WUCKSEL[2] = 1, the wakeup timer becomes 17-bits and WUCKSEL[1] effectively becomes WUT[16] the most-significant bit to be reloaded into the timer. The first assertion of WUTF occurs (WUT+1) ck_wut cycles after WUTE is set. Setting WUT[15:0] to 0x0000 with WUCKSEL[2:0] =011 (RTCCLK/2) is forbidden." />
    </Register>
    <Register start="+0x1C" size="0" name="RTC_ALRMAR" access="Read/Write" description="This register can be written only when ALRAWF is set to 1 in RTC_ISR, or in initialization mode.This register is write protected. The write access procedure is described in RTC register write protection on page9." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SU" description="Second units in BCD format." />
      <BitField start="4" size="3" name="ST" description="Second tens in BCD format." />
      <BitField start="7" size="1" name="MSK1" description="Alarm A seconds mask" />
      <BitField start="8" size="4" name="MNU" description="Minute units in BCD format." />
      <BitField start="12" size="3" name="MNT" description="Minute tens in BCD format." />
      <BitField start="15" size="1" name="MSK2" description="Alarm A minutes mask" />
      <BitField start="16" size="4" name="HU" description="Hour units in BCD format." />
      <BitField start="20" size="2" name="HT" description="Hour tens in BCD format." />
      <BitField start="22" size="1" name="PM" description="AM/PM notation" />
      <BitField start="23" size="1" name="MSK3" description="Alarm A hours mask" />
      <BitField start="24" size="4" name="DU" description="Date units or day in BCD format." />
      <BitField start="28" size="2" name="DT" description="Date tens in BCD format." />
      <BitField start="30" size="1" name="WDSEL" description="Week day selection" />
      <BitField start="31" size="1" name="MSK4" description="Alarm A date mask" />
    </Register>
    <Register start="+0x20" size="0" name="RTC_ALRMBR" access="Read/Write" description="This register can be written only when ALRBWF is set to 1 in RTC_ISR, or in initialization mode.This register is write protected. The write access procedure is described in RTC register write protection on page9." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SU" description="Second units in BCD format" />
      <BitField start="4" size="3" name="ST" description="Second tens in BCD format" />
      <BitField start="7" size="1" name="MSK1" description="Alarm B seconds mask" />
      <BitField start="8" size="4" name="MNU" description="Minute units in BCD format" />
      <BitField start="12" size="3" name="MNT" description="Minute tens in BCD format" />
      <BitField start="15" size="1" name="MSK2" description="Alarm B minutes mask" />
      <BitField start="16" size="4" name="HU" description="Hour units in BCD format" />
      <BitField start="20" size="2" name="HT" description="Hour tens in BCD format" />
      <BitField start="22" size="1" name="PM" description="AM/PM notation" />
      <BitField start="23" size="1" name="MSK3" description="Alarm B hours mask" />
      <BitField start="24" size="4" name="DU" description="Date units or day in BCD format" />
      <BitField start="28" size="2" name="DT" description="Date tens in BCD format" />
      <BitField start="30" size="1" name="WDSEL" description="Week day selection" />
      <BitField start="31" size="1" name="MSK4" description="Alarm B date mask" />
    </Register>
    <Register start="+0x24" size="0" name="RTC_WPR" access="WriteOnly" description="RTC write protection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="KEY" description="Write protection key This byte is written by software. Reading this byte always returns 0x00. Refer to RTC register write protection for a description of how to unlock RTC register write protection." />
    </Register>
    <Register start="+0x28" size="0" name="RTC_SSR" access="ReadOnly" description="RTC sub second register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SS" description="Sub second value SS[15:0] is the value in the synchronous prescaler counter. The fraction of a second is given by the formula below: Second fraction = (PREDIV_S - SS) / (PREDIV_S + 1) Note: SS can be larger than PREDIV_S only after a shift operation. In that case, the correct time/date is one second less than as indicated by RTC_TR/RTC_DR." />
    </Register>
    <Register start="+0x2C" size="0" name="RTC_SHIFTR" access="WriteOnly" description="This register is write protected. The write access procedure is described in RTC register write protection on page9." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="SUBFS" description="Subtract a fraction of a second These bits are write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF=1, in RTC_ISR). The value which is written to SUBFS is added to the synchronous prescaler counter. Since this counter counts down, this operation effectively subtracts from (delays) the clock by: Delay (seconds) = SUBFS / (PREDIV_S + 1) A fraction of a second can effectively be added to the clock (advancing the clock) when the ADD1S function is used in conjunction with SUBFS, effectively advancing the clock by: Advance (seconds) = (1 - (SUBFS / (PREDIV_S + 1))). Note: Writing to SUBFS causes RSF to be cleared. Software can then wait until RSF=1 to be sure that the shadow registers have been updated with the shifted time." />
      <BitField start="31" size="1" name="ADD1S" description="Add one second This bit is write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF=1, in RTC_ISR). This function is intended to be used with SUBFS (see description below) in order to effectively add a fraction of a second to the clock in an atomic operation." />
    </Register>
    <Register start="+0x30" size="0" name="RTC_TSTR" access="ReadOnly" description="The content of this register is valid only when TSF is set to 1 in RTC_ISR. It is cleared when TSF bit is reset." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SU" description="Second units in BCD format." />
      <BitField start="4" size="3" name="ST" description="Second tens in BCD format." />
      <BitField start="8" size="4" name="MNU" description="Minute units in BCD format." />
      <BitField start="12" size="3" name="MNT" description="Minute tens in BCD format." />
      <BitField start="16" size="4" name="HU" description="Hour units in BCD format." />
      <BitField start="20" size="2" name="HT" description="Hour tens in BCD format." />
      <BitField start="22" size="1" name="PM" description="AM/PM notation" />
    </Register>
    <Register start="+0x34" size="0" name="RTC_TSDR" access="ReadOnly" description="The content of this register is valid only when TSF is set to 1 in RTC_ISR. It is cleared when TSF bit is reset." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DU" description="Date units in BCD format" />
      <BitField start="4" size="2" name="DT" description="Date tens in BCD format" />
      <BitField start="8" size="4" name="MU" description="Month units in BCD format" />
      <BitField start="12" size="1" name="MT" description="Month tens in BCD format" />
      <BitField start="13" size="3" name="WDU" description="Week day units" />
    </Register>
    <Register start="+0x38" size="0" name="RTC_TSSSR" access="ReadOnly" description="The content of this register is valid only when RTC_ISR/TSF is set. It is cleared when the RTC_ISR/TSF bit is reset." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SS" description="Sub second value SS[15:0] is the value of the synchronous prescaler counter when the timestamp event occurred." />
    </Register>
    <Register start="+0x3C" size="0" name="RTC_CALR" access="Read/Write" description="This register is write protected. The write access procedure is described in RTC register write protection on page9." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CALM" description="Calibration minus The frequency of the calendar is reduced by masking CALM out of 220 RTCCLK pulses (32 seconds if the input frequency is 32768 Hz). This decreases the frequency of the calendar with a resolution of 0.9537 ppm. To increase the frequency of the calendar, this feature should be used in conjunction with CALP. See Section24.3.12: RTC smooth digital calibration on page13." />
      <BitField start="13" size="1" name="CALW16" description="Use a 16-second calibration cycle period When CALW16 is set to 1, the 16-second calibration cycle period is selected.This bit must not be set to 1 if CALW8=1. Note: CALM[0] is stuck at 0 when CALW16= 1. Refer to Section24.3.12: RTC smooth digital calibration." />
      <BitField start="14" size="1" name="CALW8" description="Use an 8-second calibration cycle period When CALW8 is set to 1, the 8-second calibration cycle period is selected. Note: CALM[1:0] are stuck at 00; when CALW8= 1. Refer to Section24.3.12: RTC smooth digital calibration." />
      <BitField start="15" size="1" name="CALP" description="Increase frequency of RTC by 488.5 ppm This feature is intended to be used in conjunction with CALM, which lowers the frequency of the calendar with a fine resolution. if the input frequency is 32768 Hz, the number of RTCCLK pulses added during a 32-second window is calculated as follows: (512 * CALP) - CALM. Refer to Section24.3.12: RTC smooth digital calibration." />
    </Register>
    <Register start="+0x40" size="0" name="RTC_TAMPCR" access="Read/Write" description="RTC tamper and alternate function configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TAMP1E" description="RTC_TAMP1 input detection enable" />
      <BitField start="1" size="1" name="TAMP1TRG" description="Active level for RTC_TAMP1 input If TAMPFLT != 00 if TAMPFLT = 00:" />
      <BitField start="2" size="1" name="TAMPIE" description="Tamper interrupt enable" />
      <BitField start="3" size="1" name="TAMP2E" description="RTC_TAMP2 input detection enable" />
      <BitField start="4" size="1" name="TAMP2TRG" description="Active level for RTC_TAMP2 input if TAMPFLT != 00: if TAMPFLT = 00:" />
      <BitField start="5" size="1" name="TAMP3E" description="RTC_TAMP3 detection enable" />
      <BitField start="6" size="1" name="TAMP3TRG" description="Active level for RTC_TAMP3 input if TAMPFLT != 00: if TAMPFLT = 00:" />
      <BitField start="7" size="1" name="TAMPTS" description="Activate timestamp on tamper detection event TAMPTS is valid even if TSE=0 in the RTC_CR register." />
      <BitField start="8" size="3" name="TAMPFREQ" description="Tamper sampling frequency Determines the frequency at which each of the RTC_TAMPx inputs are sampled." />
      <BitField start="11" size="2" name="TAMPFLT" description="RTC_TAMPx filter count These bits determines the number of consecutive samples at the specified level (TAMP*TRG) needed to activate a Tamper event. TAMPFLT is valid for each of the RTC_TAMPx inputs." />
      <BitField start="13" size="2" name="TAMPPRCH" description="RTC_TAMPx precharge duration These bit determines the duration of time during which the pull-up/is activated before each sample. TAMPPRCH is valid for each of the RTC_TAMPx inputs." />
      <BitField start="15" size="1" name="TAMPPUDIS" description="RTC_TAMPx pull-up disable This bit determines if each of the RTC_TAMPx pins are pre-charged before each sample." />
      <BitField start="16" size="1" name="TAMP1IE" description="Tamper 1 interrupt enable" />
      <BitField start="17" size="1" name="TAMP1NOERASE" description="Tamper 1 no erase" />
      <BitField start="18" size="1" name="TAMP1MF" description="Tamper 1 mask flag" />
      <BitField start="19" size="1" name="TAMP2IE" description="Tamper 2 interrupt enable" />
      <BitField start="20" size="1" name="TAMP2NOERASE" description="Tamper 2 no erase" />
      <BitField start="21" size="1" name="TAMP2MF" description="Tamper 2 mask flag" />
      <BitField start="22" size="1" name="TAMP3IE" description="Tamper 3 interrupt enable" />
      <BitField start="23" size="1" name="TAMP3NOERASE" description="Tamper 3 no erase" />
      <BitField start="24" size="1" name="TAMP3MF" description="Tamper 3 mask flag" />
    </Register>
    <Register start="+0x44" size="0" name="RTC_ALRMASSR" access="Read/Write" description="This register can be written only when ALRAE is reset in RTC_CR register, or in initialization mode.This register is write protected. The write access procedure is described in RTC register write protection on page9" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="SS" description="Sub seconds value This value is compared with the contents of the synchronous prescaler counter to determine if Alarm A is to be activated. Only bits 0 up MASKSS-1 are compared." />
      <BitField start="24" size="4" name="MASKSS" description="Mask the most-significant bits starting at this bit ... The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation." />
    </Register>
    <Register start="+0x48" size="0" name="RTC_ALRMBSSR" access="Read/Write" description="This register can be written only when ALRBE is reset in RTC_CR register, or in initialization mode.This register is write protected.The write access procedure is described in Section: RTC register write protection." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="SS" description="Sub seconds value This value is compared with the contents of the synchronous prescaler counter to determine if Alarm B is to be activated. Only bits 0 up to MASKSS-1 are compared." />
      <BitField start="24" size="4" name="MASKSS" description="Mask the most-significant bits starting at this bit ... The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation." />
    </Register>
    <Register start="+0x50" size="0" name="RTC_BKP0R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0x54" size="0" name="RTC_BKP1R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0x58" size="0" name="RTC_BKP2R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0x5C" size="0" name="RTC_BKP3R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0x60" size="0" name="RTC_BKP4R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0x64" size="0" name="RTC_BKP5R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0x68" size="0" name="RTC_BKP6R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0x6C" size="0" name="RTC_BKP7R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0x70" size="0" name="RTC_BKP8R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0x74" size="0" name="RTC_BKP9R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0x78" size="0" name="RTC_BKP10R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0x7C" size="0" name="RTC_BKP11R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0x80" size="0" name="RTC_BKP12R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0x84" size="0" name="RTC_BKP13R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0x88" size="0" name="RTC_BKP14R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0x8C" size="0" name="RTC_BKP15R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0x4C" size="0" name="RTC_OR" access="Read/Write" description="RTC option register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RTC_ALARM_TYPE" description="RTC_ALARM output type on PC13" />
      <BitField start="1" size="1" name="RTC_OUT_RMP" description="RTC_OUT remap" />
    </Register>
    <Register start="+0x90" size="0" name="RTC_BKP16R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0x94" size="0" name="RTC_BKP17R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0x98" size="0" name="RTC_BKP18R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0x9C" size="0" name="RTC_BKP19R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0xA0" size="0" name="RTC_BKP20R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0xA4" size="0" name="RTC_BKP21R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0xA8" size="0" name="RTC_BKP22R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0xAC" size="0" name="RTC_BKP23R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0xB0" size="0" name="RTC_BKP24R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0xB4" size="0" name="RTC_BKP25R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0xB8" size="0" name="RTC_BKP26R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0xBC" size="0" name="RTC_BKP27R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0xC0" size="0" name="RTC_BKP28R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0xC4" size="0" name="RTC_BKP29R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0xC8" size="0" name="RTC_BKP30R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
    <Register start="+0xCC" size="0" name="RTC_BKP31R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SAI1" start="0x40015800" description="SAI">
    <Register start="+0x0" size="0" name="SAI_GCR" access="Read/Write" description="Global configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SYNCIN" description="Synchronization inputs" />
      <BitField start="4" size="2" name="SYNCOUT" description="Synchronization outputs These bits are set and cleared by software." />
    </Register>
    <Register start="+0x4" size="0" name="SAI_ACR1" access="Read/Write" description="Configuration register 1" reset_value="0x00000040" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE" description="SAIx audio block mode immediately" />
      <BitField start="2" size="2" name="PRTCFG" description="Protocol configuration. These bits are set and cleared by software. These bits have to be configured when the audio block is disabled." />
      <BitField start="5" size="3" name="DS" description="Data size. These bits are set and cleared by software. These bits are ignored when the SPDIF protocols are selected (bit PRTCFG[1:0]), because the frame and the data size are fixed in such case. When the companding mode is selected through COMP[1:0] bits, DS[1:0] are ignored since the data size is fixed to 8 bits by the algorithm. These bits must be configured when the audio block is disabled." />
      <BitField start="8" size="1" name="LSBFIRST" description="Least significant bit first. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in AC97 audio protocol since AC97 data are always transferred with the MSB first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are always transferred with LSB first." />
      <BitField start="9" size="1" name="CKSTR" description="Clock strobing edge. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in SPDIF audio protocol." />
      <BitField start="10" size="2" name="SYNCEN" description="Synchronization enable. These bits are set and cleared by software. They must be configured when the audio sub-block is disabled. Note: The audio sub-block should be configured as asynchronous when SPDIF mode is enabled." />
      <BitField start="12" size="1" name="MONO" description="Mono mode. This bit is set and cleared by software. It is meaningful only when the number of slots is equal to 2. When the mono mode is selected, slot 0 data are duplicated on slot 1 when the audio block operates as a transmitter. In reception mode, the slot1 is discarded and only the data received from slot 0 are stored. Refer to Section: Mono/stereo mode for more details." />
      <BitField start="13" size="1" name="OUTDRIV" description="Output drive. This bit is set and cleared by software. Note: This bit has to be set before enabling the audio block and after the audio block configuration." />
      <BitField start="16" size="1" name="SAIXEN" description="Audio block enable where x is A or B. This bit is set by software. To switch off the audio block, the application software must program this bit to 0 and poll the bit till it reads back 0, meaning that the block is completely disabled. Before setting this bit to 1, check that it is set to 0, otherwise the enable command will not be taken into account. This bit allows to control the state of SAIx audio block. If it is disabled when an audio frame transfer is ongoing, the ongoing transfer completes and the cell is fully disabled at the end of this audio frame transfer. Note: When SAIx block is configured in master mode, the clock must be present on the input of SAIx before setting SAIXEN bit." />
      <BitField start="17" size="1" name="DMAEN" description="DMA enable. This bit is set and cleared by software. Note: Since the audio block defaults to operate as a transmitter after reset, the MODE[1:0] bits must be configured before setting DMAEN to avoid a DMA request in receiver mode." />
      <BitField start="19" size="1" name="NOMCK" description="No divider" />
      <BitField start="20" size="4" name="MCKDIV" description="Master clock divider. These bits are set and cleared by software. These bits are meaningless when the audio block operates in slave mode. They have to be configured when the audio block is disabled. Others: the master clock frequency is calculated accordingly to the following formula:" />
      <BitField start="26" size="1" name="OSR" description="Oversampling ratio for master clock" />
    </Register>
    <Register start="+0x8" size="0" name="SAI_ACR2" access="Read/Write" description="Configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FTH" description="FIFO threshold. This bit is set and cleared by software." />
      <BitField start="3" size="1" name="FFLUSH" description="FIFO flush. This bit is set by software. It is always read as 0. This bit should be configured when the SAI is disabled." />
      <BitField start="4" size="1" name="TRIS" description="Tristate management on data line. This bit is set and cleared by software. It is meaningful only if the audio block is configured as a transmitter. This bit is not used when the audio block is configured in SPDIF mode. It should be configured when SAI is disabled. Refer to Section: Output data line management on an inactive slot for more details." />
      <BitField start="5" size="1" name="MUTE" description="Mute. This bit is set and cleared by software. It is meaningful only when the audio block operates as a transmitter. The MUTE value is linked to value of MUTEVAL if the number of slots is lower or equal to 2, or equal to 0 if it is greater than 2. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks." />
      <BitField start="6" size="1" name="MUTEVAL" description="Mute value. This bit is set and cleared by software.It must be written before enabling the audio block: SAIXEN. This bit is meaningful only when the audio block operates as a transmitter, the number of slots is lower or equal to 2 and the MUTE bit is set. If more slots are declared, the bit value sent during the transmission in mute mode is equal to 0, whatever the value of MUTEVAL. if the number of slot is lower or equal to 2 and MUTEVAL = 1, the MUTE value transmitted for each slot is the one sent during the previous frame. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks." />
      <BitField start="7" size="6" name="MUTECNT" description="Mute counter. These bits are set and cleared by software. They are used only in reception mode. The value set in these bits is compared to the number of consecutive mute frames detected in reception. When the number of mute frames is equal to this value, the flag MUTEDET will be set and an interrupt will be generated if bit MUTEDETIE is set. Refer to Section: Mute mode for more details." />
      <BitField start="13" size="1" name="CPL" description="Complement bit. This bit is set and cleared by software. It defines the type of complement to be used for companding mode Note: This bit has effect only when the companding mode is -Law algorithm or A-Law algorithm." />
      <BitField start="14" size="2" name="COMP" description="Companding mode. These bits are set and cleared by software. The -Law and the A-Law log are a part of the CCITT G.711 recommendation, the type of complement that will be used depends on CPL bit. The data expansion or data compression are determined by the state of bit MODE[0]. The data compression is applied if the audio block is configured as a transmitter. The data expansion is automatically applied when the audio block is configured as a receiver. Refer to Section: Companding mode for more details. Note: Companding mode is applicable only when TDM is selected." />
    </Register>
    <Register start="+0xC" size="0" name="SAI_AFRCR" access="Read/Write" description="This register has no meaning in AC97 and SPDIF audio protocol" reset_value="0x00000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FRL" description="Frame length. These bits are set and cleared by software. They define the audio frame length expressed in number of SCK clock cycles: the number of bits in the frame is equal to FRL[7:0] + 1. The minimum number of bits to transfer in an audio frame must be equal to 8, otherwise the audio block will behaves in an unexpected way. This is the case when the data size is 8 bits and only one slot 0 is defined in NBSLOT[4:0] of SAI_xSLOTR register (NBSLOT[3:0] = 0000). In master mode, if the master clock (available on MCLK_x pin) is used, the frame length should be aligned with a number equal to a power of 2, ranging from 8 to 256. When the master clock is not used (NODIV = 1), it is recommended to program the frame length to an value ranging from 8 to 256. These bits are meaningless and are not used in AC97 or SPDIF audio block configuration." />
      <BitField start="8" size="7" name="FSALL" description="Frame synchronization active level length. These bits are set and cleared by software. They specify the length in number of bit clock (SCK) + 1 (FSALL[6:0] + 1) of the active level of the FS signal in the audio frame These bits are meaningless and are not used in AC97 or SPDIF audio block configuration. They must be configured when the audio block is disabled." />
      <BitField start="16" size="1" name="FSDEF" description="Frame synchronization definition. This bit is set and cleared by software. When the bit is set, the number of slots defined in the SAI_xSLOTR register has to be even. It means that half of this number of slots will be dedicated to the left channel and the other slots for the right channel (e.g: this bit has to be set for I2S or MSB/LSB-justified protocols...). This bit is meaningless and is not used in AC97 or SPDIF audio block configuration. It must be configured when the audio block is disabled." />
      <BitField start="17" size="1" name="FSPOL" description="Frame synchronization polarity. This bit is set and cleared by software. It is used to configure the level of the start of frame on the FS signal. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled." />
      <BitField start="18" size="1" name="FSOFF" description="Frame synchronization offset. This bit is set and cleared by software. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled." />
    </Register>
    <Register start="+0x10" size="0" name="SAI_ASLOTR" access="Read/Write" description="This register has no meaning in AC97 and SPDIF audio protocol" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FBOFF" description="First bit offset These bits are set and cleared by software. The value set in this bitfield defines the position of the first data transfer bit in the slot. It represents an offset value. In transmission mode, the bits outside the data field are forced to 0. In reception mode, the extra received bits are discarded. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="6" size="2" name="SLOTSZ" description="Slot size This bits is set and cleared by software. The slot size must be higher or equal to the data size. If this condition is not respected, the behavior of the SAI will be undetermined. Refer to Section: Output data line management on an inactive slot for information on how to drive SD line. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="8" size="4" name="NBSLOT" description="Number of slots in an audio frame. These bits are set and cleared by software. The value set in this bitfield represents the number of slots + 1 in the audio frame (including the number of inactive slots). The maximum number of slots is 16. The number of slots should be even if FSDEF bit in the SAI_xFRCR register is set. The number of slots must be configured when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="16" size="16" name="SLOTEN" description="Slot enable. These bits are set and cleared by software. Each SLOTEN bit corresponds to a slot position from 0 to 15 (maximum 16 slots). The slot must be enabled when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
    </Register>
    <Register start="+0x14" size="0" name="SAI_AIM" access="Read/Write" description="Interrupt mask register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDRIE" description="Overrun/underrun interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set." />
      <BitField start="1" size="1" name="MUTEDETIE" description="Mute detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set. This bit has a meaning only if the audio block is configured in receiver mode." />
      <BitField start="2" size="1" name="WCKCFGIE" description="Wrong clock configuration interrupt enable. This bit is set and cleared by software. This bit is taken into account only if the audio block is configured as a master (MODE[1] = 0) and NODIV = 0. It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set. Note: This bit is used only in TDM mode and is meaningless in other modes." />
      <BitField start="3" size="1" name="FREQIE" description="FIFO request interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set. Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be configured before setting FREQIE to avoid a parasitic interruption in receiver mode," />
      <BitField start="4" size="1" name="CNRDYIE" description="Codec not ready interrupt enable (AC97). This bit is set and cleared by software. When the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC97 frame if the Codec connected to this line is ready or not. If it is not ready, the CNRDY flag in the SAI_xSR register is set and an interruption i generated. This bit has a meaning only if the AC97 mode is selected through PRTCFG[1:0] bits and the audio block is operates as a receiver." />
      <BitField start="5" size="1" name="AFSDETIE" description="Anticipated frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the AFSDET bit in the SAI_xSR register is set. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master." />
      <BitField start="6" size="1" name="LFSDETIE" description="Late frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the LFSDET bit is set in the SAI_xSR register. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master." />
    </Register>
    <Register start="+0x18" size="0" name="SAI_ASR" access="ReadOnly" description="Status register" reset_value="0x00000008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDR" description="Overrun / underrun. This bit is read only. The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register." />
      <BitField start="1" size="1" name="MUTEDET" description="Mute detection. This bit is read only. This flag is set if consecutive 0 values are received in each slot of a given audio frame and for a consecutive number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register). It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets bit CMUTEDET in the SAI_xCLRFR register." />
      <BitField start="2" size="1" name="WCKCFG" description="Wrong clock configuration flag. This bit is read only. This bit is used only when the audio block operates in master mode (MODE[1] = 0) and NODIV = 0. It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register. This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register." />
      <BitField start="3" size="1" name="FREQ" description="FIFO request. This bit is read only. The request depends on the audio block configuration: If the block is configured in transmission mode, the FIFO request is related to a write request operation in the SAI_xDR. If the block configured in reception, the FIFO request related to a read request operation from the SAI_xDR. This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register." />
      <BitField start="4" size="1" name="CNRDY" description="Codec not ready. This bit is read only. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register and configured in receiver mode. It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register. This flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR register." />
      <BitField start="5" size="1" name="AFSDET" description="Anticipated frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97or SPDIF mode. It can generate an interrupt if AFSDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets CAFSDET bit in SAI_xCLRFR register." />
      <BitField start="6" size="1" name="LFSDET" description="Late frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97 or SPDIF mode. It can generate an interrupt if LFSDETIE bit is set in the SAI_xIM register. This flag is cleared when the software sets bit CLFSDET in SAI_xCLRFR register" />
      <BitField start="16" size="3" name="FLVL" description="FIFO level threshold. This bit is read only. The FIFO level threshold flag is managed only by hardware and its setting depends on SAI block configuration (transmitter or receiver mode). If the SAI block is configured as transmitter: If SAI block is configured as receiver:" />
    </Register>
    <Register start="+0x1C" size="0" name="SAI_ACLRFR" access="WriteOnly" description="Clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COVRUDR" description="Clear overrun / underrun. This bit is write only. Programming this bit to 1 clears the OVRUDR flag in the SAI_xSR register. Reading this bit always returns the value 0." />
      <BitField start="1" size="1" name="CMUTEDET" description="Mute detection flag. This bit is write only. Programming this bit to 1 clears the MUTEDET flag in the SAI_xSR register. Reading this bit always returns the value 0." />
      <BitField start="2" size="1" name="CWCKCFG" description="Clear wrong clock configuration flag. This bit is write only. Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register. This bit is used only when the audio block is set as master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1 register. Reading this bit always returns the value 0." />
      <BitField start="4" size="1" name="CCNRDY" description="Clear Codec not ready flag. This bit is write only. Programming this bit to 1 clears the CNRDY flag in the SAI_xSR register. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register. Reading this bit always returns the value 0." />
      <BitField start="5" size="1" name="CAFSDET" description="Clear anticipated frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the AFSDET flag in the SAI_xSR register. It is not used in AC97or SPDIF mode. Reading this bit always returns the value 0." />
      <BitField start="6" size="1" name="CLFSDET" description="Clear late frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the LFSDET flag in the SAI_xSR register. This bit is not used in AC97or SPDIF mode Reading this bit always returns the value 0." />
    </Register>
    <Register start="+0x20" size="0" name="SAI_ADR" access="Read/Write" description="Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data A write to this register loads the FIFO provided the FIFO is not full. A read from this register empties the FIFO if the FIFO is not empty." />
    </Register>
    <Register start="+0x24" size="0" name="SAI_BCR1" access="Read/Write" description="Configuration register 1" reset_value="0x00000040" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE" description="SAIx audio block mode immediately" />
      <BitField start="2" size="2" name="PRTCFG" description="Protocol configuration. These bits are set and cleared by software. These bits have to be configured when the audio block is disabled." />
      <BitField start="5" size="3" name="DS" description="Data size. These bits are set and cleared by software. These bits are ignored when the SPDIF protocols are selected (bit PRTCFG[1:0]), because the frame and the data size are fixed in such case. When the companding mode is selected through COMP[1:0] bits, DS[1:0] are ignored since the data size is fixed to 8 bits by the algorithm. These bits must be configured when the audio block is disabled." />
      <BitField start="8" size="1" name="LSBFIRST" description="Least significant bit first. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in AC97 audio protocol since AC97 data are always transferred with the MSB first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are always transferred with LSB first." />
      <BitField start="9" size="1" name="CKSTR" description="Clock strobing edge. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in SPDIF audio protocol." />
      <BitField start="10" size="2" name="SYNCEN" description="Synchronization enable. These bits are set and cleared by software. They must be configured when the audio sub-block is disabled. Note: The audio sub-block should be configured as asynchronous when SPDIF mode is enabled." />
      <BitField start="12" size="1" name="MONO" description="Mono mode. This bit is set and cleared by software. It is meaningful only when the number of slots is equal to 2. When the mono mode is selected, slot 0 data are duplicated on slot 1 when the audio block operates as a transmitter. In reception mode, the slot1 is discarded and only the data received from slot 0 are stored. Refer to Section: Mono/stereo mode for more details." />
      <BitField start="13" size="1" name="OUTDRIV" description="Output drive. This bit is set and cleared by software. Note: This bit has to be set before enabling the audio block and after the audio block configuration." />
      <BitField start="16" size="1" name="SAIXEN" description="Audio block enable where x is A or B. This bit is set by software. To switch off the audio block, the application software must program this bit to 0 and poll the bit till it reads back 0, meaning that the block is completely disabled. Before setting this bit to 1, check that it is set to 0, otherwise the enable command will not be taken into account. This bit allows to control the state of SAIx audio block. If it is disabled when an audio frame transfer is ongoing, the ongoing transfer completes and the cell is fully disabled at the end of this audio frame transfer. Note: When SAIx block is configured in master mode, the clock must be present on the input of SAIx before setting SAIXEN bit." />
      <BitField start="17" size="1" name="DMAEN" description="DMA enable. This bit is set and cleared by software. Note: Since the audio block defaults to operate as a transmitter after reset, the MODE[1:0] bits must be configured before setting DMAEN to avoid a DMA request in receiver mode." />
      <BitField start="19" size="1" name="NOMCK" description="No divider" />
      <BitField start="20" size="4" name="MCKDIV" description="Master clock divider. These bits are set and cleared by software. These bits are meaningless when the audio block operates in slave mode. They have to be configured when the audio block is disabled. Others: the master clock frequency is calculated accordingly to the following formula:" />
      <BitField start="26" size="1" name="OSR" description="Oversampling ratio for master clock" />
    </Register>
    <Register start="+0x28" size="0" name="SAI_BCR2" access="Read/Write" description="Configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FTH" description="FIFO threshold. This bit is set and cleared by software." />
      <BitField start="3" size="1" name="FFLUSH" description="FIFO flush. This bit is set by software. It is always read as 0. This bit should be configured when the SAI is disabled." />
      <BitField start="4" size="1" name="TRIS" description="Tristate management on data line. This bit is set and cleared by software. It is meaningful only if the audio block is configured as a transmitter. This bit is not used when the audio block is configured in SPDIF mode. It should be configured when SAI is disabled. Refer to Section: Output data line management on an inactive slot for more details." />
      <BitField start="5" size="1" name="MUTE" description="Mute. This bit is set and cleared by software. It is meaningful only when the audio block operates as a transmitter. The MUTE value is linked to value of MUTEVAL if the number of slots is lower or equal to 2, or equal to 0 if it is greater than 2. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks." />
      <BitField start="6" size="1" name="MUTEVAL" description="Mute value. This bit is set and cleared by software.It must be written before enabling the audio block: SAIXEN. This bit is meaningful only when the audio block operates as a transmitter, the number of slots is lower or equal to 2 and the MUTE bit is set. If more slots are declared, the bit value sent during the transmission in mute mode is equal to 0, whatever the value of MUTEVAL. if the number of slot is lower or equal to 2 and MUTEVAL = 1, the MUTE value transmitted for each slot is the one sent during the previous frame. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks." />
      <BitField start="7" size="6" name="MUTECNT" description="Mute counter. These bits are set and cleared by software. They are used only in reception mode. The value set in these bits is compared to the number of consecutive mute frames detected in reception. When the number of mute frames is equal to this value, the flag MUTEDET will be set and an interrupt will be generated if bit MUTEDETIE is set. Refer to Section: Mute mode for more details." />
      <BitField start="13" size="1" name="CPL" description="Complement bit. This bit is set and cleared by software. It defines the type of complement to be used for companding mode Note: This bit has effect only when the companding mode is -Law algorithm or A-Law algorithm." />
      <BitField start="14" size="2" name="COMP" description="Companding mode. These bits are set and cleared by software. The -Law and the A-Law log are a part of the CCITT G.711 recommendation, the type of complement that will be used depends on CPL bit. The data expansion or data compression are determined by the state of bit MODE[0]. The data compression is applied if the audio block is configured as a transmitter. The data expansion is automatically applied when the audio block is configured as a receiver. Refer to Section: Companding mode for more details. Note: Companding mode is applicable only when TDM is selected." />
    </Register>
    <Register start="+0x2C" size="0" name="SAI_BFRCR" access="Read/Write" description="This register has no meaning in AC97 and SPDIF audio protocol" reset_value="0x00000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FRL" description="Frame length. These bits are set and cleared by software. They define the audio frame length expressed in number of SCK clock cycles: the number of bits in the frame is equal to FRL[7:0] + 1. The minimum number of bits to transfer in an audio frame must be equal to 8, otherwise the audio block will behaves in an unexpected way. This is the case when the data size is 8 bits and only one slot 0 is defined in NBSLOT[4:0] of SAI_xSLOTR register (NBSLOT[3:0] = 0000). In master mode, if the master clock (available on MCLK_x pin) is used, the frame length should be aligned with a number equal to a power of 2, ranging from 8 to 256. When the master clock is not used (NODIV = 1), it is recommended to program the frame length to an value ranging from 8 to 256. These bits are meaningless and are not used in AC97 or SPDIF audio block configuration." />
      <BitField start="8" size="7" name="FSALL" description="Frame synchronization active level length. These bits are set and cleared by software. They specify the length in number of bit clock (SCK) + 1 (FSALL[6:0] + 1) of the active level of the FS signal in the audio frame These bits are meaningless and are not used in AC97 or SPDIF audio block configuration. They must be configured when the audio block is disabled." />
      <BitField start="16" size="1" name="FSDEF" description="Frame synchronization definition. This bit is set and cleared by software. When the bit is set, the number of slots defined in the SAI_xSLOTR register has to be even. It means that half of this number of slots will be dedicated to the left channel and the other slots for the right channel (e.g: this bit has to be set for I2S or MSB/LSB-justified protocols...). This bit is meaningless and is not used in AC97 or SPDIF audio block configuration. It must be configured when the audio block is disabled." />
      <BitField start="17" size="1" name="FSPOL" description="Frame synchronization polarity. This bit is set and cleared by software. It is used to configure the level of the start of frame on the FS signal. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled." />
      <BitField start="18" size="1" name="FSOFF" description="Frame synchronization offset. This bit is set and cleared by software. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled." />
    </Register>
    <Register start="+0x30" size="0" name="SAI_BSLOTR" access="Read/Write" description="This register has no meaning in AC97 and SPDIF audio protocol" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FBOFF" description="First bit offset These bits are set and cleared by software. The value set in this bitfield defines the position of the first data transfer bit in the slot. It represents an offset value. In transmission mode, the bits outside the data field are forced to 0. In reception mode, the extra received bits are discarded. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="6" size="2" name="SLOTSZ" description="Slot size This bits is set and cleared by software. The slot size must be higher or equal to the data size. If this condition is not respected, the behavior of the SAI will be undetermined. Refer to Section: Output data line management on an inactive slot for information on how to drive SD line. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="8" size="4" name="NBSLOT" description="Number of slots in an audio frame. These bits are set and cleared by software. The value set in this bitfield represents the number of slots + 1 in the audio frame (including the number of inactive slots). The maximum number of slots is 16. The number of slots should be even if FSDEF bit in the SAI_xFRCR register is set. The number of slots must be configured when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="16" size="16" name="SLOTEN" description="Slot enable. These bits are set and cleared by software. Each SLOTEN bit corresponds to a slot position from 0 to 15 (maximum 16 slots). The slot must be enabled when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
    </Register>
    <Register start="+0x34" size="0" name="SAI_BIM" access="Read/Write" description="Interrupt mask register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDRIE" description="Overrun/underrun interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set." />
      <BitField start="1" size="1" name="MUTEDETIE" description="Mute detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set. This bit has a meaning only if the audio block is configured in receiver mode." />
      <BitField start="2" size="1" name="WCKCFGIE" description="Wrong clock configuration interrupt enable. This bit is set and cleared by software. This bit is taken into account only if the audio block is configured as a master (MODE[1] = 0) and NODIV = 0. It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set. Note: This bit is used only in TDM mode and is meaningless in other modes." />
      <BitField start="3" size="1" name="FREQIE" description="FIFO request interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set. Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be configured before setting FREQIE to avoid a parasitic interruption in receiver mode," />
      <BitField start="4" size="1" name="CNRDYIE" description="Codec not ready interrupt enable (AC97). This bit is set and cleared by software. When the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC97 frame if the Codec connected to this line is ready or not. If it is not ready, the CNRDY flag in the SAI_xSR register is set and an interruption i generated. This bit has a meaning only if the AC97 mode is selected through PRTCFG[1:0] bits and the audio block is operates as a receiver." />
      <BitField start="5" size="1" name="AFSDETIE" description="Anticipated frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the AFSDET bit in the SAI_xSR register is set. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master." />
      <BitField start="6" size="1" name="LFSDETIE" description="Late frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the LFSDET bit is set in the SAI_xSR register. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master." />
    </Register>
    <Register start="+0x38" size="0" name="SAI_BSR" access="ReadOnly" description="Status register" reset_value="0x00000008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDR" description="Overrun / underrun. This bit is read only. The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register." />
      <BitField start="1" size="1" name="MUTEDET" description="Mute detection. This bit is read only. This flag is set if consecutive 0 values are received in each slot of a given audio frame and for a consecutive number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register). It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets bit CMUTEDET in the SAI_xCLRFR register." />
      <BitField start="2" size="1" name="WCKCFG" description="Wrong clock configuration flag. This bit is read only. This bit is used only when the audio block operates in master mode (MODE[1] = 0) and NODIV = 0. It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register. This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register." />
      <BitField start="3" size="1" name="FREQ" description="FIFO request. This bit is read only. The request depends on the audio block configuration: If the block is configured in transmission mode, the FIFO request is related to a write request operation in the SAI_xDR. If the block configured in reception, the FIFO request related to a read request operation from the SAI_xDR. This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register." />
      <BitField start="4" size="1" name="CNRDY" description="Codec not ready. This bit is read only. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register and configured in receiver mode. It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register. This flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR register." />
      <BitField start="5" size="1" name="AFSDET" description="Anticipated frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97or SPDIF mode. It can generate an interrupt if AFSDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets CAFSDET bit in SAI_xCLRFR register." />
      <BitField start="6" size="1" name="LFSDET" description="Late frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97 or SPDIF mode. It can generate an interrupt if LFSDETIE bit is set in the SAI_xIM register. This flag is cleared when the software sets bit CLFSDET in SAI_xCLRFR register" />
      <BitField start="16" size="3" name="FLVL" description="FIFO level threshold. This bit is read only. The FIFO level threshold flag is managed only by hardware and its setting depends on SAI block configuration (transmitter or receiver mode). If the SAI block is configured as transmitter: If SAI block is configured as receiver:" />
    </Register>
    <Register start="+0x3C" size="0" name="SAI_BCLRFR" access="WriteOnly" description="Clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COVRUDR" description="Clear overrun / underrun. This bit is write only. Programming this bit to 1 clears the OVRUDR flag in the SAI_xSR register. Reading this bit always returns the value 0." />
      <BitField start="1" size="1" name="CMUTEDET" description="Mute detection flag. This bit is write only. Programming this bit to 1 clears the MUTEDET flag in the SAI_xSR register. Reading this bit always returns the value 0." />
      <BitField start="2" size="1" name="CWCKCFG" description="Clear wrong clock configuration flag. This bit is write only. Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register. This bit is used only when the audio block is set as master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1 register. Reading this bit always returns the value 0." />
      <BitField start="4" size="1" name="CCNRDY" description="Clear Codec not ready flag. This bit is write only. Programming this bit to 1 clears the CNRDY flag in the SAI_xSR register. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register. Reading this bit always returns the value 0." />
      <BitField start="5" size="1" name="CAFSDET" description="Clear anticipated frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the AFSDET flag in the SAI_xSR register. It is not used in AC97or SPDIF mode. Reading this bit always returns the value 0." />
      <BitField start="6" size="1" name="CLFSDET" description="Clear late frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the LFSDET flag in the SAI_xSR register. This bit is not used in AC97or SPDIF mode Reading this bit always returns the value 0." />
    </Register>
    <Register start="+0x40" size="0" name="SAI_BDR" access="Read/Write" description="Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data A write to this register loads the FIFO provided the FIFO is not full. A read from this register empties the FIFO if the FIFO is not empty." />
    </Register>
    <Register start="+0x44" size="0" name="SAI_PDMCR" access="Read/Write" description="PDM control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDMEN" description="PDM enable" />
      <BitField start="4" size="2" name="MICNBR" description="Number of microphones" />
      <BitField start="8" size="1" name="CKEN1" description="Clock enable of bitstream clock number 1" />
      <BitField start="9" size="1" name="CKEN2" description="Clock enable of bitstream clock number 2" />
      <BitField start="10" size="1" name="CKEN3" description="Clock enable of bitstream clock number 3" />
      <BitField start="11" size="1" name="CKEN4" description="Clock enable of bitstream clock number 4" />
    </Register>
    <Register start="+0x48" size="0" name="SAI_PDMDLY" access="Read/Write" description="PDM delay register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="DLYM1L" description="Delay line adjust for first microphone of pair 1" />
      <BitField start="4" size="3" name="DLYM1R" description="Delay line adjust for second microphone of pair 1" />
      <BitField start="8" size="3" name="DLYM2L" description="Delay line for first microphone of pair 2" />
      <BitField start="12" size="3" name="DLYM2R" description="Delay line for second microphone of pair 2" />
      <BitField start="16" size="3" name="DLYM3L" description="Delay line for first microphone of pair 3" />
      <BitField start="20" size="3" name="DLYM3R" description="Delay line for second microphone of pair 3" />
      <BitField start="24" size="3" name="DLYM4L" description="Delay line for first microphone of pair 4" />
      <BitField start="28" size="3" name="DLYM4R" description="Delay line for second microphone of pair 4" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SAI4" start="0x58005400" description="SAI">
    <Register start="+0x0" size="0" name="SAI_GCR" access="Read/Write" description="Global configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SYNCIN" description="Synchronization inputs" />
      <BitField start="4" size="2" name="SYNCOUT" description="Synchronization outputs These bits are set and cleared by software." />
    </Register>
    <Register start="+0x4" size="0" name="SAI_ACR1" access="Read/Write" description="Configuration register 1" reset_value="0x00000040" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE" description="SAIx audio block mode immediately" />
      <BitField start="2" size="2" name="PRTCFG" description="Protocol configuration. These bits are set and cleared by software. These bits have to be configured when the audio block is disabled." />
      <BitField start="5" size="3" name="DS" description="Data size. These bits are set and cleared by software. These bits are ignored when the SPDIF protocols are selected (bit PRTCFG[1:0]), because the frame and the data size are fixed in such case. When the companding mode is selected through COMP[1:0] bits, DS[1:0] are ignored since the data size is fixed to 8 bits by the algorithm. These bits must be configured when the audio block is disabled." />
      <BitField start="8" size="1" name="LSBFIRST" description="Least significant bit first. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in AC97 audio protocol since AC97 data are always transferred with the MSB first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are always transferred with LSB first." />
      <BitField start="9" size="1" name="CKSTR" description="Clock strobing edge. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in SPDIF audio protocol." />
      <BitField start="10" size="2" name="SYNCEN" description="Synchronization enable. These bits are set and cleared by software. They must be configured when the audio sub-block is disabled. Note: The audio sub-block should be configured as asynchronous when SPDIF mode is enabled." />
      <BitField start="12" size="1" name="MONO" description="Mono mode. This bit is set and cleared by software. It is meaningful only when the number of slots is equal to 2. When the mono mode is selected, slot 0 data are duplicated on slot 1 when the audio block operates as a transmitter. In reception mode, the slot1 is discarded and only the data received from slot 0 are stored. Refer to Section: Mono/stereo mode for more details." />
      <BitField start="13" size="1" name="OUTDRIV" description="Output drive. This bit is set and cleared by software. Note: This bit has to be set before enabling the audio block and after the audio block configuration." />
      <BitField start="16" size="1" name="SAIXEN" description="Audio block enable where x is A or B. This bit is set by software. To switch off the audio block, the application software must program this bit to 0 and poll the bit till it reads back 0, meaning that the block is completely disabled. Before setting this bit to 1, check that it is set to 0, otherwise the enable command will not be taken into account. This bit allows to control the state of SAIx audio block. If it is disabled when an audio frame transfer is ongoing, the ongoing transfer completes and the cell is fully disabled at the end of this audio frame transfer. Note: When SAIx block is configured in master mode, the clock must be present on the input of SAIx before setting SAIXEN bit." />
      <BitField start="17" size="1" name="DMAEN" description="DMA enable. This bit is set and cleared by software. Note: Since the audio block defaults to operate as a transmitter after reset, the MODE[1:0] bits must be configured before setting DMAEN to avoid a DMA request in receiver mode." />
      <BitField start="19" size="1" name="NOMCK" description="No divider" />
      <BitField start="20" size="4" name="MCKDIV" description="Master clock divider. These bits are set and cleared by software. These bits are meaningless when the audio block operates in slave mode. They have to be configured when the audio block is disabled. Others: the master clock frequency is calculated accordingly to the following formula:" />
      <BitField start="26" size="1" name="OSR" description="Oversampling ratio for master clock" />
    </Register>
    <Register start="+0x8" size="0" name="SAI_ACR2" access="Read/Write" description="Configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FTH" description="FIFO threshold. This bit is set and cleared by software." />
      <BitField start="3" size="1" name="FFLUSH" description="FIFO flush. This bit is set by software. It is always read as 0. This bit should be configured when the SAI is disabled." />
      <BitField start="4" size="1" name="TRIS" description="Tristate management on data line. This bit is set and cleared by software. It is meaningful only if the audio block is configured as a transmitter. This bit is not used when the audio block is configured in SPDIF mode. It should be configured when SAI is disabled. Refer to Section: Output data line management on an inactive slot for more details." />
      <BitField start="5" size="1" name="MUTE" description="Mute. This bit is set and cleared by software. It is meaningful only when the audio block operates as a transmitter. The MUTE value is linked to value of MUTEVAL if the number of slots is lower or equal to 2, or equal to 0 if it is greater than 2. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks." />
      <BitField start="6" size="1" name="MUTEVAL" description="Mute value. This bit is set and cleared by software.It must be written before enabling the audio block: SAIXEN. This bit is meaningful only when the audio block operates as a transmitter, the number of slots is lower or equal to 2 and the MUTE bit is set. If more slots are declared, the bit value sent during the transmission in mute mode is equal to 0, whatever the value of MUTEVAL. if the number of slot is lower or equal to 2 and MUTEVAL = 1, the MUTE value transmitted for each slot is the one sent during the previous frame. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks." />
      <BitField start="7" size="6" name="MUTECNT" description="Mute counter. These bits are set and cleared by software. They are used only in reception mode. The value set in these bits is compared to the number of consecutive mute frames detected in reception. When the number of mute frames is equal to this value, the flag MUTEDET will be set and an interrupt will be generated if bit MUTEDETIE is set. Refer to Section: Mute mode for more details." />
      <BitField start="13" size="1" name="CPL" description="Complement bit. This bit is set and cleared by software. It defines the type of complement to be used for companding mode Note: This bit has effect only when the companding mode is -Law algorithm or A-Law algorithm." />
      <BitField start="14" size="2" name="COMP" description="Companding mode. These bits are set and cleared by software. The -Law and the A-Law log are a part of the CCITT G.711 recommendation, the type of complement that will be used depends on CPL bit. The data expansion or data compression are determined by the state of bit MODE[0]. The data compression is applied if the audio block is configured as a transmitter. The data expansion is automatically applied when the audio block is configured as a receiver. Refer to Section: Companding mode for more details. Note: Companding mode is applicable only when TDM is selected." />
    </Register>
    <Register start="+0xC" size="0" name="SAI_AFRCR" access="Read/Write" description="This register has no meaning in AC97 and SPDIF audio protocol" reset_value="0x00000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FRL" description="Frame length. These bits are set and cleared by software. They define the audio frame length expressed in number of SCK clock cycles: the number of bits in the frame is equal to FRL[7:0] + 1. The minimum number of bits to transfer in an audio frame must be equal to 8, otherwise the audio block will behaves in an unexpected way. This is the case when the data size is 8 bits and only one slot 0 is defined in NBSLOT[4:0] of SAI_xSLOTR register (NBSLOT[3:0] = 0000). In master mode, if the master clock (available on MCLK_x pin) is used, the frame length should be aligned with a number equal to a power of 2, ranging from 8 to 256. When the master clock is not used (NODIV = 1), it is recommended to program the frame length to an value ranging from 8 to 256. These bits are meaningless and are not used in AC97 or SPDIF audio block configuration." />
      <BitField start="8" size="7" name="FSALL" description="Frame synchronization active level length. These bits are set and cleared by software. They specify the length in number of bit clock (SCK) + 1 (FSALL[6:0] + 1) of the active level of the FS signal in the audio frame These bits are meaningless and are not used in AC97 or SPDIF audio block configuration. They must be configured when the audio block is disabled." />
      <BitField start="16" size="1" name="FSDEF" description="Frame synchronization definition. This bit is set and cleared by software. When the bit is set, the number of slots defined in the SAI_xSLOTR register has to be even. It means that half of this number of slots will be dedicated to the left channel and the other slots for the right channel (e.g: this bit has to be set for I2S or MSB/LSB-justified protocols...). This bit is meaningless and is not used in AC97 or SPDIF audio block configuration. It must be configured when the audio block is disabled." />
      <BitField start="17" size="1" name="FSPOL" description="Frame synchronization polarity. This bit is set and cleared by software. It is used to configure the level of the start of frame on the FS signal. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled." />
      <BitField start="18" size="1" name="FSOFF" description="Frame synchronization offset. This bit is set and cleared by software. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled." />
    </Register>
    <Register start="+0x10" size="0" name="SAI_ASLOTR" access="Read/Write" description="This register has no meaning in AC97 and SPDIF audio protocol" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FBOFF" description="First bit offset These bits are set and cleared by software. The value set in this bitfield defines the position of the first data transfer bit in the slot. It represents an offset value. In transmission mode, the bits outside the data field are forced to 0. In reception mode, the extra received bits are discarded. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="6" size="2" name="SLOTSZ" description="Slot size This bits is set and cleared by software. The slot size must be higher or equal to the data size. If this condition is not respected, the behavior of the SAI will be undetermined. Refer to Section: Output data line management on an inactive slot for information on how to drive SD line. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="8" size="4" name="NBSLOT" description="Number of slots in an audio frame. These bits are set and cleared by software. The value set in this bitfield represents the number of slots + 1 in the audio frame (including the number of inactive slots). The maximum number of slots is 16. The number of slots should be even if FSDEF bit in the SAI_xFRCR register is set. The number of slots must be configured when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="16" size="16" name="SLOTEN" description="Slot enable. These bits are set and cleared by software. Each SLOTEN bit corresponds to a slot position from 0 to 15 (maximum 16 slots). The slot must be enabled when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
    </Register>
    <Register start="+0x14" size="0" name="SAI_AIM" access="Read/Write" description="Interrupt mask register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDRIE" description="Overrun/underrun interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set." />
      <BitField start="1" size="1" name="MUTEDETIE" description="Mute detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set. This bit has a meaning only if the audio block is configured in receiver mode." />
      <BitField start="2" size="1" name="WCKCFGIE" description="Wrong clock configuration interrupt enable. This bit is set and cleared by software. This bit is taken into account only if the audio block is configured as a master (MODE[1] = 0) and NODIV = 0. It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set. Note: This bit is used only in TDM mode and is meaningless in other modes." />
      <BitField start="3" size="1" name="FREQIE" description="FIFO request interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set. Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be configured before setting FREQIE to avoid a parasitic interruption in receiver mode," />
      <BitField start="4" size="1" name="CNRDYIE" description="Codec not ready interrupt enable (AC97). This bit is set and cleared by software. When the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC97 frame if the Codec connected to this line is ready or not. If it is not ready, the CNRDY flag in the SAI_xSR register is set and an interruption i generated. This bit has a meaning only if the AC97 mode is selected through PRTCFG[1:0] bits and the audio block is operates as a receiver." />
      <BitField start="5" size="1" name="AFSDETIE" description="Anticipated frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the AFSDET bit in the SAI_xSR register is set. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master." />
      <BitField start="6" size="1" name="LFSDETIE" description="Late frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the LFSDET bit is set in the SAI_xSR register. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master." />
    </Register>
    <Register start="+0x18" size="0" name="SAI_ASR" access="ReadOnly" description="Status register" reset_value="0x00000008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDR" description="Overrun / underrun. This bit is read only. The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register." />
      <BitField start="1" size="1" name="MUTEDET" description="Mute detection. This bit is read only. This flag is set if consecutive 0 values are received in each slot of a given audio frame and for a consecutive number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register). It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets bit CMUTEDET in the SAI_xCLRFR register." />
      <BitField start="2" size="1" name="WCKCFG" description="Wrong clock configuration flag. This bit is read only. This bit is used only when the audio block operates in master mode (MODE[1] = 0) and NODIV = 0. It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register. This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register." />
      <BitField start="3" size="1" name="FREQ" description="FIFO request. This bit is read only. The request depends on the audio block configuration: If the block is configured in transmission mode, the FIFO request is related to a write request operation in the SAI_xDR. If the block configured in reception, the FIFO request related to a read request operation from the SAI_xDR. This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register." />
      <BitField start="4" size="1" name="CNRDY" description="Codec not ready. This bit is read only. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register and configured in receiver mode. It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register. This flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR register." />
      <BitField start="5" size="1" name="AFSDET" description="Anticipated frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97or SPDIF mode. It can generate an interrupt if AFSDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets CAFSDET bit in SAI_xCLRFR register." />
      <BitField start="6" size="1" name="LFSDET" description="Late frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97 or SPDIF mode. It can generate an interrupt if LFSDETIE bit is set in the SAI_xIM register. This flag is cleared when the software sets bit CLFSDET in SAI_xCLRFR register" />
      <BitField start="16" size="3" name="FLVL" description="FIFO level threshold. This bit is read only. The FIFO level threshold flag is managed only by hardware and its setting depends on SAI block configuration (transmitter or receiver mode). If the SAI block is configured as transmitter: If SAI block is configured as receiver:" />
    </Register>
    <Register start="+0x1C" size="0" name="SAI_ACLRFR" access="WriteOnly" description="Clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COVRUDR" description="Clear overrun / underrun. This bit is write only. Programming this bit to 1 clears the OVRUDR flag in the SAI_xSR register. Reading this bit always returns the value 0." />
      <BitField start="1" size="1" name="CMUTEDET" description="Mute detection flag. This bit is write only. Programming this bit to 1 clears the MUTEDET flag in the SAI_xSR register. Reading this bit always returns the value 0." />
      <BitField start="2" size="1" name="CWCKCFG" description="Clear wrong clock configuration flag. This bit is write only. Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register. This bit is used only when the audio block is set as master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1 register. Reading this bit always returns the value 0." />
      <BitField start="4" size="1" name="CCNRDY" description="Clear Codec not ready flag. This bit is write only. Programming this bit to 1 clears the CNRDY flag in the SAI_xSR register. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register. Reading this bit always returns the value 0." />
      <BitField start="5" size="1" name="CAFSDET" description="Clear anticipated frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the AFSDET flag in the SAI_xSR register. It is not used in AC97or SPDIF mode. Reading this bit always returns the value 0." />
      <BitField start="6" size="1" name="CLFSDET" description="Clear late frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the LFSDET flag in the SAI_xSR register. This bit is not used in AC97or SPDIF mode Reading this bit always returns the value 0." />
    </Register>
    <Register start="+0x20" size="0" name="SAI_ADR" access="Read/Write" description="Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data A write to this register loads the FIFO provided the FIFO is not full. A read from this register empties the FIFO if the FIFO is not empty." />
    </Register>
    <Register start="+0x24" size="0" name="SAI_BCR1" access="Read/Write" description="Configuration register 1" reset_value="0x00000040" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE" description="SAIx audio block mode immediately" />
      <BitField start="2" size="2" name="PRTCFG" description="Protocol configuration. These bits are set and cleared by software. These bits have to be configured when the audio block is disabled." />
      <BitField start="5" size="3" name="DS" description="Data size. These bits are set and cleared by software. These bits are ignored when the SPDIF protocols are selected (bit PRTCFG[1:0]), because the frame and the data size are fixed in such case. When the companding mode is selected through COMP[1:0] bits, DS[1:0] are ignored since the data size is fixed to 8 bits by the algorithm. These bits must be configured when the audio block is disabled." />
      <BitField start="8" size="1" name="LSBFIRST" description="Least significant bit first. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in AC97 audio protocol since AC97 data are always transferred with the MSB first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are always transferred with LSB first." />
      <BitField start="9" size="1" name="CKSTR" description="Clock strobing edge. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in SPDIF audio protocol." />
      <BitField start="10" size="2" name="SYNCEN" description="Synchronization enable. These bits are set and cleared by software. They must be configured when the audio sub-block is disabled. Note: The audio sub-block should be configured as asynchronous when SPDIF mode is enabled." />
      <BitField start="12" size="1" name="MONO" description="Mono mode. This bit is set and cleared by software. It is meaningful only when the number of slots is equal to 2. When the mono mode is selected, slot 0 data are duplicated on slot 1 when the audio block operates as a transmitter. In reception mode, the slot1 is discarded and only the data received from slot 0 are stored. Refer to Section: Mono/stereo mode for more details." />
      <BitField start="13" size="1" name="OUTDRIV" description="Output drive. This bit is set and cleared by software. Note: This bit has to be set before enabling the audio block and after the audio block configuration." />
      <BitField start="16" size="1" name="SAIXEN" description="Audio block enable where x is A or B. This bit is set by software. To switch off the audio block, the application software must program this bit to 0 and poll the bit till it reads back 0, meaning that the block is completely disabled. Before setting this bit to 1, check that it is set to 0, otherwise the enable command will not be taken into account. This bit allows to control the state of SAIx audio block. If it is disabled when an audio frame transfer is ongoing, the ongoing transfer completes and the cell is fully disabled at the end of this audio frame transfer. Note: When SAIx block is configured in master mode, the clock must be present on the input of SAIx before setting SAIXEN bit." />
      <BitField start="17" size="1" name="DMAEN" description="DMA enable. This bit is set and cleared by software. Note: Since the audio block defaults to operate as a transmitter after reset, the MODE[1:0] bits must be configured before setting DMAEN to avoid a DMA request in receiver mode." />
      <BitField start="19" size="1" name="NOMCK" description="No divider" />
      <BitField start="20" size="4" name="MCKDIV" description="Master clock divider. These bits are set and cleared by software. These bits are meaningless when the audio block operates in slave mode. They have to be configured when the audio block is disabled. Others: the master clock frequency is calculated accordingly to the following formula:" />
      <BitField start="26" size="1" name="OSR" description="Oversampling ratio for master clock" />
    </Register>
    <Register start="+0x28" size="0" name="SAI_BCR2" access="Read/Write" description="Configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FTH" description="FIFO threshold. This bit is set and cleared by software." />
      <BitField start="3" size="1" name="FFLUSH" description="FIFO flush. This bit is set by software. It is always read as 0. This bit should be configured when the SAI is disabled." />
      <BitField start="4" size="1" name="TRIS" description="Tristate management on data line. This bit is set and cleared by software. It is meaningful only if the audio block is configured as a transmitter. This bit is not used when the audio block is configured in SPDIF mode. It should be configured when SAI is disabled. Refer to Section: Output data line management on an inactive slot for more details." />
      <BitField start="5" size="1" name="MUTE" description="Mute. This bit is set and cleared by software. It is meaningful only when the audio block operates as a transmitter. The MUTE value is linked to value of MUTEVAL if the number of slots is lower or equal to 2, or equal to 0 if it is greater than 2. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks." />
      <BitField start="6" size="1" name="MUTEVAL" description="Mute value. This bit is set and cleared by software.It must be written before enabling the audio block: SAIXEN. This bit is meaningful only when the audio block operates as a transmitter, the number of slots is lower or equal to 2 and the MUTE bit is set. If more slots are declared, the bit value sent during the transmission in mute mode is equal to 0, whatever the value of MUTEVAL. if the number of slot is lower or equal to 2 and MUTEVAL = 1, the MUTE value transmitted for each slot is the one sent during the previous frame. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks." />
      <BitField start="7" size="6" name="MUTECNT" description="Mute counter. These bits are set and cleared by software. They are used only in reception mode. The value set in these bits is compared to the number of consecutive mute frames detected in reception. When the number of mute frames is equal to this value, the flag MUTEDET will be set and an interrupt will be generated if bit MUTEDETIE is set. Refer to Section: Mute mode for more details." />
      <BitField start="13" size="1" name="CPL" description="Complement bit. This bit is set and cleared by software. It defines the type of complement to be used for companding mode Note: This bit has effect only when the companding mode is -Law algorithm or A-Law algorithm." />
      <BitField start="14" size="2" name="COMP" description="Companding mode. These bits are set and cleared by software. The -Law and the A-Law log are a part of the CCITT G.711 recommendation, the type of complement that will be used depends on CPL bit. The data expansion or data compression are determined by the state of bit MODE[0]. The data compression is applied if the audio block is configured as a transmitter. The data expansion is automatically applied when the audio block is configured as a receiver. Refer to Section: Companding mode for more details. Note: Companding mode is applicable only when TDM is selected." />
    </Register>
    <Register start="+0x2C" size="0" name="SAI_BFRCR" access="Read/Write" description="This register has no meaning in AC97 and SPDIF audio protocol" reset_value="0x00000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FRL" description="Frame length. These bits are set and cleared by software. They define the audio frame length expressed in number of SCK clock cycles: the number of bits in the frame is equal to FRL[7:0] + 1. The minimum number of bits to transfer in an audio frame must be equal to 8, otherwise the audio block will behaves in an unexpected way. This is the case when the data size is 8 bits and only one slot 0 is defined in NBSLOT[4:0] of SAI_xSLOTR register (NBSLOT[3:0] = 0000). In master mode, if the master clock (available on MCLK_x pin) is used, the frame length should be aligned with a number equal to a power of 2, ranging from 8 to 256. When the master clock is not used (NODIV = 1), it is recommended to program the frame length to an value ranging from 8 to 256. These bits are meaningless and are not used in AC97 or SPDIF audio block configuration." />
      <BitField start="8" size="7" name="FSALL" description="Frame synchronization active level length. These bits are set and cleared by software. They specify the length in number of bit clock (SCK) + 1 (FSALL[6:0] + 1) of the active level of the FS signal in the audio frame These bits are meaningless and are not used in AC97 or SPDIF audio block configuration. They must be configured when the audio block is disabled." />
      <BitField start="16" size="1" name="FSDEF" description="Frame synchronization definition. This bit is set and cleared by software. When the bit is set, the number of slots defined in the SAI_xSLOTR register has to be even. It means that half of this number of slots will be dedicated to the left channel and the other slots for the right channel (e.g: this bit has to be set for I2S or MSB/LSB-justified protocols...). This bit is meaningless and is not used in AC97 or SPDIF audio block configuration. It must be configured when the audio block is disabled." />
      <BitField start="17" size="1" name="FSPOL" description="Frame synchronization polarity. This bit is set and cleared by software. It is used to configure the level of the start of frame on the FS signal. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled." />
      <BitField start="18" size="1" name="FSOFF" description="Frame synchronization offset. This bit is set and cleared by software. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled." />
    </Register>
    <Register start="+0x30" size="0" name="SAI_BSLOTR" access="Read/Write" description="This register has no meaning in AC97 and SPDIF audio protocol" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FBOFF" description="First bit offset These bits are set and cleared by software. The value set in this bitfield defines the position of the first data transfer bit in the slot. It represents an offset value. In transmission mode, the bits outside the data field are forced to 0. In reception mode, the extra received bits are discarded. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="6" size="2" name="SLOTSZ" description="Slot size This bits is set and cleared by software. The slot size must be higher or equal to the data size. If this condition is not respected, the behavior of the SAI will be undetermined. Refer to Section: Output data line management on an inactive slot for information on how to drive SD line. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="8" size="4" name="NBSLOT" description="Number of slots in an audio frame. These bits are set and cleared by software. The value set in this bitfield represents the number of slots + 1 in the audio frame (including the number of inactive slots). The maximum number of slots is 16. The number of slots should be even if FSDEF bit in the SAI_xFRCR register is set. The number of slots must be configured when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
      <BitField start="16" size="16" name="SLOTEN" description="Slot enable. These bits are set and cleared by software. Each SLOTEN bit corresponds to a slot position from 0 to 15 (maximum 16 slots). The slot must be enabled when the audio block is disabled. They are ignored in AC97 or SPDIF mode." />
    </Register>
    <Register start="+0x34" size="0" name="SAI_BIM" access="Read/Write" description="Interrupt mask register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDRIE" description="Overrun/underrun interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set." />
      <BitField start="1" size="1" name="MUTEDETIE" description="Mute detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set. This bit has a meaning only if the audio block is configured in receiver mode." />
      <BitField start="2" size="1" name="WCKCFGIE" description="Wrong clock configuration interrupt enable. This bit is set and cleared by software. This bit is taken into account only if the audio block is configured as a master (MODE[1] = 0) and NODIV = 0. It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set. Note: This bit is used only in TDM mode and is meaningless in other modes." />
      <BitField start="3" size="1" name="FREQIE" description="FIFO request interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set. Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be configured before setting FREQIE to avoid a parasitic interruption in receiver mode," />
      <BitField start="4" size="1" name="CNRDYIE" description="Codec not ready interrupt enable (AC97). This bit is set and cleared by software. When the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC97 frame if the Codec connected to this line is ready or not. If it is not ready, the CNRDY flag in the SAI_xSR register is set and an interruption i generated. This bit has a meaning only if the AC97 mode is selected through PRTCFG[1:0] bits and the audio block is operates as a receiver." />
      <BitField start="5" size="1" name="AFSDETIE" description="Anticipated frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the AFSDET bit in the SAI_xSR register is set. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master." />
      <BitField start="6" size="1" name="LFSDETIE" description="Late frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the LFSDET bit is set in the SAI_xSR register. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master." />
    </Register>
    <Register start="+0x38" size="0" name="SAI_BSR" access="ReadOnly" description="Status register" reset_value="0x00000008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDR" description="Overrun / underrun. This bit is read only. The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register." />
      <BitField start="1" size="1" name="MUTEDET" description="Mute detection. This bit is read only. This flag is set if consecutive 0 values are received in each slot of a given audio frame and for a consecutive number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register). It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets bit CMUTEDET in the SAI_xCLRFR register." />
      <BitField start="2" size="1" name="WCKCFG" description="Wrong clock configuration flag. This bit is read only. This bit is used only when the audio block operates in master mode (MODE[1] = 0) and NODIV = 0. It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register. This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register." />
      <BitField start="3" size="1" name="FREQ" description="FIFO request. This bit is read only. The request depends on the audio block configuration: If the block is configured in transmission mode, the FIFO request is related to a write request operation in the SAI_xDR. If the block configured in reception, the FIFO request related to a read request operation from the SAI_xDR. This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register." />
      <BitField start="4" size="1" name="CNRDY" description="Codec not ready. This bit is read only. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register and configured in receiver mode. It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register. This flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR register." />
      <BitField start="5" size="1" name="AFSDET" description="Anticipated frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97or SPDIF mode. It can generate an interrupt if AFSDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets CAFSDET bit in SAI_xCLRFR register." />
      <BitField start="6" size="1" name="LFSDET" description="Late frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97 or SPDIF mode. It can generate an interrupt if LFSDETIE bit is set in the SAI_xIM register. This flag is cleared when the software sets bit CLFSDET in SAI_xCLRFR register" />
      <BitField start="16" size="3" name="FLVL" description="FIFO level threshold. This bit is read only. The FIFO level threshold flag is managed only by hardware and its setting depends on SAI block configuration (transmitter or receiver mode). If the SAI block is configured as transmitter: If SAI block is configured as receiver:" />
    </Register>
    <Register start="+0x3C" size="0" name="SAI_BCLRFR" access="WriteOnly" description="Clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COVRUDR" description="Clear overrun / underrun. This bit is write only. Programming this bit to 1 clears the OVRUDR flag in the SAI_xSR register. Reading this bit always returns the value 0." />
      <BitField start="1" size="1" name="CMUTEDET" description="Mute detection flag. This bit is write only. Programming this bit to 1 clears the MUTEDET flag in the SAI_xSR register. Reading this bit always returns the value 0." />
      <BitField start="2" size="1" name="CWCKCFG" description="Clear wrong clock configuration flag. This bit is write only. Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register. This bit is used only when the audio block is set as master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1 register. Reading this bit always returns the value 0." />
      <BitField start="4" size="1" name="CCNRDY" description="Clear Codec not ready flag. This bit is write only. Programming this bit to 1 clears the CNRDY flag in the SAI_xSR register. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register. Reading this bit always returns the value 0." />
      <BitField start="5" size="1" name="CAFSDET" description="Clear anticipated frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the AFSDET flag in the SAI_xSR register. It is not used in AC97or SPDIF mode. Reading this bit always returns the value 0." />
      <BitField start="6" size="1" name="CLFSDET" description="Clear late frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the LFSDET flag in the SAI_xSR register. This bit is not used in AC97or SPDIF mode Reading this bit always returns the value 0." />
    </Register>
    <Register start="+0x40" size="0" name="SAI_BDR" access="Read/Write" description="Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data A write to this register loads the FIFO provided the FIFO is not full. A read from this register empties the FIFO if the FIFO is not empty." />
    </Register>
    <Register start="+0x44" size="0" name="SAI_PDMCR" access="Read/Write" description="PDM control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDMEN" description="PDM enable" />
      <BitField start="4" size="2" name="MICNBR" description="Number of microphones" />
      <BitField start="8" size="1" name="CKEN1" description="Clock enable of bitstream clock number 1" />
      <BitField start="9" size="1" name="CKEN2" description="Clock enable of bitstream clock number 2" />
      <BitField start="10" size="1" name="CKEN3" description="Clock enable of bitstream clock number 3" />
      <BitField start="11" size="1" name="CKEN4" description="Clock enable of bitstream clock number 4" />
    </Register>
    <Register start="+0x48" size="0" name="SAI_PDMDLY" access="Read/Write" description="PDM delay register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="DLYM1L" description="Delay line adjust for first microphone of pair 1" />
      <BitField start="4" size="3" name="DLYM1R" description="Delay line adjust for second microphone of pair 1" />
      <BitField start="8" size="3" name="DLYM2L" description="Delay line for first microphone of pair 2" />
      <BitField start="12" size="3" name="DLYM2R" description="Delay line for second microphone of pair 2" />
      <BitField start="16" size="3" name="DLYM3L" description="Delay line for first microphone of pair 3" />
      <BitField start="20" size="3" name="DLYM3R" description="Delay line for second microphone of pair 3" />
      <BitField start="24" size="3" name="DLYM4L" description="Delay line for first microphone of pair 4" />
      <BitField start="28" size="3" name="DLYM4R" description="Delay line for second microphone of pair 4" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SDMMC1" start="0x52007000" description="SDMMC1">
    <Register start="+0x0" size="0" name="SDMMC_POWER" access="Read/Write" description="SDMMC power control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PWRCTRL" description="SDMMC state control bits. These bits can only be written when the SDMMC is not in the power-on state (PWRCTRL?11). These bits are used to define the functional state of the SDMMC signals: Any further write will be ignored, PWRCTRL value will keep 11." />
      <BitField start="2" size="1" name="VSWITCH" description="Voltage switch sequence start. This bit is used to start the timing critical section of the voltage switch sequence:" />
      <BitField start="3" size="1" name="VSWITCHEN" description="Voltage switch procedure enable. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). This bit is used to stop the SDMMC_CK after the voltage switch command response:" />
      <BitField start="4" size="1" name="DIRPOL" description="Data and command direction signals polarity selection. This bit can only be written when the SDMMC is in the power-off state (PWRCTRL = 00)." />
    </Register>
    <Register start="+0x4" size="0" name="SDMMC_CLKCR" access="Read/Write" description="The SDMMC_CLKCR register controls the SDMMC_CK output clock, the SDMMC_RX_CLK receive clock, and the bus width." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLKDIV" description="Clock divide factor This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0). This field defines the divide factor between the input clock (SDMMCCLK) and the output clock (SDMMC_CK): SDMMC_CK frequency = SDMMCCLK / [2 * CLKDIV]. 0xx: etc.. xxx: etc.." />
      <BitField start="12" size="1" name="PWRSAV" description="Power saving configuration bit This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0) For power saving, the SDMMC_CK clock output can be disabled when the bus is idle by setting PWRSAV:" />
      <BitField start="14" size="2" name="WIDBUS" description="Wide bus mode enable bit This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)" />
      <BitField start="16" size="1" name="NEGEDGE" description="SDMMC_CK dephasing selection bit for data and Command. This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0). When clock division = 1 (CLKDIV = 0), this bit has no effect. Data and Command change on SDMMC_CK falling edge. When clock division &amp;gt;1 (CLKDIV &amp;gt; 0) &amp;amp; DDR = 0: - SDMMC_CK edge occurs on SDMMCCLK rising edge. When clock division &gt;1 (CLKDIV &gt; 0) &amp; DDR = 1: - Data changed on the SDMMCCLK falling edge succeeding a SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK rising edge. - Data changed on the SDMMC_CK falling edge succeeding a SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK rising edge." />
      <BitField start="17" size="1" name="HWFC_EN" description="Hardware flow control enable This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0) When Hardware flow control is enabled, the meaning of the TXFIFOE and RXFIFOF flags change, please see SDMMC status register definition in Section56.8.11." />
      <BitField start="18" size="1" name="DDR" description="Data rate signaling selection This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0) DDR rate shall only be selected with 4-bit or 8-bit wide bus mode. (WIDBUS &amp;gt; 00). DDR = 1 has no effect when WIDBUS = 00 (1-bit wide bus). DDR rate shall only be selected with clock division &amp;gt;1. (CLKDIV &amp;gt; 0)" />
      <BitField start="19" size="1" name="BUSSPEED" description="Bus speed mode selection between DS, HS, SDR12, SDR25 and SDR50, DDR50, SDR104. This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)" />
      <BitField start="20" size="2" name="SELCLKRX" description="Receive clock selection. These bits can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)" />
    </Register>
    <Register start="+0x8" size="0" name="SDMMC_ARGR" access="Read/Write" description="The SDMMC_ARGR register contains a 32-bit command argument, which is sent to a card as part of a command message." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDARG" description="Command argument. These bits can only be written by firmware when CPSM is disabled (CPSMEN = 0). Command argument sent to a card as part of a command message. If a command contains an argument, it must be loaded into this register before writing a command to the command register." />
    </Register>
    <Register start="+0xC" size="0" name="SDMMC_CMDR" access="Read/Write" description="The SDMMC_CMDR register contains the command index and command type bits. The command index is sent to a card as part of a command message. The command type bits control the command path state machine (CPSM)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CMDINDEX" description="Command index. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). The command index is sent to the card as part of a command message." />
      <BitField start="6" size="1" name="CMDTRANS" description="The CPSM treats the command as a data transfer command, stops the interrupt period, and signals DataEnable to the DPSM This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). If this bit is set, the CPSM issues an end of interrupt period and issues DataEnable signal to the DPSM when the command is sent." />
      <BitField start="7" size="1" name="CMDSTOP" description="The CPSM treats the command as a Stop Transmission command and signals Abort to the DPSM. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). If this bit is set, the CPSM issues the Abort signal to the DPSM when the command is sent." />
      <BitField start="8" size="2" name="WAITRESP" description="Wait for response bits. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). They are used to configure whether the CPSM is to wait for a response, and if yes, which kind of response." />
      <BitField start="10" size="1" name="WAITINT" description="CPSM waits for interrupt request. If this bit is set, the CPSM disables command timeout and waits for an card interrupt request (Response). If this bit is cleared in the CPSM Wait state, will cause the abort of the interrupt mode." />
      <BitField start="11" size="1" name="WAITPEND" description="CPSM Waits for end of data transfer (CmdPend internal signal) from DPSM. This bit when set, the CPSM waits for the end of data transfer trigger before it starts sending a command. WAITPEND is only taken into account when DTMODE = MMC stream data transfer, WIDBUS = 1-bit wide bus mode, DPSMACT = 1 and DTDIR = from host to card." />
      <BitField start="12" size="1" name="CPSMEN" description="Command path state machine (CPSM) Enable bit This bit is written 1 by firmware, and cleared by hardware when the CPSM enters the Idle state. If this bit is set, the CPSM is enabled. When DTEN = 1, no command will be transfered nor boot procedure will be started. CPSMEN is cleared to 0." />
      <BitField start="13" size="1" name="DTHOLD" description="Hold new data block transmission and reception in the DPSM. If this bit is set, the DPSM will not move from the Wait_S state to the Send state or from the Wait_R state to the Receive state." />
      <BitField start="14" size="1" name="BOOTMODE" description="Select the boot mode procedure to be used. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0)" />
      <BitField start="15" size="1" name="BOOTEN" description="Enable boot mode procedure." />
      <BitField start="16" size="1" name="CMDSUSPEND" description="The CPSM treats the command as a Suspend or Resume command and signals interrupt period start/end. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). CMDSUSPEND = 1 and CMDTRANS = 0 Suspend command, start interrupt period when response bit BS=0. CMDSUSPEND = 1 and CMDTRANS = 1 Resume command with data, end interrupt period when response bit DF=1." />
    </Register>
    <Register start="+0x14" size="0" name="SDMMC_RESP1R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS1" description="see Table 432" />
    </Register>
    <Register start="+0x18" size="0" name="SDMMC_RESP2R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS2" description="see Table404." />
    </Register>
    <Register start="+0x1C" size="0" name="SDMMC_RESP3R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS3" description="see Table404." />
    </Register>
    <Register start="+0x20" size="0" name="SDMMC_RESP4R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS4" description="see Table404." />
    </Register>
    <Register start="+0x24" size="0" name="SDMMC_DTIMER" access="Read/Write" description="The SDMMC_DTIMER register contains the data timeout period, in card bus clock periods. A counter loads the value from the SDMMC_DTIMER register, and starts decrementing when the data path state machine (DPSM) enters the Wait_R or Busy state. If the timer reaches 0 while the DPSM is in either of these states, the timeout status flag is set." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATATIME" description="Data and R1b busy timeout period This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0). Data and R1b busy timeout period expressed in card bus clock periods." />
    </Register>
    <Register start="+0x28" size="0" name="SDMMC_DLENR" access="Read/Write" description="The SDMMC_DLENR register contains the number of data bytes to be transferred. The value is loaded into the data counter when data transfer starts." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="25" name="DATALENGTH" description="Data length value This register can only be written by firmware when DPSM is inactive (DPSMACT = 0). Number of data bytes to be transferred. When DDR = 1 DATALENGTH is truncated to a multiple of 2. (The last odd byte is not transfered) When DATALENGTH = 0 no data will be transfered, when requested by a CPSMEN and CMDTRANS = 1 also no command will be transfered. DTEN and CPSMEN are cleared to 0." />
    </Register>
    <Register start="+0x2C" size="0" name="SDMMC_DCTRL" access="Read/Write" description="The SDMMC_DCTRL register control the data path state machine (DPSM)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DTEN" description="Data transfer enable bit This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). This bit is cleared by Hardware when data transfer completes. This bit shall only be used to transfer data when no associated data transfer command is used, i.e. shall not be used with SD or eMMC cards." />
      <BitField start="1" size="1" name="DTDIR" description="Data transfer direction selection This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="2" size="2" name="DTMODE" description="Data transfer mode selection. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="4" size="4" name="DBLOCKSIZE" description="Data block size This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). Define the data block length when the block data transfer mode is selected: When DATALENGTH is not a multiple of DBLOCKSIZE, the transfered data is truncated at a multiple of DBLOCKSIZE. (Any remain data will not be transfered.) When DDR = 1, DBLOCKSIZE = 0000 shall not be used. (No data will be transfered)" />
      <BitField start="8" size="1" name="RWSTART" description="Read wait start. If this bit is set, read wait operation starts." />
      <BitField start="9" size="1" name="RWSTOP" description="Read wait stop This bit is written by firmware and auto cleared by hardware when the DPSM moves from the READ_WAIT state to the WAIT_R or IDLE state." />
      <BitField start="10" size="1" name="RWMOD" description="Read wait mode. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="11" size="1" name="SDIOEN" description="SD I/O interrupt enable functions This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). If this bit is set, the DPSM enables the SD I/O card specific interrupt operation." />
      <BitField start="12" size="1" name="BOOTACKEN" description="Enable the reception of the boot acknowledgment. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="13" size="1" name="FIFORST" description="FIFO reset, will flush any remaining data. This bit can only be written by firmware when IDMAEN= 0 and DPSM is active (DPSMACT = 1). This bit will only take effect when a transfer error or transfer hold occurs." />
    </Register>
    <Register start="+0x30" size="0" name="SDMMC_DCNTR" access="ReadOnly" description="The SDMMC_DCNTR register loads the value from the data length register (see SDMMC_DLENR) when the DPSM moves from the Idle state to the Wait_R or Wait_S state. As data is transferred, the counter decrements the value until it reaches 0. The DPSM then moves to the Idle state and when there has been no error, the data status end flag (DATAEND) is set." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="25" name="DATACOUNT" description="Data count value When read, the number of remaining data bytes to be transferred is returned. Write has no effect." />
    </Register>
    <Register start="+0x34" size="0" name="SDMMC_STAR" access="ReadOnly" description="The SDMMC_STAR register is a read-only register. It contains two types of flag:Static flags (bits [29,21,11:0]): these bits remain asserted until they are cleared by writing to the SDMMC interrupt Clear register (see SDMMC_ICR)Dynamic flags (bits [20:12]): these bits change state depending on the state of the underlying logic (for example, FIFO full and empty flags are asserted and de-asserted as data while written to the FIFO)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCRCFAIL" description="Command response received (CRC check failed). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="1" size="1" name="DCRCFAIL" description="Data block sent/received (CRC check failed). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="2" size="1" name="CTIMEOUT" description="Command response timeout. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR. The Command Timeout period has a fixed value of 64 SDMMC_CK clock periods." />
      <BitField start="3" size="1" name="DTIMEOUT" description="Data timeout. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="4" size="1" name="TXUNDERR" description="Transmit FIFO underrun error or IDMA read transfer error. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="5" size="1" name="RXOVERR" description="Received FIFO overrun error or IDMA write transfer error. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="6" size="1" name="CMDREND" description="Command response received (CRC check passed, or no CRC). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="7" size="1" name="CMDSENT" description="Command sent (no response required). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="8" size="1" name="DATAEND" description="Data transfer ended correctly. (data counter, DATACOUNT is zero and no errors occur). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="9" size="1" name="DHOLD" description="Data transfer Hold. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="10" size="1" name="DBCKEND" description="Data block sent/received. (CRC check passed) and DPSM moves to the READWAIT state. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="11" size="1" name="DABORT" description="Data transfer aborted by CMD12. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="12" size="1" name="DPSMACT" description="Data path state machine active, i.e. not in Idle state. This is a hardware status flag only, does not generate an interrupt." />
      <BitField start="13" size="1" name="CPSMACT" description="Command path state machine active, i.e. not in Idle state. This is a hardware status flag only, does not generate an interrupt." />
      <BitField start="14" size="1" name="TXFIFOHE" description="Transmit FIFO half empty At least half the number of words can be written into the FIFO. This bit is cleared when the FIFO becomes half+1 full." />
      <BitField start="15" size="1" name="RXFIFOHF" description="Receive FIFO half full There are at least half the number of words in the FIFO. This bit is cleared when the FIFO becomes half+1 empty." />
      <BitField start="16" size="1" name="TXFIFOF" description="Transmit FIFO full This is a hardware status flag only, does not generate an interrupt. This bit is cleared when one FIFO location becomes empty." />
      <BitField start="17" size="1" name="RXFIFOF" description="Receive FIFO full This bit is cleared when one FIFO location becomes empty." />
      <BitField start="18" size="1" name="TXFIFOE" description="Transmit FIFO empty This bit is cleared when one FIFO location becomes full." />
      <BitField start="19" size="1" name="RXFIFOE" description="Receive FIFO empty This is a hardware status flag only, does not generate an interrupt. This bit is cleared when one FIFO location becomes full." />
      <BitField start="20" size="1" name="BUSYD0" description="Inverted value of SDMMC_D0 line (Busy), sampled at the end of a CMD response and a second time 2 SDMMC_CK cycles after the CMD response. This bit is reset to not busy when the SDMMCD0 line changes from busy to not busy. This bit does not signal busy due to data transfer. This is a hardware status flag only, it does not generate an interrupt." />
      <BitField start="21" size="1" name="BUSYD0END" description="end of SDMMC_D0 Busy following a CMD response detected. This indicates only end of busy following a CMD response. This bit does not signal busy due to data transfer. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="22" size="1" name="SDIOIT" description="SDIO interrupt received. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="23" size="1" name="ACKFAIL" description="Boot acknowledgment received (boot acknowledgment check fail). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="24" size="1" name="ACKTIMEOUT" description="Boot acknowledgment timeout. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="25" size="1" name="VSWEND" description="Voltage switch critical timing section completion. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="26" size="1" name="CKSTOP" description="SDMMC_CK stopped in Voltage switch procedure. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="27" size="1" name="IDMATE" description="IDMA transfer error. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="28" size="1" name="IDMABTC" description="IDMA buffer transfer complete. interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
    </Register>
    <Register start="+0x38" size="0" name="SDMMC_ICR" access="Read/Write" description="The SDMMC_ICR register is a write-only register. Writing a bit with 1 clears the corresponding bit in the SDMMC_STAR status register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCRCFAILC" description="CCRCFAIL flag clear bit Set by software to clear the CCRCFAIL flag." />
      <BitField start="1" size="1" name="DCRCFAILC" description="DCRCFAIL flag clear bit Set by software to clear the DCRCFAIL flag." />
      <BitField start="2" size="1" name="CTIMEOUTC" description="CTIMEOUT flag clear bit Set by software to clear the CTIMEOUT flag." />
      <BitField start="3" size="1" name="DTIMEOUTC" description="DTIMEOUT flag clear bit Set by software to clear the DTIMEOUT flag." />
      <BitField start="4" size="1" name="TXUNDERRC" description="TXUNDERR flag clear bit Set by software to clear TXUNDERR flag." />
      <BitField start="5" size="1" name="RXOVERRC" description="RXOVERR flag clear bit Set by software to clear the RXOVERR flag." />
      <BitField start="6" size="1" name="CMDRENDC" description="CMDREND flag clear bit Set by software to clear the CMDREND flag." />
      <BitField start="7" size="1" name="CMDSENTC" description="CMDSENT flag clear bit Set by software to clear the CMDSENT flag." />
      <BitField start="8" size="1" name="DATAENDC" description="DATAEND flag clear bit Set by software to clear the DATAEND flag." />
      <BitField start="9" size="1" name="DHOLDC" description="DHOLD flag clear bit Set by software to clear the DHOLD flag." />
      <BitField start="10" size="1" name="DBCKENDC" description="DBCKEND flag clear bit Set by software to clear the DBCKEND flag." />
      <BitField start="11" size="1" name="DABORTC" description="DABORT flag clear bit Set by software to clear the DABORT flag." />
      <BitField start="21" size="1" name="BUSYD0ENDC" description="BUSYD0END flag clear bit Set by software to clear the BUSYD0END flag." />
      <BitField start="22" size="1" name="SDIOITC" description="SDIOIT flag clear bit Set by software to clear the SDIOIT flag." />
      <BitField start="23" size="1" name="ACKFAILC" description="ACKFAIL flag clear bit Set by software to clear the ACKFAIL flag." />
      <BitField start="24" size="1" name="ACKTIMEOUTC" description="ACKTIMEOUT flag clear bit Set by software to clear the ACKTIMEOUT flag." />
      <BitField start="25" size="1" name="VSWENDC" description="VSWEND flag clear bit Set by software to clear the VSWEND flag." />
      <BitField start="26" size="1" name="CKSTOPC" description="CKSTOP flag clear bit Set by software to clear the CKSTOP flag." />
      <BitField start="27" size="1" name="IDMATEC" description="IDMA transfer error clear bit Set by software to clear the IDMATE flag." />
      <BitField start="28" size="1" name="IDMABTCC" description="IDMA buffer transfer complete clear bit Set by software to clear the IDMABTC flag." />
    </Register>
    <Register start="+0x3C" size="0" name="SDMMC_MASKR" access="Read/Write" description="The interrupt mask register determines which status flags generate an interrupt request by setting the corresponding bit to 1." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCRCFAILIE" description="Command CRC fail interrupt enable Set and cleared by software to enable/disable interrupt caused by command CRC failure." />
      <BitField start="1" size="1" name="DCRCFAILIE" description="Data CRC fail interrupt enable Set and cleared by software to enable/disable interrupt caused by data CRC failure." />
      <BitField start="2" size="1" name="CTIMEOUTIE" description="Command timeout interrupt enable Set and cleared by software to enable/disable interrupt caused by command timeout." />
      <BitField start="3" size="1" name="DTIMEOUTIE" description="Data timeout interrupt enable Set and cleared by software to enable/disable interrupt caused by data timeout." />
      <BitField start="4" size="1" name="TXUNDERRIE" description="Tx FIFO underrun error interrupt enable Set and cleared by software to enable/disable interrupt caused by Tx FIFO underrun error." />
      <BitField start="5" size="1" name="RXOVERRIE" description="Rx FIFO overrun error interrupt enable Set and cleared by software to enable/disable interrupt caused by Rx FIFO overrun error." />
      <BitField start="6" size="1" name="CMDRENDIE" description="Command response received interrupt enable Set and cleared by software to enable/disable interrupt caused by receiving command response." />
      <BitField start="7" size="1" name="CMDSENTIE" description="Command sent interrupt enable Set and cleared by software to enable/disable interrupt caused by sending command." />
      <BitField start="8" size="1" name="DATAENDIE" description="Data end interrupt enable Set and cleared by software to enable/disable interrupt caused by data end." />
      <BitField start="9" size="1" name="DHOLDIE" description="Data hold interrupt enable Set and cleared by software to enable/disable the interrupt generated when sending new data is hold in the DPSM Wait_S state." />
      <BitField start="10" size="1" name="DBCKENDIE" description="Data block end interrupt enable Set and cleared by software to enable/disable interrupt caused by data block end." />
      <BitField start="11" size="1" name="DABORTIE" description="Data transfer aborted interrupt enable Set and cleared by software to enable/disable interrupt caused by a data transfer being aborted." />
      <BitField start="14" size="1" name="TXFIFOHEIE" description="Tx FIFO half empty interrupt enable Set and cleared by software to enable/disable interrupt caused by Tx FIFO half empty." />
      <BitField start="15" size="1" name="RXFIFOHFIE" description="Rx FIFO half full interrupt enable Set and cleared by software to enable/disable interrupt caused by Rx FIFO half full." />
      <BitField start="17" size="1" name="RXFIFOFIE" description="Rx FIFO full interrupt enable Set and cleared by software to enable/disable interrupt caused by Rx FIFO full." />
      <BitField start="18" size="1" name="TXFIFOEIE" description="Tx FIFO empty interrupt enable Set and cleared by software to enable/disable interrupt caused by Tx FIFO empty." />
      <BitField start="21" size="1" name="BUSYD0ENDIE" description="BUSYD0END interrupt enable Set and cleared by software to enable/disable the interrupt generated when SDMMC_D0 signal changes from busy to NOT busy following a CMD response." />
      <BitField start="22" size="1" name="SDIOITIE" description="SDIO mode interrupt received interrupt enable Set and cleared by software to enable/disable the interrupt generated when receiving the SDIO mode interrupt." />
      <BitField start="23" size="1" name="ACKFAILIE" description="Acknowledgment Fail interrupt enable Set and cleared by software to enable/disable interrupt caused by acknowledgment Fail." />
      <BitField start="24" size="1" name="ACKTIMEOUTIE" description="Acknowledgment timeout interrupt enable Set and cleared by software to enable/disable interrupt caused by acknowledgment timeout." />
      <BitField start="25" size="1" name="VSWENDIE" description="Voltage switch critical timing section completion interrupt enable Set and cleared by software to enable/disable the interrupt generated when voltage switch critical timing section completion." />
      <BitField start="26" size="1" name="CKSTOPIE" description="Voltage Switch clock stopped interrupt enable Set and cleared by software to enable/disable interrupt caused by Voltage Switch clock stopped." />
      <BitField start="28" size="1" name="IDMABTCIE" description="IDMA buffer transfer complete interrupt enable Set and cleared by software to enable/disable the interrupt generated when the IDMA has transferred all data belonging to a memory buffer." />
    </Register>
    <Register start="+0x40" size="0" name="SDMMC_ACKTIMER" access="Read/Write" description="The SDMMC_ACKTIMER register contains the acknowledgment timeout period, in SDMMC_CK bus clock periods. A counter loads the value from the SDMMC_ACKTIMER register, and starts decrementing when the data path state machine (DPSM) enters the Wait_Ack state. If the timer reaches 0 while the DPSM is in this states, the acknowledgment timeout status flag is set." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="25" name="ACKTIME" description="Boot acknowledgment timeout period This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). Boot acknowledgment timeout period expressed in card bus clock periods." />
    </Register>
    <Register start="+0x50" size="0" name="SDMMC_IDMACTRLR" access="Read/Write" description="The receive and transmit FIFOs can be read or written as 32-bit wide registers. The FIFOs contain 32 entries on 32 sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IDMAEN" description="IDMA enable This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="1" size="1" name="IDMABMODE" description="Buffer mode selection. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="2" size="1" name="IDMABACT" description="Double buffer mode active buffer indication This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). When IDMA is enabled this bit is toggled by hardware." />
    </Register>
    <Register start="+0x54" size="0" name="SDMMC_IDMABSIZER" access="Read/Write" description="The SDMMC_IDMABSIZER register contains the buffers size when in double buffer configuration." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="8" name="IDMABNDT" description="Number of transfers per buffer. This 8-bit value shall be multiplied by 8 to get the size of the buffer in 32-bit words and by 32 to get the size of the buffer in bytes. Example: IDMABNDT = 0x01: buffer size = 8 words = 32 bytes. These bits can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
    </Register>
    <Register start="+0x58" size="0" name="SDMMC_IDMABASE0R" access="Read/Write" description="The SDMMC_IDMABASE0R register contains the memory buffer base address in single buffer configuration and the buffer 0 base address in double buffer configuration." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IDMABASE0" description="Buffer 0 memory base address bits [31:2], shall be word aligned (bit [1:0] are always 0 and read only). This register can be written by firmware when DPSM is inactive (DPSMACT = 0), and can dynamically be written by firmware when DPSM active (DPSMACT = 1) and memory buffer 0 is inactive (IDMABACT = 1)." />
    </Register>
    <Register start="+0x5C" size="0" name="SDMMC_IDMABASE1R" access="Read/Write" description="The SDMMC_IDMABASE1R register contains the double buffer configuration second buffer memory base address." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IDMABASE1" description="Buffer 1 memory base address, shall be word aligned (bit [1:0] are always 0 and read only). This register can be written by firmware when DPSM is inactive (DPSMACT = 0), and can dynamically be written by firmware when DPSM active (DPSMACT = 1) and memory buffer 1 is inactive (IDMABACT = 0)." />
    </Register>
    <Register start="+0x80" size="0" name="SDMMC_FIFOR" access="Read/Write" description="The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO.When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FIFODATA" description="Receive and transmit FIFO data This register can only be read or written by firmware when the DPSM is active (DPSMACT=1). The FIFO data occupies 16 entries of 32-bit words." />
    </Register>
    <Register start="+0x10" size="0" name="SDMMC_RESPCMDR" access="ReadOnly" description="SDMMC command response register" reset_value="0xA3C5DD01" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="RESPCMD" description="Response command index" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SDMMC2" start="0x48022400" description="SDMMC1">
    <Register start="+0x0" size="0" name="SDMMC_POWER" access="Read/Write" description="SDMMC power control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PWRCTRL" description="SDMMC state control bits. These bits can only be written when the SDMMC is not in the power-on state (PWRCTRL?11). These bits are used to define the functional state of the SDMMC signals: Any further write will be ignored, PWRCTRL value will keep 11." />
      <BitField start="2" size="1" name="VSWITCH" description="Voltage switch sequence start. This bit is used to start the timing critical section of the voltage switch sequence:" />
      <BitField start="3" size="1" name="VSWITCHEN" description="Voltage switch procedure enable. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). This bit is used to stop the SDMMC_CK after the voltage switch command response:" />
      <BitField start="4" size="1" name="DIRPOL" description="Data and command direction signals polarity selection. This bit can only be written when the SDMMC is in the power-off state (PWRCTRL = 00)." />
    </Register>
    <Register start="+0x4" size="0" name="SDMMC_CLKCR" access="Read/Write" description="The SDMMC_CLKCR register controls the SDMMC_CK output clock, the SDMMC_RX_CLK receive clock, and the bus width." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLKDIV" description="Clock divide factor This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0). This field defines the divide factor between the input clock (SDMMCCLK) and the output clock (SDMMC_CK): SDMMC_CK frequency = SDMMCCLK / [2 * CLKDIV]. 0xx: etc.. xxx: etc.." />
      <BitField start="12" size="1" name="PWRSAV" description="Power saving configuration bit This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0) For power saving, the SDMMC_CK clock output can be disabled when the bus is idle by setting PWRSAV:" />
      <BitField start="14" size="2" name="WIDBUS" description="Wide bus mode enable bit This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)" />
      <BitField start="16" size="1" name="NEGEDGE" description="SDMMC_CK dephasing selection bit for data and Command. This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0). When clock division = 1 (CLKDIV = 0), this bit has no effect. Data and Command change on SDMMC_CK falling edge. When clock division &amp;gt;1 (CLKDIV &amp;gt; 0) &amp;amp; DDR = 0: - SDMMC_CK edge occurs on SDMMCCLK rising edge. When clock division &gt;1 (CLKDIV &gt; 0) &amp; DDR = 1: - Data changed on the SDMMCCLK falling edge succeeding a SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK rising edge. - Data changed on the SDMMC_CK falling edge succeeding a SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK rising edge." />
      <BitField start="17" size="1" name="HWFC_EN" description="Hardware flow control enable This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0) When Hardware flow control is enabled, the meaning of the TXFIFOE and RXFIFOF flags change, please see SDMMC status register definition in Section56.8.11." />
      <BitField start="18" size="1" name="DDR" description="Data rate signaling selection This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0) DDR rate shall only be selected with 4-bit or 8-bit wide bus mode. (WIDBUS &amp;gt; 00). DDR = 1 has no effect when WIDBUS = 00 (1-bit wide bus). DDR rate shall only be selected with clock division &amp;gt;1. (CLKDIV &amp;gt; 0)" />
      <BitField start="19" size="1" name="BUSSPEED" description="Bus speed mode selection between DS, HS, SDR12, SDR25 and SDR50, DDR50, SDR104. This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)" />
      <BitField start="20" size="2" name="SELCLKRX" description="Receive clock selection. These bits can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)" />
    </Register>
    <Register start="+0x8" size="0" name="SDMMC_ARGR" access="Read/Write" description="The SDMMC_ARGR register contains a 32-bit command argument, which is sent to a card as part of a command message." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDARG" description="Command argument. These bits can only be written by firmware when CPSM is disabled (CPSMEN = 0). Command argument sent to a card as part of a command message. If a command contains an argument, it must be loaded into this register before writing a command to the command register." />
    </Register>
    <Register start="+0xC" size="0" name="SDMMC_CMDR" access="Read/Write" description="The SDMMC_CMDR register contains the command index and command type bits. The command index is sent to a card as part of a command message. The command type bits control the command path state machine (CPSM)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CMDINDEX" description="Command index. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). The command index is sent to the card as part of a command message." />
      <BitField start="6" size="1" name="CMDTRANS" description="The CPSM treats the command as a data transfer command, stops the interrupt period, and signals DataEnable to the DPSM This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). If this bit is set, the CPSM issues an end of interrupt period and issues DataEnable signal to the DPSM when the command is sent." />
      <BitField start="7" size="1" name="CMDSTOP" description="The CPSM treats the command as a Stop Transmission command and signals Abort to the DPSM. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). If this bit is set, the CPSM issues the Abort signal to the DPSM when the command is sent." />
      <BitField start="8" size="2" name="WAITRESP" description="Wait for response bits. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). They are used to configure whether the CPSM is to wait for a response, and if yes, which kind of response." />
      <BitField start="10" size="1" name="WAITINT" description="CPSM waits for interrupt request. If this bit is set, the CPSM disables command timeout and waits for an card interrupt request (Response). If this bit is cleared in the CPSM Wait state, will cause the abort of the interrupt mode." />
      <BitField start="11" size="1" name="WAITPEND" description="CPSM Waits for end of data transfer (CmdPend internal signal) from DPSM. This bit when set, the CPSM waits for the end of data transfer trigger before it starts sending a command. WAITPEND is only taken into account when DTMODE = MMC stream data transfer, WIDBUS = 1-bit wide bus mode, DPSMACT = 1 and DTDIR = from host to card." />
      <BitField start="12" size="1" name="CPSMEN" description="Command path state machine (CPSM) Enable bit This bit is written 1 by firmware, and cleared by hardware when the CPSM enters the Idle state. If this bit is set, the CPSM is enabled. When DTEN = 1, no command will be transfered nor boot procedure will be started. CPSMEN is cleared to 0." />
      <BitField start="13" size="1" name="DTHOLD" description="Hold new data block transmission and reception in the DPSM. If this bit is set, the DPSM will not move from the Wait_S state to the Send state or from the Wait_R state to the Receive state." />
      <BitField start="14" size="1" name="BOOTMODE" description="Select the boot mode procedure to be used. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0)" />
      <BitField start="15" size="1" name="BOOTEN" description="Enable boot mode procedure." />
      <BitField start="16" size="1" name="CMDSUSPEND" description="The CPSM treats the command as a Suspend or Resume command and signals interrupt period start/end. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). CMDSUSPEND = 1 and CMDTRANS = 0 Suspend command, start interrupt period when response bit BS=0. CMDSUSPEND = 1 and CMDTRANS = 1 Resume command with data, end interrupt period when response bit DF=1." />
    </Register>
    <Register start="+0x14" size="0" name="SDMMC_RESP1R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS1" description="see Table 432" />
    </Register>
    <Register start="+0x18" size="0" name="SDMMC_RESP2R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS2" description="see Table404." />
    </Register>
    <Register start="+0x1C" size="0" name="SDMMC_RESP3R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS3" description="see Table404." />
    </Register>
    <Register start="+0x20" size="0" name="SDMMC_RESP4R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS4" description="see Table404." />
    </Register>
    <Register start="+0x24" size="0" name="SDMMC_DTIMER" access="Read/Write" description="The SDMMC_DTIMER register contains the data timeout period, in card bus clock periods. A counter loads the value from the SDMMC_DTIMER register, and starts decrementing when the data path state machine (DPSM) enters the Wait_R or Busy state. If the timer reaches 0 while the DPSM is in either of these states, the timeout status flag is set." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATATIME" description="Data and R1b busy timeout period This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0). Data and R1b busy timeout period expressed in card bus clock periods." />
    </Register>
    <Register start="+0x28" size="0" name="SDMMC_DLENR" access="Read/Write" description="The SDMMC_DLENR register contains the number of data bytes to be transferred. The value is loaded into the data counter when data transfer starts." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="25" name="DATALENGTH" description="Data length value This register can only be written by firmware when DPSM is inactive (DPSMACT = 0). Number of data bytes to be transferred. When DDR = 1 DATALENGTH is truncated to a multiple of 2. (The last odd byte is not transfered) When DATALENGTH = 0 no data will be transfered, when requested by a CPSMEN and CMDTRANS = 1 also no command will be transfered. DTEN and CPSMEN are cleared to 0." />
    </Register>
    <Register start="+0x2C" size="0" name="SDMMC_DCTRL" access="Read/Write" description="The SDMMC_DCTRL register control the data path state machine (DPSM)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DTEN" description="Data transfer enable bit This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). This bit is cleared by Hardware when data transfer completes. This bit shall only be used to transfer data when no associated data transfer command is used, i.e. shall not be used with SD or eMMC cards." />
      <BitField start="1" size="1" name="DTDIR" description="Data transfer direction selection This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="2" size="2" name="DTMODE" description="Data transfer mode selection. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="4" size="4" name="DBLOCKSIZE" description="Data block size This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). Define the data block length when the block data transfer mode is selected: When DATALENGTH is not a multiple of DBLOCKSIZE, the transfered data is truncated at a multiple of DBLOCKSIZE. (Any remain data will not be transfered.) When DDR = 1, DBLOCKSIZE = 0000 shall not be used. (No data will be transfered)" />
      <BitField start="8" size="1" name="RWSTART" description="Read wait start. If this bit is set, read wait operation starts." />
      <BitField start="9" size="1" name="RWSTOP" description="Read wait stop This bit is written by firmware and auto cleared by hardware when the DPSM moves from the READ_WAIT state to the WAIT_R or IDLE state." />
      <BitField start="10" size="1" name="RWMOD" description="Read wait mode. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="11" size="1" name="SDIOEN" description="SD I/O interrupt enable functions This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). If this bit is set, the DPSM enables the SD I/O card specific interrupt operation." />
      <BitField start="12" size="1" name="BOOTACKEN" description="Enable the reception of the boot acknowledgment. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="13" size="1" name="FIFORST" description="FIFO reset, will flush any remaining data. This bit can only be written by firmware when IDMAEN= 0 and DPSM is active (DPSMACT = 1). This bit will only take effect when a transfer error or transfer hold occurs." />
    </Register>
    <Register start="+0x30" size="0" name="SDMMC_DCNTR" access="ReadOnly" description="The SDMMC_DCNTR register loads the value from the data length register (see SDMMC_DLENR) when the DPSM moves from the Idle state to the Wait_R or Wait_S state. As data is transferred, the counter decrements the value until it reaches 0. The DPSM then moves to the Idle state and when there has been no error, the data status end flag (DATAEND) is set." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="25" name="DATACOUNT" description="Data count value When read, the number of remaining data bytes to be transferred is returned. Write has no effect." />
    </Register>
    <Register start="+0x34" size="0" name="SDMMC_STAR" access="ReadOnly" description="The SDMMC_STAR register is a read-only register. It contains two types of flag:Static flags (bits [29,21,11:0]): these bits remain asserted until they are cleared by writing to the SDMMC interrupt Clear register (see SDMMC_ICR)Dynamic flags (bits [20:12]): these bits change state depending on the state of the underlying logic (for example, FIFO full and empty flags are asserted and de-asserted as data while written to the FIFO)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCRCFAIL" description="Command response received (CRC check failed). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="1" size="1" name="DCRCFAIL" description="Data block sent/received (CRC check failed). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="2" size="1" name="CTIMEOUT" description="Command response timeout. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR. The Command Timeout period has a fixed value of 64 SDMMC_CK clock periods." />
      <BitField start="3" size="1" name="DTIMEOUT" description="Data timeout. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="4" size="1" name="TXUNDERR" description="Transmit FIFO underrun error or IDMA read transfer error. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="5" size="1" name="RXOVERR" description="Received FIFO overrun error or IDMA write transfer error. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="6" size="1" name="CMDREND" description="Command response received (CRC check passed, or no CRC). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="7" size="1" name="CMDSENT" description="Command sent (no response required). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="8" size="1" name="DATAEND" description="Data transfer ended correctly. (data counter, DATACOUNT is zero and no errors occur). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="9" size="1" name="DHOLD" description="Data transfer Hold. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="10" size="1" name="DBCKEND" description="Data block sent/received. (CRC check passed) and DPSM moves to the READWAIT state. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="11" size="1" name="DABORT" description="Data transfer aborted by CMD12. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="12" size="1" name="DPSMACT" description="Data path state machine active, i.e. not in Idle state. This is a hardware status flag only, does not generate an interrupt." />
      <BitField start="13" size="1" name="CPSMACT" description="Command path state machine active, i.e. not in Idle state. This is a hardware status flag only, does not generate an interrupt." />
      <BitField start="14" size="1" name="TXFIFOHE" description="Transmit FIFO half empty At least half the number of words can be written into the FIFO. This bit is cleared when the FIFO becomes half+1 full." />
      <BitField start="15" size="1" name="RXFIFOHF" description="Receive FIFO half full There are at least half the number of words in the FIFO. This bit is cleared when the FIFO becomes half+1 empty." />
      <BitField start="16" size="1" name="TXFIFOF" description="Transmit FIFO full This is a hardware status flag only, does not generate an interrupt. This bit is cleared when one FIFO location becomes empty." />
      <BitField start="17" size="1" name="RXFIFOF" description="Receive FIFO full This bit is cleared when one FIFO location becomes empty." />
      <BitField start="18" size="1" name="TXFIFOE" description="Transmit FIFO empty This bit is cleared when one FIFO location becomes full." />
      <BitField start="19" size="1" name="RXFIFOE" description="Receive FIFO empty This is a hardware status flag only, does not generate an interrupt. This bit is cleared when one FIFO location becomes full." />
      <BitField start="20" size="1" name="BUSYD0" description="Inverted value of SDMMC_D0 line (Busy), sampled at the end of a CMD response and a second time 2 SDMMC_CK cycles after the CMD response. This bit is reset to not busy when the SDMMCD0 line changes from busy to not busy. This bit does not signal busy due to data transfer. This is a hardware status flag only, it does not generate an interrupt." />
      <BitField start="21" size="1" name="BUSYD0END" description="end of SDMMC_D0 Busy following a CMD response detected. This indicates only end of busy following a CMD response. This bit does not signal busy due to data transfer. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="22" size="1" name="SDIOIT" description="SDIO interrupt received. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="23" size="1" name="ACKFAIL" description="Boot acknowledgment received (boot acknowledgment check fail). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="24" size="1" name="ACKTIMEOUT" description="Boot acknowledgment timeout. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="25" size="1" name="VSWEND" description="Voltage switch critical timing section completion. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="26" size="1" name="CKSTOP" description="SDMMC_CK stopped in Voltage switch procedure. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="27" size="1" name="IDMATE" description="IDMA transfer error. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
      <BitField start="28" size="1" name="IDMABTC" description="IDMA buffer transfer complete. interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR." />
    </Register>
    <Register start="+0x38" size="0" name="SDMMC_ICR" access="Read/Write" description="The SDMMC_ICR register is a write-only register. Writing a bit with 1 clears the corresponding bit in the SDMMC_STAR status register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCRCFAILC" description="CCRCFAIL flag clear bit Set by software to clear the CCRCFAIL flag." />
      <BitField start="1" size="1" name="DCRCFAILC" description="DCRCFAIL flag clear bit Set by software to clear the DCRCFAIL flag." />
      <BitField start="2" size="1" name="CTIMEOUTC" description="CTIMEOUT flag clear bit Set by software to clear the CTIMEOUT flag." />
      <BitField start="3" size="1" name="DTIMEOUTC" description="DTIMEOUT flag clear bit Set by software to clear the DTIMEOUT flag." />
      <BitField start="4" size="1" name="TXUNDERRC" description="TXUNDERR flag clear bit Set by software to clear TXUNDERR flag." />
      <BitField start="5" size="1" name="RXOVERRC" description="RXOVERR flag clear bit Set by software to clear the RXOVERR flag." />
      <BitField start="6" size="1" name="CMDRENDC" description="CMDREND flag clear bit Set by software to clear the CMDREND flag." />
      <BitField start="7" size="1" name="CMDSENTC" description="CMDSENT flag clear bit Set by software to clear the CMDSENT flag." />
      <BitField start="8" size="1" name="DATAENDC" description="DATAEND flag clear bit Set by software to clear the DATAEND flag." />
      <BitField start="9" size="1" name="DHOLDC" description="DHOLD flag clear bit Set by software to clear the DHOLD flag." />
      <BitField start="10" size="1" name="DBCKENDC" description="DBCKEND flag clear bit Set by software to clear the DBCKEND flag." />
      <BitField start="11" size="1" name="DABORTC" description="DABORT flag clear bit Set by software to clear the DABORT flag." />
      <BitField start="21" size="1" name="BUSYD0ENDC" description="BUSYD0END flag clear bit Set by software to clear the BUSYD0END flag." />
      <BitField start="22" size="1" name="SDIOITC" description="SDIOIT flag clear bit Set by software to clear the SDIOIT flag." />
      <BitField start="23" size="1" name="ACKFAILC" description="ACKFAIL flag clear bit Set by software to clear the ACKFAIL flag." />
      <BitField start="24" size="1" name="ACKTIMEOUTC" description="ACKTIMEOUT flag clear bit Set by software to clear the ACKTIMEOUT flag." />
      <BitField start="25" size="1" name="VSWENDC" description="VSWEND flag clear bit Set by software to clear the VSWEND flag." />
      <BitField start="26" size="1" name="CKSTOPC" description="CKSTOP flag clear bit Set by software to clear the CKSTOP flag." />
      <BitField start="27" size="1" name="IDMATEC" description="IDMA transfer error clear bit Set by software to clear the IDMATE flag." />
      <BitField start="28" size="1" name="IDMABTCC" description="IDMA buffer transfer complete clear bit Set by software to clear the IDMABTC flag." />
    </Register>
    <Register start="+0x3C" size="0" name="SDMMC_MASKR" access="Read/Write" description="The interrupt mask register determines which status flags generate an interrupt request by setting the corresponding bit to 1." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCRCFAILIE" description="Command CRC fail interrupt enable Set and cleared by software to enable/disable interrupt caused by command CRC failure." />
      <BitField start="1" size="1" name="DCRCFAILIE" description="Data CRC fail interrupt enable Set and cleared by software to enable/disable interrupt caused by data CRC failure." />
      <BitField start="2" size="1" name="CTIMEOUTIE" description="Command timeout interrupt enable Set and cleared by software to enable/disable interrupt caused by command timeout." />
      <BitField start="3" size="1" name="DTIMEOUTIE" description="Data timeout interrupt enable Set and cleared by software to enable/disable interrupt caused by data timeout." />
      <BitField start="4" size="1" name="TXUNDERRIE" description="Tx FIFO underrun error interrupt enable Set and cleared by software to enable/disable interrupt caused by Tx FIFO underrun error." />
      <BitField start="5" size="1" name="RXOVERRIE" description="Rx FIFO overrun error interrupt enable Set and cleared by software to enable/disable interrupt caused by Rx FIFO overrun error." />
      <BitField start="6" size="1" name="CMDRENDIE" description="Command response received interrupt enable Set and cleared by software to enable/disable interrupt caused by receiving command response." />
      <BitField start="7" size="1" name="CMDSENTIE" description="Command sent interrupt enable Set and cleared by software to enable/disable interrupt caused by sending command." />
      <BitField start="8" size="1" name="DATAENDIE" description="Data end interrupt enable Set and cleared by software to enable/disable interrupt caused by data end." />
      <BitField start="9" size="1" name="DHOLDIE" description="Data hold interrupt enable Set and cleared by software to enable/disable the interrupt generated when sending new data is hold in the DPSM Wait_S state." />
      <BitField start="10" size="1" name="DBCKENDIE" description="Data block end interrupt enable Set and cleared by software to enable/disable interrupt caused by data block end." />
      <BitField start="11" size="1" name="DABORTIE" description="Data transfer aborted interrupt enable Set and cleared by software to enable/disable interrupt caused by a data transfer being aborted." />
      <BitField start="14" size="1" name="TXFIFOHEIE" description="Tx FIFO half empty interrupt enable Set and cleared by software to enable/disable interrupt caused by Tx FIFO half empty." />
      <BitField start="15" size="1" name="RXFIFOHFIE" description="Rx FIFO half full interrupt enable Set and cleared by software to enable/disable interrupt caused by Rx FIFO half full." />
      <BitField start="17" size="1" name="RXFIFOFIE" description="Rx FIFO full interrupt enable Set and cleared by software to enable/disable interrupt caused by Rx FIFO full." />
      <BitField start="18" size="1" name="TXFIFOEIE" description="Tx FIFO empty interrupt enable Set and cleared by software to enable/disable interrupt caused by Tx FIFO empty." />
      <BitField start="21" size="1" name="BUSYD0ENDIE" description="BUSYD0END interrupt enable Set and cleared by software to enable/disable the interrupt generated when SDMMC_D0 signal changes from busy to NOT busy following a CMD response." />
      <BitField start="22" size="1" name="SDIOITIE" description="SDIO mode interrupt received interrupt enable Set and cleared by software to enable/disable the interrupt generated when receiving the SDIO mode interrupt." />
      <BitField start="23" size="1" name="ACKFAILIE" description="Acknowledgment Fail interrupt enable Set and cleared by software to enable/disable interrupt caused by acknowledgment Fail." />
      <BitField start="24" size="1" name="ACKTIMEOUTIE" description="Acknowledgment timeout interrupt enable Set and cleared by software to enable/disable interrupt caused by acknowledgment timeout." />
      <BitField start="25" size="1" name="VSWENDIE" description="Voltage switch critical timing section completion interrupt enable Set and cleared by software to enable/disable the interrupt generated when voltage switch critical timing section completion." />
      <BitField start="26" size="1" name="CKSTOPIE" description="Voltage Switch clock stopped interrupt enable Set and cleared by software to enable/disable interrupt caused by Voltage Switch clock stopped." />
      <BitField start="28" size="1" name="IDMABTCIE" description="IDMA buffer transfer complete interrupt enable Set and cleared by software to enable/disable the interrupt generated when the IDMA has transferred all data belonging to a memory buffer." />
    </Register>
    <Register start="+0x40" size="0" name="SDMMC_ACKTIMER" access="Read/Write" description="The SDMMC_ACKTIMER register contains the acknowledgment timeout period, in SDMMC_CK bus clock periods. A counter loads the value from the SDMMC_ACKTIMER register, and starts decrementing when the data path state machine (DPSM) enters the Wait_Ack state. If the timer reaches 0 while the DPSM is in this states, the acknowledgment timeout status flag is set." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="25" name="ACKTIME" description="Boot acknowledgment timeout period This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). Boot acknowledgment timeout period expressed in card bus clock periods." />
    </Register>
    <Register start="+0x50" size="0" name="SDMMC_IDMACTRLR" access="Read/Write" description="The receive and transmit FIFOs can be read or written as 32-bit wide registers. The FIFOs contain 32 entries on 32 sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IDMAEN" description="IDMA enable This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="1" size="1" name="IDMABMODE" description="Buffer mode selection. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
      <BitField start="2" size="1" name="IDMABACT" description="Double buffer mode active buffer indication This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). When IDMA is enabled this bit is toggled by hardware." />
    </Register>
    <Register start="+0x54" size="0" name="SDMMC_IDMABSIZER" access="Read/Write" description="The SDMMC_IDMABSIZER register contains the buffers size when in double buffer configuration." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="8" name="IDMABNDT" description="Number of transfers per buffer. This 8-bit value shall be multiplied by 8 to get the size of the buffer in 32-bit words and by 32 to get the size of the buffer in bytes. Example: IDMABNDT = 0x01: buffer size = 8 words = 32 bytes. These bits can only be written by firmware when DPSM is inactive (DPSMACT = 0)." />
    </Register>
    <Register start="+0x58" size="0" name="SDMMC_IDMABASE0R" access="Read/Write" description="The SDMMC_IDMABASE0R register contains the memory buffer base address in single buffer configuration and the buffer 0 base address in double buffer configuration." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IDMABASE0" description="Buffer 0 memory base address bits [31:2], shall be word aligned (bit [1:0] are always 0 and read only). This register can be written by firmware when DPSM is inactive (DPSMACT = 0), and can dynamically be written by firmware when DPSM active (DPSMACT = 1) and memory buffer 0 is inactive (IDMABACT = 1)." />
    </Register>
    <Register start="+0x5C" size="0" name="SDMMC_IDMABASE1R" access="Read/Write" description="The SDMMC_IDMABASE1R register contains the double buffer configuration second buffer memory base address." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IDMABASE1" description="Buffer 1 memory base address, shall be word aligned (bit [1:0] are always 0 and read only). This register can be written by firmware when DPSM is inactive (DPSMACT = 0), and can dynamically be written by firmware when DPSM active (DPSMACT = 1) and memory buffer 1 is inactive (IDMABACT = 0)." />
    </Register>
    <Register start="+0x80" size="0" name="SDMMC_FIFOR" access="Read/Write" description="The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO.When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FIFODATA" description="Receive and transmit FIFO data This register can only be read or written by firmware when the DPSM is active (DPSMACT=1). The FIFO data occupies 16 entries of 32-bit words." />
    </Register>
    <Register start="+0x10" size="0" name="SDMMC_RESPCMDR" access="ReadOnly" description="SDMMC command response register" reset_value="0xA3C5DD01" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="RESPCMD" description="Response command index" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPDIFRX" start="0x40004000" description="Receiver Interface">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="Control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SPDIFRXEN" description="Peripheral Block Enable" />
      <BitField start="2" size="1" name="RXDMAEN" description="Receiver DMA ENable for data flow" />
      <BitField start="3" size="1" name="RXSTEO" description="STerEO Mode" />
      <BitField start="4" size="2" name="DRFMT" description="RX Data format" />
      <BitField start="6" size="1" name="PMSK" description="Mask Parity error bit" />
      <BitField start="7" size="1" name="VMSK" description="Mask of Validity bit" />
      <BitField start="8" size="1" name="CUMSK" description="Mask of channel status and user bits" />
      <BitField start="9" size="1" name="PTMSK" description="Mask of Preamble Type bits" />
      <BitField start="10" size="1" name="CBDMAEN" description="Control Buffer DMA ENable for control flow" />
      <BitField start="11" size="1" name="CHSEL" description="Channel Selection" />
      <BitField start="12" size="2" name="NBTR" description="Maximum allowed re-tries during synchronization phase" />
      <BitField start="14" size="1" name="WFA" description="Wait For Activity" />
      <BitField start="16" size="3" name="INSEL" description="input selection" />
      <BitField start="20" size="1" name="CKSEN" description="Symbol Clock Enable" />
      <BitField start="21" size="1" name="CKSBKPEN" description="Backup Symbol Clock Enable" />
    </Register>
    <Register start="+0x4" size="0" name="IMR" access="Read/Write" description="Interrupt mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="1" size="1" name="CSRNEIE" description="Control Buffer Ready Interrupt Enable" />
      <BitField start="2" size="1" name="PERRIE" description="Parity error interrupt enable" />
      <BitField start="3" size="1" name="OVRIE" description="Overrun error Interrupt Enable" />
      <BitField start="4" size="1" name="SBLKIE" description="Synchronization Block Detected Interrupt Enable" />
      <BitField start="5" size="1" name="SYNCDIE" description="Synchronization Done" />
      <BitField start="6" size="1" name="IFEIE" description="Serial Interface Error Interrupt Enable" />
    </Register>
    <Register start="+0x8" size="0" name="SR" access="ReadOnly" description="Status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXNE" description="Read data register not empty" />
      <BitField start="1" size="1" name="CSRNE" description="Control Buffer register is not empty" />
      <BitField start="2" size="1" name="PERR" description="Parity error" />
      <BitField start="3" size="1" name="OVR" description="Overrun error" />
      <BitField start="4" size="1" name="SBD" description="Synchronization Block Detected" />
      <BitField start="5" size="1" name="SYNCD" description="Synchronization Done" />
      <BitField start="6" size="1" name="FERR" description="Framing error" />
      <BitField start="7" size="1" name="SERR" description="Synchronization error" />
      <BitField start="8" size="1" name="TERR" description="Time-out error" />
      <BitField start="16" size="15" name="WIDTH5" description="Duration of 5 symbols counted with SPDIF_CLK" />
    </Register>
    <Register start="+0xC" size="0" name="IFCR" access="WriteOnly" description="Interrupt Flag Clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="PERRCF" description="Clears the Parity error flag" />
      <BitField start="3" size="1" name="OVRCF" description="Clears the Overrun error flag" />
      <BitField start="4" size="1" name="SBDCF" description="Clears the Synchronization Block Detected flag" />
      <BitField start="5" size="1" name="SYNCDCF" description="Clears the Synchronization Done flag" />
    </Register>
    <Register start="+0x10" size="0" name="FMT0_DR" access="ReadOnly" description="Data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="DR" description="Parity Error bit" />
      <BitField start="24" size="1" name="PE" description="Parity Error bit" />
      <BitField start="25" size="1" name="V" description="Validity bit" />
      <BitField start="26" size="1" name="U" description="User bit" />
      <BitField start="27" size="1" name="C" description="Channel Status bit" />
      <BitField start="28" size="2" name="PT" description="Preamble Type" />
    </Register>
    <Register start="+0x14" size="0" name="CSR" access="ReadOnly" description="Channel Status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="USR" description="User data information" />
      <BitField start="16" size="8" name="CS" description="Channel A status information" />
      <BitField start="24" size="1" name="SOB" description="Start Of Block" />
    </Register>
    <Register start="+0x18" size="0" name="DIR" access="ReadOnly" description="Debug Information register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="THI" description="Threshold HIGH" />
      <BitField start="16" size="13" name="TLO" description="Threshold LOW" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI1" start="0x40013000" description="Serial peripheral interface">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SPE" description="Serial Peripheral Enable" />
      <BitField start="8" size="1" name="MASRX" description="Master automatic SUSP in Receive mode" />
      <BitField start="9" size="1" name="CSTART" description="Master transfer start" />
      <BitField start="10" size="1" name="CSUSP" description="Master SUSPend request" />
      <BitField start="11" size="1" name="HDDIR" description="Rx/Tx direction at Half-duplex mode" />
      <BitField start="12" size="1" name="SSI" description="Internal SS signal input level" />
      <BitField start="13" size="1" name="CRC33_17" description="32-bit CRC polynomial configuration" />
      <BitField start="14" size="1" name="RCRCI" description="CRC calculation initialization pattern control for receiver" />
      <BitField start="15" size="1" name="TCRCI" description="CRC calculation initialization pattern control for transmitter" />
      <BitField start="16" size="1" name="IOLOCK" description="Locking the AF configuration of associated IOs" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSIZE" description="Number of data at current transfer" />
      <BitField start="16" size="16" name="TSER" description="Number of data transfer extension to be reload into TSIZE just when a previous" />
    </Register>
    <Register start="+0x8" size="0" name="CFG1" access="Read/Write" description="configuration register 1" reset_value="0x00070007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DSIZE" description="Number of bits in at single SPI data frame" />
      <BitField start="5" size="4" name="FTHVL" description="threshold level" />
      <BitField start="9" size="2" name="UDRCFG" description="Behavior of slave transmitter at underrun condition" />
      <BitField start="11" size="2" name="UDRDET" description="Detection of underrun condition at slave transmitter" />
      <BitField start="14" size="1" name="RXDMAEN" description="Rx DMA stream enable" />
      <BitField start="15" size="1" name="TXDMAEN" description="Tx DMA stream enable" />
      <BitField start="16" size="5" name="CRCSIZE" description="Length of CRC frame to be transacted and compared" />
      <BitField start="22" size="1" name="CRCEN" description="Hardware CRC computation enable" />
      <BitField start="28" size="3" name="MBR" description="Master baud rate" />
    </Register>
    <Register start="+0xC" size="0" name="CFG2" access="Read/Write" description="configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MSSI" description="Master SS Idleness" />
      <BitField start="4" size="4" name="MIDI" description="Master Inter-Data Idleness" />
      <BitField start="15" size="1" name="IOSWP" description="Swap functionality of MISO and MOSI pins" />
      <BitField start="17" size="2" name="COMM" description="SPI Communication Mode" />
      <BitField start="19" size="3" name="SP" description="Serial Protocol" />
      <BitField start="22" size="1" name="MASTER" description="SPI Master" />
      <BitField start="23" size="1" name="LSBFRST" description="Data frame format" />
      <BitField start="24" size="1" name="CPHA" description="Clock phase" />
      <BitField start="25" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="26" size="1" name="SSM" description="Software management of SS signal input" />
      <BitField start="28" size="1" name="SSIOP" description="SS input/output polarity" />
      <BitField start="29" size="1" name="SSOE" description="SS output enable" />
      <BitField start="30" size="1" name="SSOM" description="SS output management in master mode" />
      <BitField start="31" size="1" name="AFCNTR" description="Alternate function GPIOs control" />
    </Register>
    <Register start="+0x10" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXPIE" description="RXP Interrupt Enable" />
      <BitField start="1" size="1" name="TXPIE" description="TXP interrupt enable" />
      <BitField start="2" size="1" name="DPXPIE" description="DXP interrupt enabled" />
      <BitField start="3" size="1" name="EOTIE" description="EOT, SUSP and TXC interrupt enable" />
      <BitField start="4" size="1" name="TXTFIE" description="TXTFIE interrupt enable" />
      <BitField start="5" size="1" name="UDRIE" description="UDR interrupt enable" />
      <BitField start="6" size="1" name="OVRIE" description="OVR interrupt enable" />
      <BitField start="7" size="1" name="CRCEIE" description="CRC Interrupt enable" />
      <BitField start="8" size="1" name="TIFREIE" description="TIFRE interrupt enable" />
      <BitField start="9" size="1" name="MODFIE" description="Mode Fault interrupt enable" />
      <BitField start="10" size="1" name="TSERFIE" description="Additional number of transactions reload interrupt enable" />
    </Register>
    <Register start="+0x14" size="0" name="SR" access="ReadOnly" description="Status Register" reset_value="0x00001002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXP" description="Rx-Packet available" />
      <BitField start="1" size="1" name="TXP" description="Tx-Packet space available" />
      <BitField start="2" size="1" name="DXP" description="Duplex Packet" />
      <BitField start="3" size="1" name="EOT" description="End Of Transfer" />
      <BitField start="4" size="1" name="TXTF" description="Transmission Transfer Filled" />
      <BitField start="5" size="1" name="UDR" description="Underrun at slave transmission mode" />
      <BitField start="6" size="1" name="OVR" description="Overrun" />
      <BitField start="7" size="1" name="CRCE" description="CRC Error" />
      <BitField start="8" size="1" name="TIFRE" description="TI frame format error" />
      <BitField start="9" size="1" name="MODF" description="Mode Fault" />
      <BitField start="10" size="1" name="TSERF" description="Additional number of SPI data to be transacted was reload" />
      <BitField start="11" size="1" name="SUSP" description="SUSPend" />
      <BitField start="12" size="1" name="TXC" description="TxFIFO transmission complete" />
      <BitField start="13" size="2" name="RXPLVL" description="RxFIFO Packing LeVeL" />
      <BitField start="15" size="1" name="RXWNE" description="RxFIFO Word Not Empty" />
      <BitField start="16" size="16" name="CTSIZE" description="Number of data frames remaining in current TSIZE session" />
    </Register>
    <Register start="+0x18" size="0" name="IFCR" access="WriteOnly" description="Interrupt/Status Flags Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="EOTC" description="End Of Transfer flag clear" />
      <BitField start="4" size="1" name="TXTFC" description="Transmission Transfer Filled flag clear" />
      <BitField start="5" size="1" name="UDRC" description="Underrun flag clear" />
      <BitField start="6" size="1" name="OVRC" description="Overrun flag clear" />
      <BitField start="7" size="1" name="CRCEC" description="CRC Error flag clear" />
      <BitField start="8" size="1" name="TIFREC" description="TI frame format error flag clear" />
      <BitField start="9" size="1" name="MODFC" description="Mode Fault flag clear" />
      <BitField start="10" size="1" name="TSERFC" description="TSERFC flag clear" />
      <BitField start="11" size="1" name="SUSPC" description="SUSPend flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="TXDR" access="WriteOnly" description="Transmit Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDR" description="Transmit data register" />
    </Register>
    <Register start="+0x30" size="0" name="RXDR" access="ReadOnly" description="Receive Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDR" description="Receive data register" />
    </Register>
    <Register start="+0x40" size="0" name="CRCPOLY" access="Read/Write" description="Polynomial Register" reset_value="0x00000107" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x44" size="0" name="TXCRC" access="Read/Write" description="Transmitter CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXCRC" description="CRC register for transmitter" />
    </Register>
    <Register start="+0x48" size="0" name="RXCRC" access="Read/Write" description="Receiver CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXCRC" description="CRC register for receiver" />
    </Register>
    <Register start="+0x4C" size="0" name="UDRDR" access="Read/Write" description="Underrun Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UDRDR" description="Data at slave underrun condition" />
    </Register>
    <Register start="+0x50" size="0" name="I2SCFGR" access="Read/Write" description="configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2SMOD" description="I2S mode selection" />
      <BitField start="1" size="3" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="4" size="2" name="I2SSTD" description="I2S standard selection" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="8" size="2" name="DATLEN" description="Data length to be transferred" />
      <BitField start="10" size="1" name="CHLEN" description="Channel length (number of bits per audio channel)" />
      <BitField start="11" size="1" name="CKPOL" description="Serial audio clock polarity" />
      <BitField start="12" size="1" name="FIXCH" description="Word select inversion" />
      <BitField start="13" size="1" name="WSINV" description="Fixed channel length in SLAVE" />
      <BitField start="14" size="1" name="DATFMT" description="Data format" />
      <BitField start="16" size="8" name="I2SDIV" description="I2S linear prescaler" />
      <BitField start="24" size="1" name="ODD" description="Odd factor for the prescaler" />
      <BitField start="25" size="1" name="MCKOE" description="Master clock output enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI2" start="0x40003800" description="Serial peripheral interface">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SPE" description="Serial Peripheral Enable" />
      <BitField start="8" size="1" name="MASRX" description="Master automatic SUSP in Receive mode" />
      <BitField start="9" size="1" name="CSTART" description="Master transfer start" />
      <BitField start="10" size="1" name="CSUSP" description="Master SUSPend request" />
      <BitField start="11" size="1" name="HDDIR" description="Rx/Tx direction at Half-duplex mode" />
      <BitField start="12" size="1" name="SSI" description="Internal SS signal input level" />
      <BitField start="13" size="1" name="CRC33_17" description="32-bit CRC polynomial configuration" />
      <BitField start="14" size="1" name="RCRCI" description="CRC calculation initialization pattern control for receiver" />
      <BitField start="15" size="1" name="TCRCI" description="CRC calculation initialization pattern control for transmitter" />
      <BitField start="16" size="1" name="IOLOCK" description="Locking the AF configuration of associated IOs" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSIZE" description="Number of data at current transfer" />
      <BitField start="16" size="16" name="TSER" description="Number of data transfer extension to be reload into TSIZE just when a previous" />
    </Register>
    <Register start="+0x8" size="0" name="CFG1" access="Read/Write" description="configuration register 1" reset_value="0x00070007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DSIZE" description="Number of bits in at single SPI data frame" />
      <BitField start="5" size="4" name="FTHVL" description="threshold level" />
      <BitField start="9" size="2" name="UDRCFG" description="Behavior of slave transmitter at underrun condition" />
      <BitField start="11" size="2" name="UDRDET" description="Detection of underrun condition at slave transmitter" />
      <BitField start="14" size="1" name="RXDMAEN" description="Rx DMA stream enable" />
      <BitField start="15" size="1" name="TXDMAEN" description="Tx DMA stream enable" />
      <BitField start="16" size="5" name="CRCSIZE" description="Length of CRC frame to be transacted and compared" />
      <BitField start="22" size="1" name="CRCEN" description="Hardware CRC computation enable" />
      <BitField start="28" size="3" name="MBR" description="Master baud rate" />
    </Register>
    <Register start="+0xC" size="0" name="CFG2" access="Read/Write" description="configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MSSI" description="Master SS Idleness" />
      <BitField start="4" size="4" name="MIDI" description="Master Inter-Data Idleness" />
      <BitField start="15" size="1" name="IOSWP" description="Swap functionality of MISO and MOSI pins" />
      <BitField start="17" size="2" name="COMM" description="SPI Communication Mode" />
      <BitField start="19" size="3" name="SP" description="Serial Protocol" />
      <BitField start="22" size="1" name="MASTER" description="SPI Master" />
      <BitField start="23" size="1" name="LSBFRST" description="Data frame format" />
      <BitField start="24" size="1" name="CPHA" description="Clock phase" />
      <BitField start="25" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="26" size="1" name="SSM" description="Software management of SS signal input" />
      <BitField start="28" size="1" name="SSIOP" description="SS input/output polarity" />
      <BitField start="29" size="1" name="SSOE" description="SS output enable" />
      <BitField start="30" size="1" name="SSOM" description="SS output management in master mode" />
      <BitField start="31" size="1" name="AFCNTR" description="Alternate function GPIOs control" />
    </Register>
    <Register start="+0x10" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXPIE" description="RXP Interrupt Enable" />
      <BitField start="1" size="1" name="TXPIE" description="TXP interrupt enable" />
      <BitField start="2" size="1" name="DPXPIE" description="DXP interrupt enabled" />
      <BitField start="3" size="1" name="EOTIE" description="EOT, SUSP and TXC interrupt enable" />
      <BitField start="4" size="1" name="TXTFIE" description="TXTFIE interrupt enable" />
      <BitField start="5" size="1" name="UDRIE" description="UDR interrupt enable" />
      <BitField start="6" size="1" name="OVRIE" description="OVR interrupt enable" />
      <BitField start="7" size="1" name="CRCEIE" description="CRC Interrupt enable" />
      <BitField start="8" size="1" name="TIFREIE" description="TIFRE interrupt enable" />
      <BitField start="9" size="1" name="MODFIE" description="Mode Fault interrupt enable" />
      <BitField start="10" size="1" name="TSERFIE" description="Additional number of transactions reload interrupt enable" />
    </Register>
    <Register start="+0x14" size="0" name="SR" access="ReadOnly" description="Status Register" reset_value="0x00001002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXP" description="Rx-Packet available" />
      <BitField start="1" size="1" name="TXP" description="Tx-Packet space available" />
      <BitField start="2" size="1" name="DXP" description="Duplex Packet" />
      <BitField start="3" size="1" name="EOT" description="End Of Transfer" />
      <BitField start="4" size="1" name="TXTF" description="Transmission Transfer Filled" />
      <BitField start="5" size="1" name="UDR" description="Underrun at slave transmission mode" />
      <BitField start="6" size="1" name="OVR" description="Overrun" />
      <BitField start="7" size="1" name="CRCE" description="CRC Error" />
      <BitField start="8" size="1" name="TIFRE" description="TI frame format error" />
      <BitField start="9" size="1" name="MODF" description="Mode Fault" />
      <BitField start="10" size="1" name="TSERF" description="Additional number of SPI data to be transacted was reload" />
      <BitField start="11" size="1" name="SUSP" description="SUSPend" />
      <BitField start="12" size="1" name="TXC" description="TxFIFO transmission complete" />
      <BitField start="13" size="2" name="RXPLVL" description="RxFIFO Packing LeVeL" />
      <BitField start="15" size="1" name="RXWNE" description="RxFIFO Word Not Empty" />
      <BitField start="16" size="16" name="CTSIZE" description="Number of data frames remaining in current TSIZE session" />
    </Register>
    <Register start="+0x18" size="0" name="IFCR" access="WriteOnly" description="Interrupt/Status Flags Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="EOTC" description="End Of Transfer flag clear" />
      <BitField start="4" size="1" name="TXTFC" description="Transmission Transfer Filled flag clear" />
      <BitField start="5" size="1" name="UDRC" description="Underrun flag clear" />
      <BitField start="6" size="1" name="OVRC" description="Overrun flag clear" />
      <BitField start="7" size="1" name="CRCEC" description="CRC Error flag clear" />
      <BitField start="8" size="1" name="TIFREC" description="TI frame format error flag clear" />
      <BitField start="9" size="1" name="MODFC" description="Mode Fault flag clear" />
      <BitField start="10" size="1" name="TSERFC" description="TSERFC flag clear" />
      <BitField start="11" size="1" name="SUSPC" description="SUSPend flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="TXDR" access="WriteOnly" description="Transmit Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDR" description="Transmit data register" />
    </Register>
    <Register start="+0x30" size="0" name="RXDR" access="ReadOnly" description="Receive Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDR" description="Receive data register" />
    </Register>
    <Register start="+0x40" size="0" name="CRCPOLY" access="Read/Write" description="Polynomial Register" reset_value="0x00000107" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x44" size="0" name="TXCRC" access="Read/Write" description="Transmitter CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXCRC" description="CRC register for transmitter" />
    </Register>
    <Register start="+0x48" size="0" name="RXCRC" access="Read/Write" description="Receiver CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXCRC" description="CRC register for receiver" />
    </Register>
    <Register start="+0x4C" size="0" name="UDRDR" access="Read/Write" description="Underrun Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UDRDR" description="Data at slave underrun condition" />
    </Register>
    <Register start="+0x50" size="0" name="I2SCFGR" access="Read/Write" description="configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2SMOD" description="I2S mode selection" />
      <BitField start="1" size="3" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="4" size="2" name="I2SSTD" description="I2S standard selection" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="8" size="2" name="DATLEN" description="Data length to be transferred" />
      <BitField start="10" size="1" name="CHLEN" description="Channel length (number of bits per audio channel)" />
      <BitField start="11" size="1" name="CKPOL" description="Serial audio clock polarity" />
      <BitField start="12" size="1" name="FIXCH" description="Word select inversion" />
      <BitField start="13" size="1" name="WSINV" description="Fixed channel length in SLAVE" />
      <BitField start="14" size="1" name="DATFMT" description="Data format" />
      <BitField start="16" size="8" name="I2SDIV" description="I2S linear prescaler" />
      <BitField start="24" size="1" name="ODD" description="Odd factor for the prescaler" />
      <BitField start="25" size="1" name="MCKOE" description="Master clock output enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI3" start="0x40003C00" description="Serial peripheral interface">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SPE" description="Serial Peripheral Enable" />
      <BitField start="8" size="1" name="MASRX" description="Master automatic SUSP in Receive mode" />
      <BitField start="9" size="1" name="CSTART" description="Master transfer start" />
      <BitField start="10" size="1" name="CSUSP" description="Master SUSPend request" />
      <BitField start="11" size="1" name="HDDIR" description="Rx/Tx direction at Half-duplex mode" />
      <BitField start="12" size="1" name="SSI" description="Internal SS signal input level" />
      <BitField start="13" size="1" name="CRC33_17" description="32-bit CRC polynomial configuration" />
      <BitField start="14" size="1" name="RCRCI" description="CRC calculation initialization pattern control for receiver" />
      <BitField start="15" size="1" name="TCRCI" description="CRC calculation initialization pattern control for transmitter" />
      <BitField start="16" size="1" name="IOLOCK" description="Locking the AF configuration of associated IOs" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSIZE" description="Number of data at current transfer" />
      <BitField start="16" size="16" name="TSER" description="Number of data transfer extension to be reload into TSIZE just when a previous" />
    </Register>
    <Register start="+0x8" size="0" name="CFG1" access="Read/Write" description="configuration register 1" reset_value="0x00070007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DSIZE" description="Number of bits in at single SPI data frame" />
      <BitField start="5" size="4" name="FTHVL" description="threshold level" />
      <BitField start="9" size="2" name="UDRCFG" description="Behavior of slave transmitter at underrun condition" />
      <BitField start="11" size="2" name="UDRDET" description="Detection of underrun condition at slave transmitter" />
      <BitField start="14" size="1" name="RXDMAEN" description="Rx DMA stream enable" />
      <BitField start="15" size="1" name="TXDMAEN" description="Tx DMA stream enable" />
      <BitField start="16" size="5" name="CRCSIZE" description="Length of CRC frame to be transacted and compared" />
      <BitField start="22" size="1" name="CRCEN" description="Hardware CRC computation enable" />
      <BitField start="28" size="3" name="MBR" description="Master baud rate" />
    </Register>
    <Register start="+0xC" size="0" name="CFG2" access="Read/Write" description="configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MSSI" description="Master SS Idleness" />
      <BitField start="4" size="4" name="MIDI" description="Master Inter-Data Idleness" />
      <BitField start="15" size="1" name="IOSWP" description="Swap functionality of MISO and MOSI pins" />
      <BitField start="17" size="2" name="COMM" description="SPI Communication Mode" />
      <BitField start="19" size="3" name="SP" description="Serial Protocol" />
      <BitField start="22" size="1" name="MASTER" description="SPI Master" />
      <BitField start="23" size="1" name="LSBFRST" description="Data frame format" />
      <BitField start="24" size="1" name="CPHA" description="Clock phase" />
      <BitField start="25" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="26" size="1" name="SSM" description="Software management of SS signal input" />
      <BitField start="28" size="1" name="SSIOP" description="SS input/output polarity" />
      <BitField start="29" size="1" name="SSOE" description="SS output enable" />
      <BitField start="30" size="1" name="SSOM" description="SS output management in master mode" />
      <BitField start="31" size="1" name="AFCNTR" description="Alternate function GPIOs control" />
    </Register>
    <Register start="+0x10" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXPIE" description="RXP Interrupt Enable" />
      <BitField start="1" size="1" name="TXPIE" description="TXP interrupt enable" />
      <BitField start="2" size="1" name="DPXPIE" description="DXP interrupt enabled" />
      <BitField start="3" size="1" name="EOTIE" description="EOT, SUSP and TXC interrupt enable" />
      <BitField start="4" size="1" name="TXTFIE" description="TXTFIE interrupt enable" />
      <BitField start="5" size="1" name="UDRIE" description="UDR interrupt enable" />
      <BitField start="6" size="1" name="OVRIE" description="OVR interrupt enable" />
      <BitField start="7" size="1" name="CRCEIE" description="CRC Interrupt enable" />
      <BitField start="8" size="1" name="TIFREIE" description="TIFRE interrupt enable" />
      <BitField start="9" size="1" name="MODFIE" description="Mode Fault interrupt enable" />
      <BitField start="10" size="1" name="TSERFIE" description="Additional number of transactions reload interrupt enable" />
    </Register>
    <Register start="+0x14" size="0" name="SR" access="ReadOnly" description="Status Register" reset_value="0x00001002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXP" description="Rx-Packet available" />
      <BitField start="1" size="1" name="TXP" description="Tx-Packet space available" />
      <BitField start="2" size="1" name="DXP" description="Duplex Packet" />
      <BitField start="3" size="1" name="EOT" description="End Of Transfer" />
      <BitField start="4" size="1" name="TXTF" description="Transmission Transfer Filled" />
      <BitField start="5" size="1" name="UDR" description="Underrun at slave transmission mode" />
      <BitField start="6" size="1" name="OVR" description="Overrun" />
      <BitField start="7" size="1" name="CRCE" description="CRC Error" />
      <BitField start="8" size="1" name="TIFRE" description="TI frame format error" />
      <BitField start="9" size="1" name="MODF" description="Mode Fault" />
      <BitField start="10" size="1" name="TSERF" description="Additional number of SPI data to be transacted was reload" />
      <BitField start="11" size="1" name="SUSP" description="SUSPend" />
      <BitField start="12" size="1" name="TXC" description="TxFIFO transmission complete" />
      <BitField start="13" size="2" name="RXPLVL" description="RxFIFO Packing LeVeL" />
      <BitField start="15" size="1" name="RXWNE" description="RxFIFO Word Not Empty" />
      <BitField start="16" size="16" name="CTSIZE" description="Number of data frames remaining in current TSIZE session" />
    </Register>
    <Register start="+0x18" size="0" name="IFCR" access="WriteOnly" description="Interrupt/Status Flags Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="EOTC" description="End Of Transfer flag clear" />
      <BitField start="4" size="1" name="TXTFC" description="Transmission Transfer Filled flag clear" />
      <BitField start="5" size="1" name="UDRC" description="Underrun flag clear" />
      <BitField start="6" size="1" name="OVRC" description="Overrun flag clear" />
      <BitField start="7" size="1" name="CRCEC" description="CRC Error flag clear" />
      <BitField start="8" size="1" name="TIFREC" description="TI frame format error flag clear" />
      <BitField start="9" size="1" name="MODFC" description="Mode Fault flag clear" />
      <BitField start="10" size="1" name="TSERFC" description="TSERFC flag clear" />
      <BitField start="11" size="1" name="SUSPC" description="SUSPend flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="TXDR" access="WriteOnly" description="Transmit Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDR" description="Transmit data register" />
    </Register>
    <Register start="+0x30" size="0" name="RXDR" access="ReadOnly" description="Receive Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDR" description="Receive data register" />
    </Register>
    <Register start="+0x40" size="0" name="CRCPOLY" access="Read/Write" description="Polynomial Register" reset_value="0x00000107" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x44" size="0" name="TXCRC" access="Read/Write" description="Transmitter CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXCRC" description="CRC register for transmitter" />
    </Register>
    <Register start="+0x48" size="0" name="RXCRC" access="Read/Write" description="Receiver CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXCRC" description="CRC register for receiver" />
    </Register>
    <Register start="+0x4C" size="0" name="UDRDR" access="Read/Write" description="Underrun Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UDRDR" description="Data at slave underrun condition" />
    </Register>
    <Register start="+0x50" size="0" name="I2SCFGR" access="Read/Write" description="configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2SMOD" description="I2S mode selection" />
      <BitField start="1" size="3" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="4" size="2" name="I2SSTD" description="I2S standard selection" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="8" size="2" name="DATLEN" description="Data length to be transferred" />
      <BitField start="10" size="1" name="CHLEN" description="Channel length (number of bits per audio channel)" />
      <BitField start="11" size="1" name="CKPOL" description="Serial audio clock polarity" />
      <BitField start="12" size="1" name="FIXCH" description="Word select inversion" />
      <BitField start="13" size="1" name="WSINV" description="Fixed channel length in SLAVE" />
      <BitField start="14" size="1" name="DATFMT" description="Data format" />
      <BitField start="16" size="8" name="I2SDIV" description="I2S linear prescaler" />
      <BitField start="24" size="1" name="ODD" description="Odd factor for the prescaler" />
      <BitField start="25" size="1" name="MCKOE" description="Master clock output enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI4" start="0x40013400" description="Serial peripheral interface">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SPE" description="Serial Peripheral Enable" />
      <BitField start="8" size="1" name="MASRX" description="Master automatic SUSP in Receive mode" />
      <BitField start="9" size="1" name="CSTART" description="Master transfer start" />
      <BitField start="10" size="1" name="CSUSP" description="Master SUSPend request" />
      <BitField start="11" size="1" name="HDDIR" description="Rx/Tx direction at Half-duplex mode" />
      <BitField start="12" size="1" name="SSI" description="Internal SS signal input level" />
      <BitField start="13" size="1" name="CRC33_17" description="32-bit CRC polynomial configuration" />
      <BitField start="14" size="1" name="RCRCI" description="CRC calculation initialization pattern control for receiver" />
      <BitField start="15" size="1" name="TCRCI" description="CRC calculation initialization pattern control for transmitter" />
      <BitField start="16" size="1" name="IOLOCK" description="Locking the AF configuration of associated IOs" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSIZE" description="Number of data at current transfer" />
      <BitField start="16" size="16" name="TSER" description="Number of data transfer extension to be reload into TSIZE just when a previous" />
    </Register>
    <Register start="+0x8" size="0" name="CFG1" access="Read/Write" description="configuration register 1" reset_value="0x00070007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DSIZE" description="Number of bits in at single SPI data frame" />
      <BitField start="5" size="4" name="FTHVL" description="threshold level" />
      <BitField start="9" size="2" name="UDRCFG" description="Behavior of slave transmitter at underrun condition" />
      <BitField start="11" size="2" name="UDRDET" description="Detection of underrun condition at slave transmitter" />
      <BitField start="14" size="1" name="RXDMAEN" description="Rx DMA stream enable" />
      <BitField start="15" size="1" name="TXDMAEN" description="Tx DMA stream enable" />
      <BitField start="16" size="5" name="CRCSIZE" description="Length of CRC frame to be transacted and compared" />
      <BitField start="22" size="1" name="CRCEN" description="Hardware CRC computation enable" />
      <BitField start="28" size="3" name="MBR" description="Master baud rate" />
    </Register>
    <Register start="+0xC" size="0" name="CFG2" access="Read/Write" description="configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MSSI" description="Master SS Idleness" />
      <BitField start="4" size="4" name="MIDI" description="Master Inter-Data Idleness" />
      <BitField start="15" size="1" name="IOSWP" description="Swap functionality of MISO and MOSI pins" />
      <BitField start="17" size="2" name="COMM" description="SPI Communication Mode" />
      <BitField start="19" size="3" name="SP" description="Serial Protocol" />
      <BitField start="22" size="1" name="MASTER" description="SPI Master" />
      <BitField start="23" size="1" name="LSBFRST" description="Data frame format" />
      <BitField start="24" size="1" name="CPHA" description="Clock phase" />
      <BitField start="25" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="26" size="1" name="SSM" description="Software management of SS signal input" />
      <BitField start="28" size="1" name="SSIOP" description="SS input/output polarity" />
      <BitField start="29" size="1" name="SSOE" description="SS output enable" />
      <BitField start="30" size="1" name="SSOM" description="SS output management in master mode" />
      <BitField start="31" size="1" name="AFCNTR" description="Alternate function GPIOs control" />
    </Register>
    <Register start="+0x10" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXPIE" description="RXP Interrupt Enable" />
      <BitField start="1" size="1" name="TXPIE" description="TXP interrupt enable" />
      <BitField start="2" size="1" name="DPXPIE" description="DXP interrupt enabled" />
      <BitField start="3" size="1" name="EOTIE" description="EOT, SUSP and TXC interrupt enable" />
      <BitField start="4" size="1" name="TXTFIE" description="TXTFIE interrupt enable" />
      <BitField start="5" size="1" name="UDRIE" description="UDR interrupt enable" />
      <BitField start="6" size="1" name="OVRIE" description="OVR interrupt enable" />
      <BitField start="7" size="1" name="CRCEIE" description="CRC Interrupt enable" />
      <BitField start="8" size="1" name="TIFREIE" description="TIFRE interrupt enable" />
      <BitField start="9" size="1" name="MODFIE" description="Mode Fault interrupt enable" />
      <BitField start="10" size="1" name="TSERFIE" description="Additional number of transactions reload interrupt enable" />
    </Register>
    <Register start="+0x14" size="0" name="SR" access="ReadOnly" description="Status Register" reset_value="0x00001002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXP" description="Rx-Packet available" />
      <BitField start="1" size="1" name="TXP" description="Tx-Packet space available" />
      <BitField start="2" size="1" name="DXP" description="Duplex Packet" />
      <BitField start="3" size="1" name="EOT" description="End Of Transfer" />
      <BitField start="4" size="1" name="TXTF" description="Transmission Transfer Filled" />
      <BitField start="5" size="1" name="UDR" description="Underrun at slave transmission mode" />
      <BitField start="6" size="1" name="OVR" description="Overrun" />
      <BitField start="7" size="1" name="CRCE" description="CRC Error" />
      <BitField start="8" size="1" name="TIFRE" description="TI frame format error" />
      <BitField start="9" size="1" name="MODF" description="Mode Fault" />
      <BitField start="10" size="1" name="TSERF" description="Additional number of SPI data to be transacted was reload" />
      <BitField start="11" size="1" name="SUSP" description="SUSPend" />
      <BitField start="12" size="1" name="TXC" description="TxFIFO transmission complete" />
      <BitField start="13" size="2" name="RXPLVL" description="RxFIFO Packing LeVeL" />
      <BitField start="15" size="1" name="RXWNE" description="RxFIFO Word Not Empty" />
      <BitField start="16" size="16" name="CTSIZE" description="Number of data frames remaining in current TSIZE session" />
    </Register>
    <Register start="+0x18" size="0" name="IFCR" access="WriteOnly" description="Interrupt/Status Flags Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="EOTC" description="End Of Transfer flag clear" />
      <BitField start="4" size="1" name="TXTFC" description="Transmission Transfer Filled flag clear" />
      <BitField start="5" size="1" name="UDRC" description="Underrun flag clear" />
      <BitField start="6" size="1" name="OVRC" description="Overrun flag clear" />
      <BitField start="7" size="1" name="CRCEC" description="CRC Error flag clear" />
      <BitField start="8" size="1" name="TIFREC" description="TI frame format error flag clear" />
      <BitField start="9" size="1" name="MODFC" description="Mode Fault flag clear" />
      <BitField start="10" size="1" name="TSERFC" description="TSERFC flag clear" />
      <BitField start="11" size="1" name="SUSPC" description="SUSPend flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="TXDR" access="WriteOnly" description="Transmit Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDR" description="Transmit data register" />
    </Register>
    <Register start="+0x30" size="0" name="RXDR" access="ReadOnly" description="Receive Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDR" description="Receive data register" />
    </Register>
    <Register start="+0x40" size="0" name="CRCPOLY" access="Read/Write" description="Polynomial Register" reset_value="0x00000107" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x44" size="0" name="TXCRC" access="Read/Write" description="Transmitter CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXCRC" description="CRC register for transmitter" />
    </Register>
    <Register start="+0x48" size="0" name="RXCRC" access="Read/Write" description="Receiver CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXCRC" description="CRC register for receiver" />
    </Register>
    <Register start="+0x4C" size="0" name="UDRDR" access="Read/Write" description="Underrun Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UDRDR" description="Data at slave underrun condition" />
    </Register>
    <Register start="+0x50" size="0" name="I2SCFGR" access="Read/Write" description="configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2SMOD" description="I2S mode selection" />
      <BitField start="1" size="3" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="4" size="2" name="I2SSTD" description="I2S standard selection" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="8" size="2" name="DATLEN" description="Data length to be transferred" />
      <BitField start="10" size="1" name="CHLEN" description="Channel length (number of bits per audio channel)" />
      <BitField start="11" size="1" name="CKPOL" description="Serial audio clock polarity" />
      <BitField start="12" size="1" name="FIXCH" description="Word select inversion" />
      <BitField start="13" size="1" name="WSINV" description="Fixed channel length in SLAVE" />
      <BitField start="14" size="1" name="DATFMT" description="Data format" />
      <BitField start="16" size="8" name="I2SDIV" description="I2S linear prescaler" />
      <BitField start="24" size="1" name="ODD" description="Odd factor for the prescaler" />
      <BitField start="25" size="1" name="MCKOE" description="Master clock output enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI5" start="0x40015000" description="Serial peripheral interface">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SPE" description="Serial Peripheral Enable" />
      <BitField start="8" size="1" name="MASRX" description="Master automatic SUSP in Receive mode" />
      <BitField start="9" size="1" name="CSTART" description="Master transfer start" />
      <BitField start="10" size="1" name="CSUSP" description="Master SUSPend request" />
      <BitField start="11" size="1" name="HDDIR" description="Rx/Tx direction at Half-duplex mode" />
      <BitField start="12" size="1" name="SSI" description="Internal SS signal input level" />
      <BitField start="13" size="1" name="CRC33_17" description="32-bit CRC polynomial configuration" />
      <BitField start="14" size="1" name="RCRCI" description="CRC calculation initialization pattern control for receiver" />
      <BitField start="15" size="1" name="TCRCI" description="CRC calculation initialization pattern control for transmitter" />
      <BitField start="16" size="1" name="IOLOCK" description="Locking the AF configuration of associated IOs" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSIZE" description="Number of data at current transfer" />
      <BitField start="16" size="16" name="TSER" description="Number of data transfer extension to be reload into TSIZE just when a previous" />
    </Register>
    <Register start="+0x8" size="0" name="CFG1" access="Read/Write" description="configuration register 1" reset_value="0x00070007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DSIZE" description="Number of bits in at single SPI data frame" />
      <BitField start="5" size="4" name="FTHVL" description="threshold level" />
      <BitField start="9" size="2" name="UDRCFG" description="Behavior of slave transmitter at underrun condition" />
      <BitField start="11" size="2" name="UDRDET" description="Detection of underrun condition at slave transmitter" />
      <BitField start="14" size="1" name="RXDMAEN" description="Rx DMA stream enable" />
      <BitField start="15" size="1" name="TXDMAEN" description="Tx DMA stream enable" />
      <BitField start="16" size="5" name="CRCSIZE" description="Length of CRC frame to be transacted and compared" />
      <BitField start="22" size="1" name="CRCEN" description="Hardware CRC computation enable" />
      <BitField start="28" size="3" name="MBR" description="Master baud rate" />
    </Register>
    <Register start="+0xC" size="0" name="CFG2" access="Read/Write" description="configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MSSI" description="Master SS Idleness" />
      <BitField start="4" size="4" name="MIDI" description="Master Inter-Data Idleness" />
      <BitField start="15" size="1" name="IOSWP" description="Swap functionality of MISO and MOSI pins" />
      <BitField start="17" size="2" name="COMM" description="SPI Communication Mode" />
      <BitField start="19" size="3" name="SP" description="Serial Protocol" />
      <BitField start="22" size="1" name="MASTER" description="SPI Master" />
      <BitField start="23" size="1" name="LSBFRST" description="Data frame format" />
      <BitField start="24" size="1" name="CPHA" description="Clock phase" />
      <BitField start="25" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="26" size="1" name="SSM" description="Software management of SS signal input" />
      <BitField start="28" size="1" name="SSIOP" description="SS input/output polarity" />
      <BitField start="29" size="1" name="SSOE" description="SS output enable" />
      <BitField start="30" size="1" name="SSOM" description="SS output management in master mode" />
      <BitField start="31" size="1" name="AFCNTR" description="Alternate function GPIOs control" />
    </Register>
    <Register start="+0x10" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXPIE" description="RXP Interrupt Enable" />
      <BitField start="1" size="1" name="TXPIE" description="TXP interrupt enable" />
      <BitField start="2" size="1" name="DPXPIE" description="DXP interrupt enabled" />
      <BitField start="3" size="1" name="EOTIE" description="EOT, SUSP and TXC interrupt enable" />
      <BitField start="4" size="1" name="TXTFIE" description="TXTFIE interrupt enable" />
      <BitField start="5" size="1" name="UDRIE" description="UDR interrupt enable" />
      <BitField start="6" size="1" name="OVRIE" description="OVR interrupt enable" />
      <BitField start="7" size="1" name="CRCEIE" description="CRC Interrupt enable" />
      <BitField start="8" size="1" name="TIFREIE" description="TIFRE interrupt enable" />
      <BitField start="9" size="1" name="MODFIE" description="Mode Fault interrupt enable" />
      <BitField start="10" size="1" name="TSERFIE" description="Additional number of transactions reload interrupt enable" />
    </Register>
    <Register start="+0x14" size="0" name="SR" access="ReadOnly" description="Status Register" reset_value="0x00001002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXP" description="Rx-Packet available" />
      <BitField start="1" size="1" name="TXP" description="Tx-Packet space available" />
      <BitField start="2" size="1" name="DXP" description="Duplex Packet" />
      <BitField start="3" size="1" name="EOT" description="End Of Transfer" />
      <BitField start="4" size="1" name="TXTF" description="Transmission Transfer Filled" />
      <BitField start="5" size="1" name="UDR" description="Underrun at slave transmission mode" />
      <BitField start="6" size="1" name="OVR" description="Overrun" />
      <BitField start="7" size="1" name="CRCE" description="CRC Error" />
      <BitField start="8" size="1" name="TIFRE" description="TI frame format error" />
      <BitField start="9" size="1" name="MODF" description="Mode Fault" />
      <BitField start="10" size="1" name="TSERF" description="Additional number of SPI data to be transacted was reload" />
      <BitField start="11" size="1" name="SUSP" description="SUSPend" />
      <BitField start="12" size="1" name="TXC" description="TxFIFO transmission complete" />
      <BitField start="13" size="2" name="RXPLVL" description="RxFIFO Packing LeVeL" />
      <BitField start="15" size="1" name="RXWNE" description="RxFIFO Word Not Empty" />
      <BitField start="16" size="16" name="CTSIZE" description="Number of data frames remaining in current TSIZE session" />
    </Register>
    <Register start="+0x18" size="0" name="IFCR" access="WriteOnly" description="Interrupt/Status Flags Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="EOTC" description="End Of Transfer flag clear" />
      <BitField start="4" size="1" name="TXTFC" description="Transmission Transfer Filled flag clear" />
      <BitField start="5" size="1" name="UDRC" description="Underrun flag clear" />
      <BitField start="6" size="1" name="OVRC" description="Overrun flag clear" />
      <BitField start="7" size="1" name="CRCEC" description="CRC Error flag clear" />
      <BitField start="8" size="1" name="TIFREC" description="TI frame format error flag clear" />
      <BitField start="9" size="1" name="MODFC" description="Mode Fault flag clear" />
      <BitField start="10" size="1" name="TSERFC" description="TSERFC flag clear" />
      <BitField start="11" size="1" name="SUSPC" description="SUSPend flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="TXDR" access="WriteOnly" description="Transmit Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDR" description="Transmit data register" />
    </Register>
    <Register start="+0x30" size="0" name="RXDR" access="ReadOnly" description="Receive Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDR" description="Receive data register" />
    </Register>
    <Register start="+0x40" size="0" name="CRCPOLY" access="Read/Write" description="Polynomial Register" reset_value="0x00000107" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x44" size="0" name="TXCRC" access="Read/Write" description="Transmitter CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXCRC" description="CRC register for transmitter" />
    </Register>
    <Register start="+0x48" size="0" name="RXCRC" access="Read/Write" description="Receiver CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXCRC" description="CRC register for receiver" />
    </Register>
    <Register start="+0x4C" size="0" name="UDRDR" access="Read/Write" description="Underrun Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UDRDR" description="Data at slave underrun condition" />
    </Register>
    <Register start="+0x50" size="0" name="I2SCFGR" access="Read/Write" description="configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2SMOD" description="I2S mode selection" />
      <BitField start="1" size="3" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="4" size="2" name="I2SSTD" description="I2S standard selection" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="8" size="2" name="DATLEN" description="Data length to be transferred" />
      <BitField start="10" size="1" name="CHLEN" description="Channel length (number of bits per audio channel)" />
      <BitField start="11" size="1" name="CKPOL" description="Serial audio clock polarity" />
      <BitField start="12" size="1" name="FIXCH" description="Word select inversion" />
      <BitField start="13" size="1" name="WSINV" description="Fixed channel length in SLAVE" />
      <BitField start="14" size="1" name="DATFMT" description="Data format" />
      <BitField start="16" size="8" name="I2SDIV" description="I2S linear prescaler" />
      <BitField start="24" size="1" name="ODD" description="Odd factor for the prescaler" />
      <BitField start="25" size="1" name="MCKOE" description="Master clock output enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI6" start="0x58001400" description="Serial peripheral interface">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SPE" description="Serial Peripheral Enable" />
      <BitField start="8" size="1" name="MASRX" description="Master automatic SUSP in Receive mode" />
      <BitField start="9" size="1" name="CSTART" description="Master transfer start" />
      <BitField start="10" size="1" name="CSUSP" description="Master SUSPend request" />
      <BitField start="11" size="1" name="HDDIR" description="Rx/Tx direction at Half-duplex mode" />
      <BitField start="12" size="1" name="SSI" description="Internal SS signal input level" />
      <BitField start="13" size="1" name="CRC33_17" description="32-bit CRC polynomial configuration" />
      <BitField start="14" size="1" name="RCRCI" description="CRC calculation initialization pattern control for receiver" />
      <BitField start="15" size="1" name="TCRCI" description="CRC calculation initialization pattern control for transmitter" />
      <BitField start="16" size="1" name="IOLOCK" description="Locking the AF configuration of associated IOs" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSIZE" description="Number of data at current transfer" />
      <BitField start="16" size="16" name="TSER" description="Number of data transfer extension to be reload into TSIZE just when a previous" />
    </Register>
    <Register start="+0x8" size="0" name="CFG1" access="Read/Write" description="configuration register 1" reset_value="0x00070007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DSIZE" description="Number of bits in at single SPI data frame" />
      <BitField start="5" size="4" name="FTHVL" description="threshold level" />
      <BitField start="9" size="2" name="UDRCFG" description="Behavior of slave transmitter at underrun condition" />
      <BitField start="11" size="2" name="UDRDET" description="Detection of underrun condition at slave transmitter" />
      <BitField start="14" size="1" name="RXDMAEN" description="Rx DMA stream enable" />
      <BitField start="15" size="1" name="TXDMAEN" description="Tx DMA stream enable" />
      <BitField start="16" size="5" name="CRCSIZE" description="Length of CRC frame to be transacted and compared" />
      <BitField start="22" size="1" name="CRCEN" description="Hardware CRC computation enable" />
      <BitField start="28" size="3" name="MBR" description="Master baud rate" />
    </Register>
    <Register start="+0xC" size="0" name="CFG2" access="Read/Write" description="configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MSSI" description="Master SS Idleness" />
      <BitField start="4" size="4" name="MIDI" description="Master Inter-Data Idleness" />
      <BitField start="15" size="1" name="IOSWP" description="Swap functionality of MISO and MOSI pins" />
      <BitField start="17" size="2" name="COMM" description="SPI Communication Mode" />
      <BitField start="19" size="3" name="SP" description="Serial Protocol" />
      <BitField start="22" size="1" name="MASTER" description="SPI Master" />
      <BitField start="23" size="1" name="LSBFRST" description="Data frame format" />
      <BitField start="24" size="1" name="CPHA" description="Clock phase" />
      <BitField start="25" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="26" size="1" name="SSM" description="Software management of SS signal input" />
      <BitField start="28" size="1" name="SSIOP" description="SS input/output polarity" />
      <BitField start="29" size="1" name="SSOE" description="SS output enable" />
      <BitField start="30" size="1" name="SSOM" description="SS output management in master mode" />
      <BitField start="31" size="1" name="AFCNTR" description="Alternate function GPIOs control" />
    </Register>
    <Register start="+0x10" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXPIE" description="RXP Interrupt Enable" />
      <BitField start="1" size="1" name="TXPIE" description="TXP interrupt enable" />
      <BitField start="2" size="1" name="DPXPIE" description="DXP interrupt enabled" />
      <BitField start="3" size="1" name="EOTIE" description="EOT, SUSP and TXC interrupt enable" />
      <BitField start="4" size="1" name="TXTFIE" description="TXTFIE interrupt enable" />
      <BitField start="5" size="1" name="UDRIE" description="UDR interrupt enable" />
      <BitField start="6" size="1" name="OVRIE" description="OVR interrupt enable" />
      <BitField start="7" size="1" name="CRCEIE" description="CRC Interrupt enable" />
      <BitField start="8" size="1" name="TIFREIE" description="TIFRE interrupt enable" />
      <BitField start="9" size="1" name="MODFIE" description="Mode Fault interrupt enable" />
      <BitField start="10" size="1" name="TSERFIE" description="Additional number of transactions reload interrupt enable" />
    </Register>
    <Register start="+0x14" size="0" name="SR" access="ReadOnly" description="Status Register" reset_value="0x00001002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXP" description="Rx-Packet available" />
      <BitField start="1" size="1" name="TXP" description="Tx-Packet space available" />
      <BitField start="2" size="1" name="DXP" description="Duplex Packet" />
      <BitField start="3" size="1" name="EOT" description="End Of Transfer" />
      <BitField start="4" size="1" name="TXTF" description="Transmission Transfer Filled" />
      <BitField start="5" size="1" name="UDR" description="Underrun at slave transmission mode" />
      <BitField start="6" size="1" name="OVR" description="Overrun" />
      <BitField start="7" size="1" name="CRCE" description="CRC Error" />
      <BitField start="8" size="1" name="TIFRE" description="TI frame format error" />
      <BitField start="9" size="1" name="MODF" description="Mode Fault" />
      <BitField start="10" size="1" name="TSERF" description="Additional number of SPI data to be transacted was reload" />
      <BitField start="11" size="1" name="SUSP" description="SUSPend" />
      <BitField start="12" size="1" name="TXC" description="TxFIFO transmission complete" />
      <BitField start="13" size="2" name="RXPLVL" description="RxFIFO Packing LeVeL" />
      <BitField start="15" size="1" name="RXWNE" description="RxFIFO Word Not Empty" />
      <BitField start="16" size="16" name="CTSIZE" description="Number of data frames remaining in current TSIZE session" />
    </Register>
    <Register start="+0x18" size="0" name="IFCR" access="WriteOnly" description="Interrupt/Status Flags Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="EOTC" description="End Of Transfer flag clear" />
      <BitField start="4" size="1" name="TXTFC" description="Transmission Transfer Filled flag clear" />
      <BitField start="5" size="1" name="UDRC" description="Underrun flag clear" />
      <BitField start="6" size="1" name="OVRC" description="Overrun flag clear" />
      <BitField start="7" size="1" name="CRCEC" description="CRC Error flag clear" />
      <BitField start="8" size="1" name="TIFREC" description="TI frame format error flag clear" />
      <BitField start="9" size="1" name="MODFC" description="Mode Fault flag clear" />
      <BitField start="10" size="1" name="TSERFC" description="TSERFC flag clear" />
      <BitField start="11" size="1" name="SUSPC" description="SUSPend flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="TXDR" access="WriteOnly" description="Transmit Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDR" description="Transmit data register" />
    </Register>
    <Register start="+0x30" size="0" name="RXDR" access="ReadOnly" description="Receive Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDR" description="Receive data register" />
    </Register>
    <Register start="+0x40" size="0" name="CRCPOLY" access="Read/Write" description="Polynomial Register" reset_value="0x00000107" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x44" size="0" name="TXCRC" access="Read/Write" description="Transmitter CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXCRC" description="CRC register for transmitter" />
    </Register>
    <Register start="+0x48" size="0" name="RXCRC" access="Read/Write" description="Receiver CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXCRC" description="CRC register for receiver" />
    </Register>
    <Register start="+0x4C" size="0" name="UDRDR" access="Read/Write" description="Underrun Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UDRDR" description="Data at slave underrun condition" />
    </Register>
    <Register start="+0x50" size="0" name="I2SCFGR" access="Read/Write" description="configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2SMOD" description="I2S mode selection" />
      <BitField start="1" size="3" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="4" size="2" name="I2SSTD" description="I2S standard selection" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="8" size="2" name="DATLEN" description="Data length to be transferred" />
      <BitField start="10" size="1" name="CHLEN" description="Channel length (number of bits per audio channel)" />
      <BitField start="11" size="1" name="CKPOL" description="Serial audio clock polarity" />
      <BitField start="12" size="1" name="FIXCH" description="Word select inversion" />
      <BitField start="13" size="1" name="WSINV" description="Fixed channel length in SLAVE" />
      <BitField start="14" size="1" name="DATFMT" description="Data format" />
      <BitField start="16" size="8" name="I2SDIV" description="I2S linear prescaler" />
      <BitField start="24" size="1" name="ODD" description="Odd factor for the prescaler" />
      <BitField start="25" size="1" name="MCKOE" description="Master clock output enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SWPMI" start="0x40008800" description="Single Wire Protocol Master Interface">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="SWPMI Configuration/Control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXDMA" description="Reception DMA enable" />
      <BitField start="1" size="1" name="TXDMA" description="Transmission DMA enable" />
      <BitField start="2" size="1" name="RXMODE" description="Reception buffering mode" />
      <BitField start="3" size="1" name="TXMODE" description="Transmission buffering mode" />
      <BitField start="4" size="1" name="LPBK" description="Loopback mode enable" />
      <BitField start="5" size="1" name="SWPACT" description="Single wire protocol master interface activate" />
      <BitField start="10" size="1" name="DEACT" description="Single wire protocol master interface deactivate" />
      <BitField start="11" size="1" name="SWPTEN" description="Single wire protocol master transceiver enable" />
    </Register>
    <Register start="+0x4" size="0" name="BRR" access="Read/Write" description="SWPMI Bitrate register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BR" description="Bitrate prescaler" />
    </Register>
    <Register start="+0xC" size="0" name="ISR" access="ReadOnly" description="SWPMI Interrupt and Status register" reset_value="0x000002C2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXBFF" description="Receive buffer full flag" />
      <BitField start="1" size="1" name="TXBEF" description="Transmit buffer empty flag" />
      <BitField start="2" size="1" name="RXBERF" description="Receive CRC error flag" />
      <BitField start="3" size="1" name="RXOVRF" description="Receive overrun error flag" />
      <BitField start="4" size="1" name="TXUNRF" description="Transmit underrun error flag" />
      <BitField start="5" size="1" name="RXNE" description="Receive data register not empty" />
      <BitField start="6" size="1" name="TXE" description="Transmit data register empty" />
      <BitField start="7" size="1" name="TCF" description="Transfer complete flag" />
      <BitField start="8" size="1" name="SRF" description="Slave resume flag" />
      <BitField start="9" size="1" name="SUSP" description="SUSPEND flag" />
      <BitField start="10" size="1" name="DEACTF" description="DEACTIVATED flag" />
      <BitField start="11" size="1" name="RDYF" description="transceiver ready flag" />
    </Register>
    <Register start="+0x10" size="0" name="ICR" access="WriteOnly" description="SWPMI Interrupt Flag Clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CRXBFF" description="Clear receive buffer full flag" />
      <BitField start="1" size="1" name="CTXBEF" description="Clear transmit buffer empty flag" />
      <BitField start="2" size="1" name="CRXBERF" description="Clear receive CRC error flag" />
      <BitField start="3" size="1" name="CRXOVRF" description="Clear receive overrun error flag" />
      <BitField start="4" size="1" name="CTXUNRF" description="Clear transmit underrun error flag" />
      <BitField start="7" size="1" name="CTCF" description="Clear transfer complete flag" />
      <BitField start="8" size="1" name="CSRF" description="Clear slave resume flag" />
      <BitField start="11" size="1" name="CRDYF" description="Clear transceiver ready flag" />
    </Register>
    <Register start="+0x14" size="0" name="IER" access="Read/Write" description="SWPMI Interrupt Enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXBFIE" description="Receive buffer full interrupt enable" />
      <BitField start="1" size="1" name="TXBEIE" description="Transmit buffer empty interrupt enable" />
      <BitField start="2" size="1" name="RXBERIE" description="Receive CRC error interrupt enable" />
      <BitField start="3" size="1" name="RXOVRIE" description="Receive overrun error interrupt enable" />
      <BitField start="4" size="1" name="TXUNRIE" description="Transmit underrun error interrupt enable" />
      <BitField start="5" size="1" name="RIE" description="Receive interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Transmit interrupt enable" />
      <BitField start="7" size="1" name="TCIE" description="Transmit complete interrupt enable" />
      <BitField start="8" size="1" name="SRIE" description="Slave resume interrupt enable" />
      <BitField start="11" size="1" name="RDYIE" description="Transceiver ready interrupt enable" />
    </Register>
    <Register start="+0x18" size="0" name="RFL" access="ReadOnly" description="SWPMI Receive Frame Length register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="RFL" description="Receive frame length" />
    </Register>
    <Register start="+0x1C" size="0" name="TDR" access="WriteOnly" description="SWPMI Transmit data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TD" description="Transmit data" />
    </Register>
    <Register start="+0x20" size="0" name="RDR" access="ReadOnly" description="SWPMI Receive data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RD" description="received data" />
    </Register>
    <Register start="+0x24" size="0" name="OR" access="Read/Write" description="SWPMI Option register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWP_TBYP" description="SWP transceiver bypass" />
      <BitField start="1" size="1" name="SWP_CLASS" description="SWP class selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SYSCFG" start="0x58000400" description="System configuration controller">
    <Register start="+0x4" size="0" name="PMCR" access="Read/Write" description="peripheral mode configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2C1FMP" description="I2C1 Fm+" />
      <BitField start="1" size="1" name="I2C2FMP" description="I2C2 Fm+" />
      <BitField start="2" size="1" name="I2C3FMP" description="I2C3 Fm+" />
      <BitField start="3" size="1" name="I2C4FMP" description="I2C4 Fm+" />
      <BitField start="4" size="1" name="PB6FMP" description="PB(6) Fm+" />
      <BitField start="5" size="1" name="PB7FMP" description="PB(7) Fast Mode Plus" />
      <BitField start="6" size="1" name="PB8FMP" description="PB(8) Fast Mode Plus" />
      <BitField start="7" size="1" name="PB9FMP" description="PB(9) Fm+" />
      <BitField start="8" size="1" name="BOOSTE" description="Booster Enable" />
      <BitField start="21" size="3" name="EPIS" description="Ethernet PHY Interface Selection" />
      <BitField start="24" size="1" name="PA0SO" description="PA0 Switch Open" />
      <BitField start="25" size="1" name="PA1SO" description="PA1 Switch Open" />
      <BitField start="26" size="1" name="PC2SO" description="PC2 Switch Open" />
      <BitField start="27" size="1" name="PC3SO" description="PC3 Switch Open" />
    </Register>
    <Register start="+0x8" size="0" name="EXTICR1" access="Read/Write" description="external interrupt configuration register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EXTI0" description="EXTI x configuration (x = 0 to 3)" />
      <BitField start="4" size="4" name="EXTI1" description="EXTI x configuration (x = 0 to 3)" />
      <BitField start="8" size="4" name="EXTI2" description="EXTI x configuration (x = 0 to 3)" />
      <BitField start="12" size="4" name="EXTI3" description="EXTI x configuration (x = 0 to 3)" />
    </Register>
    <Register start="+0xC" size="0" name="EXTICR2" access="Read/Write" description="external interrupt configuration register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EXTI4" description="EXTI x configuration (x = 4 to 7)" />
      <BitField start="4" size="4" name="EXTI5" description="EXTI x configuration (x = 4 to 7)" />
      <BitField start="8" size="4" name="EXTI6" description="EXTI x configuration (x = 4 to 7)" />
      <BitField start="12" size="4" name="EXTI7" description="EXTI x configuration (x = 4 to 7)" />
    </Register>
    <Register start="+0x10" size="0" name="EXTICR3" access="Read/Write" description="external interrupt configuration register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EXTI8" description="EXTI x configuration (x = 8 to 11)" />
      <BitField start="4" size="4" name="EXTI9" description="EXTI x configuration (x = 8 to 11)" />
      <BitField start="8" size="4" name="EXTI10" description="EXTI10" />
      <BitField start="12" size="4" name="EXTI11" description="EXTI x configuration (x = 8 to 11)" />
    </Register>
    <Register start="+0x14" size="0" name="EXTICR4" access="Read/Write" description="external interrupt configuration register 4" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EXTI12" description="EXTI x configuration (x = 12 to 15)" />
      <BitField start="4" size="4" name="EXTI13" description="EXTI x configuration (x = 12 to 15)" />
      <BitField start="8" size="4" name="EXTI14" description="EXTI x configuration (x = 12 to 15)" />
      <BitField start="12" size="4" name="EXTI15" description="EXTI x configuration (x = 12 to 15)" />
    </Register>
    <Register start="+0x20" size="0" name="CCCSR" access="Read/Write" description="compensation cell control/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="enable" />
      <BitField start="1" size="1" name="CS" description="Code selection" />
      <BitField start="8" size="1" name="READY" description="Compensation cell ready flag" />
      <BitField start="16" size="1" name="HSLV" description="High-speed at low-voltage" />
    </Register>
    <Register start="+0x24" size="0" name="CCVR" access="ReadOnly" description="SYSCFG compensation cell value register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="NCV" description="NMOS compensation value" />
      <BitField start="4" size="4" name="PCV" description="PMOS compensation value" />
    </Register>
    <Register start="+0x28" size="0" name="CCCR" access="Read/Write" description="SYSCFG compensation cell code register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="NCC" description="NMOS compensation code" />
      <BitField start="4" size="4" name="PCC" description="PMOS compensation code" />
    </Register>
    <Register start="+0x124" size="0" name="PKGR" access="ReadOnly" description="SYSCFG package register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PKG" description="Package" />
    </Register>
    <Register start="+0x300" size="0" name="UR0" access="ReadOnly" description="SYSCFG user register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKS" description="Bank Swap" />
      <BitField start="16" size="8" name="RDP" description="Readout protection" />
    </Register>
    <Register start="+0x308" size="0" name="UR2" access="Read/Write" description="SYSCFG user register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="BORH" description="BOR_LVL Brownout Reset Threshold Level" />
      <BitField start="16" size="16" name="BOOT_ADD0" description="Boot Address 0" />
    </Register>
    <Register start="+0x30C" size="0" name="UR3" access="Read/Write" description="SYSCFG user register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BOOT_ADD1" description="Boot Address 1" />
    </Register>
    <Register start="+0x310" size="0" name="UR4" access="ReadOnly" description="SYSCFG user register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="MEPAD_1" description="Mass Erase Protected Area Disabled for bank 1" />
    </Register>
    <Register start="+0x314" size="0" name="UR5" access="ReadOnly" description="SYSCFG user register 5" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MESAD_1" description="Mass erase secured area disabled for bank 1" />
      <BitField start="16" size="8" name="WRPN_1" description="Write protection for flash bank 1" />
    </Register>
    <Register start="+0x318" size="0" name="UR6" access="ReadOnly" description="SYSCFG user register 6" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="PA_BEG_1" description="Protected area start address for bank 1" />
      <BitField start="16" size="12" name="PA_END_1" description="Protected area end address for bank 1" />
    </Register>
    <Register start="+0x31C" size="0" name="UR7" access="ReadOnly" description="SYSCFG user register 7" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="SA_BEG_1" description="Secured area start address for bank 1" />
      <BitField start="16" size="12" name="SA_END_1" description="Secured area end address for bank 1" />
    </Register>
    <Register start="+0x320" size="0" name="UR8" access="ReadOnly" description="SYSCFG user register 8" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEPAD_2" description="Mass erase protected area disabled for bank 2" />
      <BitField start="16" size="1" name="MESAD_2" description="Mass erase secured area disabled for bank 2" />
    </Register>
    <Register start="+0x324" size="0" name="UR9" access="ReadOnly" description="SYSCFG user register 9" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WRPN_2" description="Write protection for flash bank 2" />
      <BitField start="16" size="12" name="PA_BEG_2" description="Protected area start address for bank 2" />
    </Register>
    <Register start="+0x328" size="0" name="UR10" access="ReadOnly" description="SYSCFG user register 10" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="PA_END_2" description="Protected area end address for bank 2" />
      <BitField start="16" size="12" name="SA_BEG_2" description="Secured area start address for bank 2" />
    </Register>
    <Register start="+0x32C" size="0" name="UR11" access="ReadOnly" description="SYSCFG user register 11" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="SA_END_2" description="Secured area end address for bank 2" />
      <BitField start="16" size="1" name="IWDG1M" description="Independent Watchdog 1 mode" />
    </Register>
    <Register start="+0x330" size="0" name="UR12" access="ReadOnly" description="SYSCFG user register 12" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="SECURE" description="Secure mode" />
    </Register>
    <Register start="+0x334" size="0" name="UR13" access="ReadOnly" description="SYSCFG user register 13" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SDRS" description="Secured DTCM RAM Size" />
      <BitField start="16" size="1" name="D1SBRST" description="D1 Standby reset" />
    </Register>
    <Register start="+0x338" size="0" name="UR14" access="Read/Write" description="SYSCFG user register 14" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="D1STPRST" description="D1 Stop Reset" />
    </Register>
    <Register start="+0x33C" size="0" name="UR15" access="ReadOnly" description="SYSCFG user register 15" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="FZIWDGSTB" description="Freeze independent watchdog in Standby mode" />
    </Register>
    <Register start="+0x340" size="0" name="UR16" access="ReadOnly" description="SYSCFG user register 16" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FZIWDGSTP" description="Freeze independent watchdog in Stop mode" />
      <BitField start="16" size="1" name="PKP" description="Private key programmed" />
    </Register>
    <Register start="+0x344" size="0" name="UR17" access="ReadOnly" description="SYSCFG user register 17" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IO_HSLV" description="I/O high speed / low voltage" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM1" start="0x40010000" description="Advanced-timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCPC" description="Capture/compare preloaded control" />
      <BitField start="2" size="1" name="CCUS" description="Capture/compare control update selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
      <BitField start="8" size="1" name="OIS1" description="Output Idle state 1" />
      <BitField start="9" size="1" name="OIS1N" description="Output Idle state 1" />
      <BitField start="10" size="1" name="OIS2" description="Output Idle state 2" />
      <BitField start="11" size="1" name="OIS2N" description="Output Idle state 2" />
      <BitField start="12" size="1" name="OIS3" description="Output Idle state 3" />
      <BitField start="13" size="1" name="OIS3N" description="Output Idle state 3" />
      <BitField start="14" size="1" name="OIS4" description="Output Idle state 4" />
      <BitField start="16" size="1" name="OIS5" description="Output Idle state 5" />
      <BitField start="18" size="1" name="OIS6" description="Output Idle state 6" />
      <BitField start="20" size="4" name="MMS2" description="Master mode selection 2" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection - bit 4:3" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="COMIE" description="COM interrupt enable" />
      <BitField start="7" size="1" name="BIE" description="Break interrupt enable" />
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="13" size="1" name="COMDE" description="COM DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="5" size="1" name="COMIF" description="COM interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="7" size="1" name="BIF" description="Break interrupt flag" />
      <BitField start="8" size="1" name="B2IF" description="Break 2 interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
      <BitField start="13" size="1" name="SBIF" description="System Break interrupt flag" />
      <BitField start="16" size="1" name="CC5IF" description="Compare 5 interrupt flag" />
      <BitField start="17" size="1" name="CC6IF" description="Compare 6 interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="5" size="1" name="COMG" description="Capture/Compare control update generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
      <BitField start="7" size="1" name="BG" description="Break generation" />
      <BitField start="8" size="1" name="B2G" description="Break 2 generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="7" size="1" name="OC1CE" description="Output Compare 1 clear enable" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="1" name="OC2FE" description="Output Compare 2 fast enable" />
      <BitField start="11" size="1" name="OC2PE" description="Output Compare 2 preload enable" />
      <BitField start="12" size="3" name="OC2M" description="Output Compare 2 mode" />
      <BitField start="15" size="1" name="OC2CE" description="Output Compare 2 clear enable" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/Compare 3 selection" />
      <BitField start="2" size="1" name="OC3FE" description="Output compare 3 fast enable" />
      <BitField start="3" size="1" name="OC3PE" description="Output compare 3 preload enable" />
      <BitField start="4" size="3" name="OC3M" description="Output compare 3 mode" />
      <BitField start="7" size="1" name="OC3CE" description="Output compare 3 clear enable" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="1" name="OC4FE" description="Output compare 4 fast enable" />
      <BitField start="11" size="1" name="OC4PE" description="Output compare 4 preload enable" />
      <BitField start="12" size="3" name="OC4M" description="Output compare 4 mode" />
      <BitField start="15" size="1" name="OC4CE" description="Output compare 4 clear enable" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 3 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_4" description="Output Compare 4 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="2" size="1" name="CC1NE" description="Capture/Compare 1 complementary output enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="6" size="1" name="CC2NE" description="Capture/Compare 2 complementary output enable" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="10" size="1" name="CC3NE" description="Capture/Compare 3 complementary output enable" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 complementary output polarity" />
      <BitField start="16" size="1" name="CC5E" description="Capture/Compare 5 output enable" />
      <BitField start="17" size="1" name="CC5P" description="Capture/Compare 5 output polarity" />
      <BitField start="20" size="1" name="CC6E" description="Capture/Compare 6 output enable" />
      <BitField start="21" size="1" name="CC6P" description="Capture/Compare 6 output polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2" description="Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3" description="Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4" description="Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x30" size="0" name="RCR" access="Read/Write" description="repetition counter register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REP" description="Repetition counter value" />
    </Register>
    <Register start="+0x44" size="0" name="BDTR" access="Read/Write" description="break and dead-time register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DTG" description="Dead-time generator setup" />
      <BitField start="8" size="2" name="LOCK" description="Lock configuration" />
      <BitField start="10" size="1" name="OSSI" description="Off-state selection for Idle mode" />
      <BitField start="11" size="1" name="OSSR" description="Off-state selection for Run mode" />
      <BitField start="12" size="1" name="BKE" description="Break enable" />
      <BitField start="13" size="1" name="BKP" description="Break polarity" />
      <BitField start="14" size="1" name="AOE" description="Automatic output enable" />
      <BitField start="15" size="1" name="MOE" description="Main output enable" />
      <BitField start="16" size="4" name="BKF" description="Break filter" />
      <BitField start="20" size="4" name="BK2F" description="Break 2 filter" />
      <BitField start="24" size="1" name="BK2E" description="Break 2 enable" />
      <BitField start="25" size="1" name="BK2P" description="Break 2 polarity" />
    </Register>
    <Register start="+0x54" size="0" name="CCMR3_Output" access="Read/Write" description="capture/compare mode register 3 (output mode)" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="OC5FE" description="Output compare 5 fast enable" />
      <BitField start="3" size="1" name="OC5PE" description="Output compare 5 preload enable" />
      <BitField start="4" size="3" name="OC5M" description="Output compare 5 mode" />
      <BitField start="7" size="1" name="OC5CE" description="Output compare 5 clear enable" />
      <BitField start="10" size="1" name="OC6FE" description="Output compare 6 fast enable" />
      <BitField start="11" size="1" name="OC6PE" description="Output compare 6 preload enable" />
      <BitField start="12" size="3" name="OC6M" description="Output compare 6 mode" />
      <BitField start="15" size="1" name="OC6CE" description="Output compare 6 clear enable" />
      <BitField start="16" size="1" name="OC5M3" description="Output Compare 5 mode" />
      <BitField start="24" size="1" name="OC6M3" description="Output Compare 6 mode" />
    </Register>
    <Register start="+0x58" size="0" name="CCR5" access="Read/Write" description="capture/compare register 5" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR5" description="Capture/Compare 5 value" />
      <BitField start="29" size="1" name="GC5C1" description="Group Channel 5 and Channel 1" />
      <BitField start="30" size="1" name="GC5C2" description="Group Channel 5 and Channel 2" />
      <BitField start="31" size="1" name="GC5C3" description="Group Channel 5 and Channel 3" />
    </Register>
    <Register start="+0x5C" size="0" name="CRR6" access="Read/Write" description="capture/compare register 6" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR6" description="Capture/Compare 6 value" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM1 alternate function option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKINE" description="BRK BKIN input enable" />
      <BitField start="1" size="1" name="BKCMP1E" description="BRK COMP1 enable" />
      <BitField start="2" size="1" name="BKCMP2E" description="BRK COMP2 enable" />
      <BitField start="8" size="1" name="BKDF1BK0E" description="BRK dfsdm1_break[0] enable" />
      <BitField start="9" size="1" name="BKINP" description="BRK BKIN input polarity" />
      <BitField start="10" size="1" name="BKCMP1P" description="BRK COMP1 input polarity" />
      <BitField start="11" size="1" name="BKCMP2P" description="BRK COMP2 input polarity" />
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x64" size="0" name="AF2" access="Read/Write" description="TIM1 Alternate function odfsdm1_breakster 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BK2INE" description="BRK2 BKIN input enable" />
      <BitField start="1" size="1" name="BK2CMP1E" description="BRK2 COMP1 enable" />
      <BitField start="2" size="1" name="BK2CMP2E" description="BRK2 COMP2 enable" />
      <BitField start="8" size="1" name="BK2DF1BK1E" description="BRK2 dfsdm1_break[1] enable" />
      <BitField start="9" size="1" name="BK2INP" description="BRK2 BKIN2 input polarity" />
      <BitField start="10" size="1" name="BK2CMP1P" description="BRK2 COMP1 input polarit" />
      <BitField start="11" size="1" name="BK2CMP2P" description="BRK2 COMP2 input polarity" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM1 timer input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="selects TI1[0] to TI1[15] input" />
      <BitField start="8" size="4" name="TI2SEL" description="selects TI2[0] to TI2[15] input" />
      <BitField start="16" size="4" name="TI3SEL" description="selects TI3[0] to TI3[15] input" />
      <BitField start="24" size="4" name="TI4SEL" description="selects TI4[0] to TI4[15] input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM2" start="0x40000000" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="15" size="1" name="OC4CE" description="OC4CE" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1 value" />
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2 value" />
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM3" start="0x40000400" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="15" size="1" name="OC4CE" description="OC4CE" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1 value" />
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2 value" />
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM4" start="0x40000800" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="15" size="1" name="OC4CE" description="OC4CE" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1 value" />
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2 value" />
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM5" start="0x40000C00" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="15" size="1" name="OC4CE" description="OC4CE" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1 value" />
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2 value" />
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM6" start="0x40001000" description="Basic timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="Low counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF Copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Low Auto-reload value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM7" start="0x40001400" description="Basic timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="Low counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF Copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Low Auto-reload value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM8" start="0x40010400" description="Advanced-timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCPC" description="Capture/compare preloaded control" />
      <BitField start="2" size="1" name="CCUS" description="Capture/compare control update selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
      <BitField start="8" size="1" name="OIS1" description="Output Idle state 1" />
      <BitField start="9" size="1" name="OIS1N" description="Output Idle state 1" />
      <BitField start="10" size="1" name="OIS2" description="Output Idle state 2" />
      <BitField start="11" size="1" name="OIS2N" description="Output Idle state 2" />
      <BitField start="12" size="1" name="OIS3" description="Output Idle state 3" />
      <BitField start="13" size="1" name="OIS3N" description="Output Idle state 3" />
      <BitField start="14" size="1" name="OIS4" description="Output Idle state 4" />
      <BitField start="16" size="1" name="OIS5" description="Output Idle state 5" />
      <BitField start="18" size="1" name="OIS6" description="Output Idle state 6" />
      <BitField start="20" size="4" name="MMS2" description="Master mode selection 2" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection - bit 4:3" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="COMIE" description="COM interrupt enable" />
      <BitField start="7" size="1" name="BIE" description="Break interrupt enable" />
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="13" size="1" name="COMDE" description="COM DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="5" size="1" name="COMIF" description="COM interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="7" size="1" name="BIF" description="Break interrupt flag" />
      <BitField start="8" size="1" name="B2IF" description="Break 2 interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
      <BitField start="13" size="1" name="SBIF" description="System Break interrupt flag" />
      <BitField start="16" size="1" name="CC5IF" description="Compare 5 interrupt flag" />
      <BitField start="17" size="1" name="CC6IF" description="Compare 6 interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="5" size="1" name="COMG" description="Capture/Compare control update generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
      <BitField start="7" size="1" name="BG" description="Break generation" />
      <BitField start="8" size="1" name="B2G" description="Break 2 generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="7" size="1" name="OC1CE" description="Output Compare 1 clear enable" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="1" name="OC2FE" description="Output Compare 2 fast enable" />
      <BitField start="11" size="1" name="OC2PE" description="Output Compare 2 preload enable" />
      <BitField start="12" size="3" name="OC2M" description="Output Compare 2 mode" />
      <BitField start="15" size="1" name="OC2CE" description="Output Compare 2 clear enable" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/Compare 3 selection" />
      <BitField start="2" size="1" name="OC3FE" description="Output compare 3 fast enable" />
      <BitField start="3" size="1" name="OC3PE" description="Output compare 3 preload enable" />
      <BitField start="4" size="3" name="OC3M" description="Output compare 3 mode" />
      <BitField start="7" size="1" name="OC3CE" description="Output compare 3 clear enable" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="1" name="OC4FE" description="Output compare 4 fast enable" />
      <BitField start="11" size="1" name="OC4PE" description="Output compare 4 preload enable" />
      <BitField start="12" size="3" name="OC4M" description="Output compare 4 mode" />
      <BitField start="15" size="1" name="OC4CE" description="Output compare 4 clear enable" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 3 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_4" description="Output Compare 4 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="2" size="1" name="CC1NE" description="Capture/Compare 1 complementary output enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="6" size="1" name="CC2NE" description="Capture/Compare 2 complementary output enable" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="10" size="1" name="CC3NE" description="Capture/Compare 3 complementary output enable" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 complementary output polarity" />
      <BitField start="16" size="1" name="CC5E" description="Capture/Compare 5 output enable" />
      <BitField start="17" size="1" name="CC5P" description="Capture/Compare 5 output polarity" />
      <BitField start="20" size="1" name="CC6E" description="Capture/Compare 6 output enable" />
      <BitField start="21" size="1" name="CC6P" description="Capture/Compare 6 output polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2" description="Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3" description="Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4" description="Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x30" size="0" name="RCR" access="Read/Write" description="repetition counter register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REP" description="Repetition counter value" />
    </Register>
    <Register start="+0x44" size="0" name="BDTR" access="Read/Write" description="break and dead-time register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DTG" description="Dead-time generator setup" />
      <BitField start="8" size="2" name="LOCK" description="Lock configuration" />
      <BitField start="10" size="1" name="OSSI" description="Off-state selection for Idle mode" />
      <BitField start="11" size="1" name="OSSR" description="Off-state selection for Run mode" />
      <BitField start="12" size="1" name="BKE" description="Break enable" />
      <BitField start="13" size="1" name="BKP" description="Break polarity" />
      <BitField start="14" size="1" name="AOE" description="Automatic output enable" />
      <BitField start="15" size="1" name="MOE" description="Main output enable" />
      <BitField start="16" size="4" name="BKF" description="Break filter" />
      <BitField start="20" size="4" name="BK2F" description="Break 2 filter" />
      <BitField start="24" size="1" name="BK2E" description="Break 2 enable" />
      <BitField start="25" size="1" name="BK2P" description="Break 2 polarity" />
    </Register>
    <Register start="+0x54" size="0" name="CCMR3_Output" access="Read/Write" description="capture/compare mode register 3 (output mode)" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="OC5FE" description="Output compare 5 fast enable" />
      <BitField start="3" size="1" name="OC5PE" description="Output compare 5 preload enable" />
      <BitField start="4" size="3" name="OC5M" description="Output compare 5 mode" />
      <BitField start="7" size="1" name="OC5CE" description="Output compare 5 clear enable" />
      <BitField start="10" size="1" name="OC6FE" description="Output compare 6 fast enable" />
      <BitField start="11" size="1" name="OC6PE" description="Output compare 6 preload enable" />
      <BitField start="12" size="3" name="OC6M" description="Output compare 6 mode" />
      <BitField start="15" size="1" name="OC6CE" description="Output compare 6 clear enable" />
      <BitField start="16" size="1" name="OC5M3" description="Output Compare 5 mode" />
      <BitField start="24" size="1" name="OC6M3" description="Output Compare 6 mode" />
    </Register>
    <Register start="+0x58" size="0" name="CCR5" access="Read/Write" description="capture/compare register 5" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR5" description="Capture/Compare 5 value" />
      <BitField start="29" size="1" name="GC5C1" description="Group Channel 5 and Channel 1" />
      <BitField start="30" size="1" name="GC5C2" description="Group Channel 5 and Channel 2" />
      <BitField start="31" size="1" name="GC5C3" description="Group Channel 5 and Channel 3" />
    </Register>
    <Register start="+0x5C" size="0" name="CRR6" access="Read/Write" description="capture/compare register 6" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR6" description="Capture/Compare 6 value" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM1 alternate function option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKINE" description="BRK BKIN input enable" />
      <BitField start="1" size="1" name="BKCMP1E" description="BRK COMP1 enable" />
      <BitField start="2" size="1" name="BKCMP2E" description="BRK COMP2 enable" />
      <BitField start="8" size="1" name="BKDF1BK0E" description="BRK dfsdm1_break[0] enable" />
      <BitField start="9" size="1" name="BKINP" description="BRK BKIN input polarity" />
      <BitField start="10" size="1" name="BKCMP1P" description="BRK COMP1 input polarity" />
      <BitField start="11" size="1" name="BKCMP2P" description="BRK COMP2 input polarity" />
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x64" size="0" name="AF2" access="Read/Write" description="TIM1 Alternate function odfsdm1_breakster 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BK2INE" description="BRK2 BKIN input enable" />
      <BitField start="1" size="1" name="BK2CMP1E" description="BRK2 COMP1 enable" />
      <BitField start="2" size="1" name="BK2CMP2E" description="BRK2 COMP2 enable" />
      <BitField start="8" size="1" name="BK2DF1BK1E" description="BRK2 dfsdm1_break[1] enable" />
      <BitField start="9" size="1" name="BK2INP" description="BRK2 BKIN2 input polarity" />
      <BitField start="10" size="1" name="BK2CMP1P" description="BRK2 COMP1 input polarit" />
      <BitField start="11" size="1" name="BK2CMP2P" description="BRK2 COMP2 input polarity" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM1 timer input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="selects TI1[0] to TI1[15] input" />
      <BitField start="8" size="4" name="TI2SEL" description="selects TI2[0] to TI2[15] input" />
      <BitField start="16" size="4" name="TI3SEL" description="selects TI3[0] to TI3[15] input" />
      <BitField start="24" size="4" name="TI4SEL" description="selects TI4[0] to TI4[15] input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM12" start="0x40001800" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="15" size="1" name="OC4CE" description="OC4CE" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1 value" />
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2 value" />
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM13" start="0x40001C00" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="15" size="1" name="OC4CE" description="OC4CE" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1 value" />
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2 value" />
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM14" start="0x40002000" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="15" size="1" name="OC4CE" description="OC4CE" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1 value" />
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2 value" />
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM15" start="0x40014000" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCPC" description="Capture/compare preloaded control" />
      <BitField start="2" size="1" name="CCUS" description="Capture/compare control update selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
      <BitField start="8" size="1" name="OIS1" description="Output Idle state 1" />
      <BitField start="9" size="1" name="OIS1N" description="Output Idle state 1" />
      <BitField start="10" size="1" name="OIS2" description="Output Idle state 2" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS_2_0" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection - bit 4:3" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="5" size="1" name="COMIE" description="COM interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="7" size="1" name="BIE" description="Break interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="13" size="1" name="COMDE" description="COM DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="5" size="1" name="COMIF" description="COM interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="7" size="1" name="BIF" description="Break interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="5" size="1" name="COMG" description="Capture/Compare control update generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
      <BitField start="7" size="1" name="BG" description="Break generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="1" name="OC2FE" description="Output Compare 2 fast enable" />
      <BitField start="11" size="1" name="OC2PE" description="Output Compare 2 preload enable" />
      <BitField start="12" size="3" name="OC2M" description="Output Compare 2 mode" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="IC1PSC" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PSC" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="2" size="1" name="CC1NE" description="Capture/Compare 1 complementary output enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto-reload value" />
    </Register>
    <Register start="+0x30" size="0" name="RCR" access="Read/Write" description="repetition counter register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REP" description="Repetition counter value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2" description="Capture/Compare 2 value" />
    </Register>
    <Register start="+0x44" size="0" name="BDTR" access="Read/Write" description="break and dead-time register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DTG" description="Dead-time generator setup" />
      <BitField start="8" size="2" name="LOCK" description="Lock configuration" />
      <BitField start="10" size="1" name="OSSI" description="Off-state selection for Idle mode" />
      <BitField start="11" size="1" name="OSSR" description="Off-state selection for Run mode" />
      <BitField start="12" size="1" name="BKE" description="Break enable" />
      <BitField start="13" size="1" name="BKP" description="Break polarity" />
      <BitField start="14" size="1" name="AOE" description="Automatic output enable" />
      <BitField start="15" size="1" name="MOE" description="Main output enable" />
      <BitField start="16" size="4" name="BKF" description="Break filter" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM15 alternate fdfsdm1_breakon register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKINE" description="BRK BKIN input enable" />
      <BitField start="1" size="1" name="BKCMP1E" description="BRK COMP1 enable" />
      <BitField start="2" size="1" name="BKCMP2E" description="BRK COMP2 enable" />
      <BitField start="8" size="1" name="BKDF1BK0E" description="BRK dfsdm1_break[0] enable" />
      <BitField start="9" size="1" name="BKINP" description="BRK BKIN input polarity" />
      <BitField start="10" size="1" name="BKCMP1P" description="BRK COMP1 input polarity" />
      <BitField start="11" size="1" name="BKCMP2P" description="BRK COMP2 input polarity" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM15 input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="selects TI1[0] to TI1[15] input" />
      <BitField start="8" size="4" name="TI2SEL" description="selects TI2[0] to TI2[15] input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM16" start="0x40014400" description="General-purpose-timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCPC" description="Capture/compare preloaded control" />
      <BitField start="2" size="1" name="CCUS" description="Capture/compare control update selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="8" size="1" name="OIS1" description="Output Idle state 1" />
      <BitField start="9" size="1" name="OIS1N" description="Output Idle state 1" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="5" size="1" name="COMIE" description="COM interrupt enable" />
      <BitField start="7" size="1" name="BIE" description="Break interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="13" size="1" name="COMDE" description="COM DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="5" size="1" name="COMIF" description="COM interrupt flag" />
      <BitField start="7" size="1" name="BIF" description="Break interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="5" size="1" name="COMG" description="Capture/Compare control update generation" />
      <BitField start="7" size="1" name="BG" description="Break generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="IC1PSC" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="2" size="1" name="CC1NE" description="Capture/Compare 1 complementary output enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF Copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto-reload value" />
    </Register>
    <Register start="+0x30" size="0" name="RCR" access="Read/Write" description="repetition counter register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REP" description="Repetition counter value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Capture/Compare 1 value" />
    </Register>
    <Register start="+0x44" size="0" name="BDTR" access="Read/Write" description="break and dead-time register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DTG" description="Dead-time generator setup" />
      <BitField start="8" size="2" name="LOCK" description="Lock configuration" />
      <BitField start="10" size="1" name="OSSI" description="Off-state selection for Idle mode" />
      <BitField start="11" size="1" name="OSSR" description="Off-state selection for Run mode" />
      <BitField start="12" size="1" name="BKE" description="Break enable" />
      <BitField start="13" size="1" name="BKP" description="Break polarity" />
      <BitField start="14" size="1" name="AOE" description="Automatic output enable" />
      <BitField start="15" size="1" name="MOE" description="Main output enable" />
      <BitField start="16" size="4" name="BKF" description="Break filter" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="TIM16_AF1" access="Read/Write" description="TIM16 alternate function register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKINE" description="BRK BKIN input enable" />
      <BitField start="1" size="1" name="BKCMP1E" description="BRK COMP1 enable" />
      <BitField start="2" size="1" name="BKCMP2E" description="BRK COMP2 enable" />
      <BitField start="8" size="1" name="BKDFBK1E" description="BRK dfsdm1_break[1] enable" />
      <BitField start="9" size="1" name="BKINP" description="BRK BKIN input polarity" />
      <BitField start="10" size="1" name="BKCMP1P" description="BRK COMP1 input polarity" />
      <BitField start="11" size="1" name="BKCMP2P" description="BRK COMP2 input polarity" />
    </Register>
    <Register start="+0x68" size="0" name="TIM16_TISEL" access="Read/Write" description="TIM16 input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="selects TI1[0] to TI1[15] input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM17" start="0x40014800" description="General-purpose-timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCPC" description="Capture/compare preloaded control" />
      <BitField start="2" size="1" name="CCUS" description="Capture/compare control update selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="8" size="1" name="OIS1" description="Output Idle state 1" />
      <BitField start="9" size="1" name="OIS1N" description="Output Idle state 1" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="5" size="1" name="COMIE" description="COM interrupt enable" />
      <BitField start="7" size="1" name="BIE" description="Break interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="13" size="1" name="COMDE" description="COM DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="5" size="1" name="COMIF" description="COM interrupt flag" />
      <BitField start="7" size="1" name="BIF" description="Break interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="5" size="1" name="COMG" description="Capture/Compare control update generation" />
      <BitField start="7" size="1" name="BG" description="Break generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="IC1PSC" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="2" size="1" name="CC1NE" description="Capture/Compare 1 complementary output enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF Copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto-reload value" />
    </Register>
    <Register start="+0x30" size="0" name="RCR" access="Read/Write" description="repetition counter register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REP" description="Repetition counter value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Capture/Compare 1 value" />
    </Register>
    <Register start="+0x44" size="0" name="BDTR" access="Read/Write" description="break and dead-time register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DTG" description="Dead-time generator setup" />
      <BitField start="8" size="2" name="LOCK" description="Lock configuration" />
      <BitField start="10" size="1" name="OSSI" description="Off-state selection for Idle mode" />
      <BitField start="11" size="1" name="OSSR" description="Off-state selection for Run mode" />
      <BitField start="12" size="1" name="BKE" description="Break enable" />
      <BitField start="13" size="1" name="BKP" description="Break polarity" />
      <BitField start="14" size="1" name="AOE" description="Automatic output enable" />
      <BitField start="15" size="1" name="MOE" description="Main output enable" />
      <BitField start="16" size="4" name="BKF" description="Break filter" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="TIM17_AF1" access="Read/Write" description="TIM17 alternate function register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKINE" description="BRK BKIN input enable" />
      <BitField start="1" size="1" name="BKCMP1E" description="BRK COMP1 enable" />
      <BitField start="2" size="1" name="BKCMP2E" description="BRK COMP2 enable" />
      <BitField start="8" size="1" name="BKDFBK1E" description="BRK dfsdm1_break[1] enable" />
      <BitField start="9" size="1" name="BKINP" description="BRK BKIN input polarity" />
      <BitField start="10" size="1" name="BKCMP1P" description="BRK COMP1 input polarity" />
      <BitField start="11" size="1" name="BKCMP2P" description="BRK COMP2 input polarity" />
    </Register>
    <Register start="+0x68" size="0" name="TIM17_TISEL" access="Read/Write" description="TIM17 input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="selects TI1[0] to TI1[15] input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM23" start="0x4000E000" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="15" size="1" name="OC4CE" description="OC4CE" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1 value" />
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2 value" />
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM24" start="0x4000E400" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1 generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2 generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3 generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4 generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1 selection" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2 selection" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="15" size="1" name="OC4CE" description="OC4CE" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit 3" />
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit 3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3 selection" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4 selection" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output Polarity" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output Polarity" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output Polarity" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output Polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1 value" />
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2 value" />
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USART1" start="0x40011000" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion time" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion time" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input is ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USART2" start="0x40004400" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion time" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion time" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input is ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USART3" start="0x40004800" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion time" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion time" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input is ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART4" start="0x40004C00" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion time" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion time" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input is ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART5" start="0x40005000" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion time" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion time" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input is ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USART6" start="0x40011400" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion time" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion time" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input is ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART7" start="0x40007800" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion time" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion time" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input is ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART8" start="0x40007C00" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion time" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion time" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input is ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART9" start="0x40011800" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion time" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion time" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input is ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USART10" start="0x40011C00" description="Universal synchronous asynchronous receiver transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USART enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt enable" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion time" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion time" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt enable" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt enable" />
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode enable" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin input is ignored" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address Detection" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt enable" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level inversion" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method enable" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception Error" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag selection" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt enable" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time, interrupt enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt enable" />
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold configuration" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
      <BitField start="8" size="8" name="GT" description="Guard time value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="PE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error flag" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="VREFBUF" start="0x58003C00" description="VREFBUF">
    <Register start="+0x0" size="0" name="CSR" access="Read/Write" description="VREFBUF control and status register" reset_value="0x00000002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENVR" description="Voltage reference buffer mode enable This bit is used to enable the voltage reference buffer mode." />
      <BitField start="1" size="1" name="HIZ" description="High impedance mode This bit controls the analog switch to connect or not the VREF+ pin. Refer to Table196: VREF buffer modes for the mode descriptions depending on ENVR bit configuration." />
      <BitField start="3" size="1" name="VRR" description="Voltage reference buffer ready" />
      <BitField start="4" size="3" name="VRS" description="Voltage reference scale These bits select the value generated by the voltage reference buffer. Other: Reserved" />
    </Register>
    <Register start="+0x4" size="0" name="CCR" access="Read/Write" description="VREFBUF calibration control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TRIM" description="Trimming code These bits are automatically initialized after reset with the trimming value stored in the Flash memory during the production test. Writing into these bits allows to tune the internal reference buffer voltage." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="WWDG1" start="0x50003000" description="WWDG">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="Control register" reset_value="0x0000007F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="T" description="7-bit counter (MSB to LSB) These bits contain the value of the watchdog counter. It is decremented every (4096 x 2WDGTB[1:0]) PCLK cycles. A reset is produced when it is decremented from 0x40 to 0x3F (T6 becomes cleared)." />
      <BitField start="7" size="1" name="WDGA" description="Activation bit This bit is set by software and only cleared by hardware after a reset. When WDGA=1, the watchdog can generate a reset." />
    </Register>
    <Register start="+0x4" size="0" name="CFR" access="Read/Write" description="Configuration register" reset_value="0x0000007F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="W" description="7-bit window value These bits contain the window value to be compared to the downcounter." />
      <BitField start="11" size="2" name="WDGTB" description="Timer base The time base of the prescaler can be modified as follows:" />
      <BitField start="9" size="1" name="EWI" description="Early wakeup interrupt When set, an interrupt occurs whenever the counter reaches the value 0x40. This interrupt is only cleared by hardware after a reset." />
    </Register>
    <Register start="+0x8" size="0" name="SR" access="Read/Write" description="Status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EWIF" description="Early wakeup interrupt flag This bit is set by hardware when the counter has reached the value 0x40. It must be cleared by software by writing 0. A write of 1 has no effect. This bit is also set if the interrupt is not enabled." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC" start="0xE000E100" description="Nested Vectored Interrupt Controller">
    <Register name="NVIC_ISER0" description="Interrupt Set-Enable Register 0" start="0xE000E100">
      <BitField name="WWDG1" start="0" size="1" />
      <BitField name="PVD_PVM" start="1" size="1" />
      <BitField name="RTC_TAMP_STAMP_CSS_LSE" start="2" size="1" />
      <BitField name="RTC_WKUP" start="3" size="1" />
      <BitField name="FLASH" start="4" size="1" />
      <BitField name="RCC" start="5" size="1" />
      <BitField name="EXTI0" start="6" size="1" />
      <BitField name="EXTI1" start="7" size="1" />
      <BitField name="EXTI2" start="8" size="1" />
      <BitField name="EXTI3" start="9" size="1" />
      <BitField name="EXTI4" start="10" size="1" />
      <BitField name="DMA_STR0" start="11" size="1" />
      <BitField name="DMA_STR1" start="12" size="1" />
      <BitField name="DMA_STR2" start="13" size="1" />
      <BitField name="DMA_STR3" start="14" size="1" />
      <BitField name="DMA_STR4" start="15" size="1" />
      <BitField name="DMA_STR5" start="16" size="1" />
      <BitField name="DMA_STR6" start="17" size="1" />
      <BitField name="ADC1_2" start="18" size="1" />
      <BitField name="FDCAN1_IT0" start="19" size="1" />
      <BitField name="FDCAN2_IT0" start="20" size="1" />
      <BitField name="FDCAN1_IT1" start="21" size="1" />
      <BitField name="FDCAN2_IT1" start="22" size="1" />
      <BitField name="EXTI9_5" start="23" size="1" />
      <BitField name="TIM1_BRK" start="24" size="1" />
      <BitField name="TIM1_UP" start="25" size="1" />
      <BitField name="TIM1_TRG_COM" start="26" size="1" />
      <BitField name="TIM_CC" start="27" size="1" />
      <BitField name="TIM2" start="28" size="1" />
      <BitField name="TIM3" start="29" size="1" />
      <BitField name="TIM4" start="30" size="1" />
      <BitField name="I2C1_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER1" description="Interrupt Set-Enable Register 1" start="0xE000E104">
      <BitField name="I2C1_ER" start="0" size="1" />
      <BitField name="I2C2_EV" start="1" size="1" />
      <BitField name="I2C2_ER" start="2" size="1" />
      <BitField name="SPI1" start="3" size="1" />
      <BitField name="SPI2" start="4" size="1" />
      <BitField name="USART1" start="5" size="1" />
      <BitField name="USART2" start="6" size="1" />
      <BitField name="USART3" start="7" size="1" />
      <BitField name="EXTI15_10" start="8" size="1" />
      <BitField name="RTC_ALARM" start="9" size="1" />
      <BitField name="TIM8_BRK_TIM12" start="11" size="1" />
      <BitField name="TIM8_UP_TIM13" start="12" size="1" />
      <BitField name="TIM8_TRG_COM_TIM14" start="13" size="1" />
      <BitField name="TIM8_CC" start="14" size="1" />
      <BitField name="DMA1_STR7" start="15" size="1" />
      <BitField name="FMC" start="16" size="1" />
      <BitField name="SDMMC1" start="17" size="1" />
      <BitField name="TIM5" start="18" size="1" />
      <BitField name="SPI3" start="19" size="1" />
      <BitField name="UART4" start="20" size="1" />
      <BitField name="UART5" start="21" size="1" />
      <BitField name="TIM6_DAC" start="22" size="1" />
      <BitField name="TIM7" start="23" size="1" />
      <BitField name="DMA2_STR0" start="24" size="1" />
      <BitField name="DMA2_STR1" start="25" size="1" />
      <BitField name="DMA2_STR2" start="26" size="1" />
      <BitField name="DMA2_STR3" start="27" size="1" />
      <BitField name="DMA2_STR4" start="28" size="1" />
      <BitField name="ETH" start="29" size="1" />
      <BitField name="ETH_WKUP" start="30" size="1" />
      <BitField name="FDCAN_CAL" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER2" description="Interrupt Set-Enable Register 2" start="0xE000E108">
      <BitField name="DMA2_STR5" start="4" size="1" />
      <BitField name="DMA2_STR6" start="5" size="1" />
      <BitField name="DMA2_STR7" start="6" size="1" />
      <BitField name="USART6" start="7" size="1" />
      <BitField name="I2C3_EV" start="8" size="1" />
      <BitField name="I2C3_ER" start="9" size="1" />
      <BitField name="DCMI" start="14" size="1" />
      <BitField name="UART7" start="18" size="1" />
      <BitField name="UART8" start="19" size="1" />
      <BitField name="SPI4" start="20" size="1" />
      <BitField name="SPI5" start="21" size="1" />
      <BitField name="SPI6" start="22" size="1" />
      <BitField name="SAI1" start="23" size="1" />
      <BitField name="LTDC" start="24" size="1" />
      <BitField name="LTDC_ER" start="25" size="1" />
      <BitField name="DMA2D" start="26" size="1" />
      <BitField name="OCTOSPI1" start="28" size="1" />
      <BitField name="LPTIM1" start="29" size="1" />
      <BitField name="CEC" start="30" size="1" />
      <BitField name="I2C4_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER3" description="Interrupt Set-Enable Register 3" start="0xE000E10C">
      <BitField name="I2C4_ER" start="0" size="1" />
      <BitField name="SPDIF" start="1" size="1" />
      <BitField name="DMAMUX1_OV" start="6" size="1" />
      <BitField name="DFSDM1_FLT0" start="14" size="1" />
      <BitField name="DFSDM1_FLT1" start="15" size="1" />
      <BitField name="DFSDM1_FLT2" start="16" size="1" />
      <BitField name="DFSDM1_FLT3" start="17" size="1" />
      <BitField name="SWPMI1" start="19" size="1" />
      <BitField name="TIM15" start="20" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="MDIOS_WKUP" start="23" size="1" />
      <BitField name="MDIOS" start="24" size="1" />
      <BitField name="MDMA" start="26" size="1" />
      <BitField name="SDMMC2" start="28" size="1" />
      <BitField name="HSEM0" start="29" size="1" />
      <BitField name="ADC3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER4" description="Interrupt Set-Enable Register 4" start="0xE000E110">
      <BitField name="DMAMUX2_OVR" start="0" size="1" />
      <BitField name="BDMA_CH0" start="1" size="1" />
      <BitField name="BDMA_CH1" start="2" size="1" />
      <BitField name="BDMA_CH2" start="3" size="1" />
      <BitField name="BDMA_CH3" start="4" size="1" />
      <BitField name="BDMA_CH4" start="5" size="1" />
      <BitField name="BDMA_CH5" start="6" size="1" />
      <BitField name="BDMA_CH6" start="7" size="1" />
      <BitField name="BDMA_CH7" start="8" size="1" />
      <BitField name="COMP" start="9" size="1" />
      <BitField name="LPTIM2" start="10" size="1" />
      <BitField name="LPTIM3" start="11" size="1" />
      <BitField name="LPTIM4" start="12" size="1" />
      <BitField name="LPTIM5" start="13" size="1" />
      <BitField name="LPUART" start="14" size="1" />
      <BitField name="CRS" start="16" size="1" />
      <BitField name="SAI4" start="18" size="1" />
      <BitField name="WKUP" start="21" size="1" />
      <BitField name="OCTOSPI2" start="22" size="1" />
      <BitField name="OTFDEC1" start="23" size="1" />
      <BitField name="OTFDEC2" start="24" size="1" />
      <BitField name="FMAC" start="25" size="1" />
      <BitField name="CORDIC_IT" start="26" size="1" />
      <BitField name="USART10" start="28" size="1" />
      <BitField name="I2C5_EV" start="29" size="1" />
      <BitField name="I2C5_ER" start="30" size="1" />
      <BitField name="FDCAN3_IT0" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER5" description="Interrupt Set-Enable Register 5" start="0xE000E114">
      <BitField name="FDCAN3_IT1" start="0" size="1" />
      <BitField name="TIM23" start="1" size="1" />
      <BitField name="TIM24" start="2" size="1" />
    </Register>
    <Register name="NVIC_ICER0" description="Interrupt Clear-Enable Register 0" start="0xE000E180">
      <BitField name="WWDG1" start="0" size="1" />
      <BitField name="PVD_PVM" start="1" size="1" />
      <BitField name="RTC_TAMP_STAMP_CSS_LSE" start="2" size="1" />
      <BitField name="RTC_WKUP" start="3" size="1" />
      <BitField name="FLASH" start="4" size="1" />
      <BitField name="RCC" start="5" size="1" />
      <BitField name="EXTI0" start="6" size="1" />
      <BitField name="EXTI1" start="7" size="1" />
      <BitField name="EXTI2" start="8" size="1" />
      <BitField name="EXTI3" start="9" size="1" />
      <BitField name="EXTI4" start="10" size="1" />
      <BitField name="DMA_STR0" start="11" size="1" />
      <BitField name="DMA_STR1" start="12" size="1" />
      <BitField name="DMA_STR2" start="13" size="1" />
      <BitField name="DMA_STR3" start="14" size="1" />
      <BitField name="DMA_STR4" start="15" size="1" />
      <BitField name="DMA_STR5" start="16" size="1" />
      <BitField name="DMA_STR6" start="17" size="1" />
      <BitField name="ADC1_2" start="18" size="1" />
      <BitField name="FDCAN1_IT0" start="19" size="1" />
      <BitField name="FDCAN2_IT0" start="20" size="1" />
      <BitField name="FDCAN1_IT1" start="21" size="1" />
      <BitField name="FDCAN2_IT1" start="22" size="1" />
      <BitField name="EXTI9_5" start="23" size="1" />
      <BitField name="TIM1_BRK" start="24" size="1" />
      <BitField name="TIM1_UP" start="25" size="1" />
      <BitField name="TIM1_TRG_COM" start="26" size="1" />
      <BitField name="TIM_CC" start="27" size="1" />
      <BitField name="TIM2" start="28" size="1" />
      <BitField name="TIM3" start="29" size="1" />
      <BitField name="TIM4" start="30" size="1" />
      <BitField name="I2C1_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER1" description="Interrupt Clear-Enable Register 1" start="0xE000E184">
      <BitField name="I2C1_ER" start="0" size="1" />
      <BitField name="I2C2_EV" start="1" size="1" />
      <BitField name="I2C2_ER" start="2" size="1" />
      <BitField name="SPI1" start="3" size="1" />
      <BitField name="SPI2" start="4" size="1" />
      <BitField name="USART1" start="5" size="1" />
      <BitField name="USART2" start="6" size="1" />
      <BitField name="USART3" start="7" size="1" />
      <BitField name="EXTI15_10" start="8" size="1" />
      <BitField name="RTC_ALARM" start="9" size="1" />
      <BitField name="TIM8_BRK_TIM12" start="11" size="1" />
      <BitField name="TIM8_UP_TIM13" start="12" size="1" />
      <BitField name="TIM8_TRG_COM_TIM14" start="13" size="1" />
      <BitField name="TIM8_CC" start="14" size="1" />
      <BitField name="DMA1_STR7" start="15" size="1" />
      <BitField name="FMC" start="16" size="1" />
      <BitField name="SDMMC1" start="17" size="1" />
      <BitField name="TIM5" start="18" size="1" />
      <BitField name="SPI3" start="19" size="1" />
      <BitField name="UART4" start="20" size="1" />
      <BitField name="UART5" start="21" size="1" />
      <BitField name="TIM6_DAC" start="22" size="1" />
      <BitField name="TIM7" start="23" size="1" />
      <BitField name="DMA2_STR0" start="24" size="1" />
      <BitField name="DMA2_STR1" start="25" size="1" />
      <BitField name="DMA2_STR2" start="26" size="1" />
      <BitField name="DMA2_STR3" start="27" size="1" />
      <BitField name="DMA2_STR4" start="28" size="1" />
      <BitField name="ETH" start="29" size="1" />
      <BitField name="ETH_WKUP" start="30" size="1" />
      <BitField name="FDCAN_CAL" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER2" description="Interrupt Clear-Enable Register 2" start="0xE000E188">
      <BitField name="DMA2_STR5" start="4" size="1" />
      <BitField name="DMA2_STR6" start="5" size="1" />
      <BitField name="DMA2_STR7" start="6" size="1" />
      <BitField name="USART6" start="7" size="1" />
      <BitField name="I2C3_EV" start="8" size="1" />
      <BitField name="I2C3_ER" start="9" size="1" />
      <BitField name="DCMI" start="14" size="1" />
      <BitField name="UART7" start="18" size="1" />
      <BitField name="UART8" start="19" size="1" />
      <BitField name="SPI4" start="20" size="1" />
      <BitField name="SPI5" start="21" size="1" />
      <BitField name="SPI6" start="22" size="1" />
      <BitField name="SAI1" start="23" size="1" />
      <BitField name="LTDC" start="24" size="1" />
      <BitField name="LTDC_ER" start="25" size="1" />
      <BitField name="DMA2D" start="26" size="1" />
      <BitField name="OCTOSPI1" start="28" size="1" />
      <BitField name="LPTIM1" start="29" size="1" />
      <BitField name="CEC" start="30" size="1" />
      <BitField name="I2C4_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER3" description="Interrupt Clear-Enable Register 3" start="0xE000E18C">
      <BitField name="I2C4_ER" start="0" size="1" />
      <BitField name="SPDIF" start="1" size="1" />
      <BitField name="DMAMUX1_OV" start="6" size="1" />
      <BitField name="DFSDM1_FLT0" start="14" size="1" />
      <BitField name="DFSDM1_FLT1" start="15" size="1" />
      <BitField name="DFSDM1_FLT2" start="16" size="1" />
      <BitField name="DFSDM1_FLT3" start="17" size="1" />
      <BitField name="SWPMI1" start="19" size="1" />
      <BitField name="TIM15" start="20" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="MDIOS_WKUP" start="23" size="1" />
      <BitField name="MDIOS" start="24" size="1" />
      <BitField name="MDMA" start="26" size="1" />
      <BitField name="SDMMC2" start="28" size="1" />
      <BitField name="HSEM0" start="29" size="1" />
      <BitField name="ADC3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER4" description="Interrupt Clear-Enable Register 4" start="0xE000E190">
      <BitField name="DMAMUX2_OVR" start="0" size="1" />
      <BitField name="BDMA_CH0" start="1" size="1" />
      <BitField name="BDMA_CH1" start="2" size="1" />
      <BitField name="BDMA_CH2" start="3" size="1" />
      <BitField name="BDMA_CH3" start="4" size="1" />
      <BitField name="BDMA_CH4" start="5" size="1" />
      <BitField name="BDMA_CH5" start="6" size="1" />
      <BitField name="BDMA_CH6" start="7" size="1" />
      <BitField name="BDMA_CH7" start="8" size="1" />
      <BitField name="COMP" start="9" size="1" />
      <BitField name="LPTIM2" start="10" size="1" />
      <BitField name="LPTIM3" start="11" size="1" />
      <BitField name="LPTIM4" start="12" size="1" />
      <BitField name="LPTIM5" start="13" size="1" />
      <BitField name="LPUART" start="14" size="1" />
      <BitField name="CRS" start="16" size="1" />
      <BitField name="SAI4" start="18" size="1" />
      <BitField name="WKUP" start="21" size="1" />
      <BitField name="OCTOSPI2" start="22" size="1" />
      <BitField name="OTFDEC1" start="23" size="1" />
      <BitField name="OTFDEC2" start="24" size="1" />
      <BitField name="FMAC" start="25" size="1" />
      <BitField name="CORDIC_IT" start="26" size="1" />
      <BitField name="USART10" start="28" size="1" />
      <BitField name="I2C5_EV" start="29" size="1" />
      <BitField name="I2C5_ER" start="30" size="1" />
      <BitField name="FDCAN3_IT0" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER5" description="Interrupt Clear-Enable Register 5" start="0xE000E194">
      <BitField name="FDCAN3_IT1" start="0" size="1" />
      <BitField name="TIM23" start="1" size="1" />
      <BitField name="TIM24" start="2" size="1" />
    </Register>
    <Register name="NVIC_ISPR0" description="Interrupt Set-Pending Register 0" start="0xE000E200">
      <BitField name="WWDG1" start="0" size="1" />
      <BitField name="PVD_PVM" start="1" size="1" />
      <BitField name="RTC_TAMP_STAMP_CSS_LSE" start="2" size="1" />
      <BitField name="RTC_WKUP" start="3" size="1" />
      <BitField name="FLASH" start="4" size="1" />
      <BitField name="RCC" start="5" size="1" />
      <BitField name="EXTI0" start="6" size="1" />
      <BitField name="EXTI1" start="7" size="1" />
      <BitField name="EXTI2" start="8" size="1" />
      <BitField name="EXTI3" start="9" size="1" />
      <BitField name="EXTI4" start="10" size="1" />
      <BitField name="DMA_STR0" start="11" size="1" />
      <BitField name="DMA_STR1" start="12" size="1" />
      <BitField name="DMA_STR2" start="13" size="1" />
      <BitField name="DMA_STR3" start="14" size="1" />
      <BitField name="DMA_STR4" start="15" size="1" />
      <BitField name="DMA_STR5" start="16" size="1" />
      <BitField name="DMA_STR6" start="17" size="1" />
      <BitField name="ADC1_2" start="18" size="1" />
      <BitField name="FDCAN1_IT0" start="19" size="1" />
      <BitField name="FDCAN2_IT0" start="20" size="1" />
      <BitField name="FDCAN1_IT1" start="21" size="1" />
      <BitField name="FDCAN2_IT1" start="22" size="1" />
      <BitField name="EXTI9_5" start="23" size="1" />
      <BitField name="TIM1_BRK" start="24" size="1" />
      <BitField name="TIM1_UP" start="25" size="1" />
      <BitField name="TIM1_TRG_COM" start="26" size="1" />
      <BitField name="TIM_CC" start="27" size="1" />
      <BitField name="TIM2" start="28" size="1" />
      <BitField name="TIM3" start="29" size="1" />
      <BitField name="TIM4" start="30" size="1" />
      <BitField name="I2C1_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR1" description="Interrupt Set-Pending Register 1" start="0xE000E204">
      <BitField name="I2C1_ER" start="0" size="1" />
      <BitField name="I2C2_EV" start="1" size="1" />
      <BitField name="I2C2_ER" start="2" size="1" />
      <BitField name="SPI1" start="3" size="1" />
      <BitField name="SPI2" start="4" size="1" />
      <BitField name="USART1" start="5" size="1" />
      <BitField name="USART2" start="6" size="1" />
      <BitField name="USART3" start="7" size="1" />
      <BitField name="EXTI15_10" start="8" size="1" />
      <BitField name="RTC_ALARM" start="9" size="1" />
      <BitField name="TIM8_BRK_TIM12" start="11" size="1" />
      <BitField name="TIM8_UP_TIM13" start="12" size="1" />
      <BitField name="TIM8_TRG_COM_TIM14" start="13" size="1" />
      <BitField name="TIM8_CC" start="14" size="1" />
      <BitField name="DMA1_STR7" start="15" size="1" />
      <BitField name="FMC" start="16" size="1" />
      <BitField name="SDMMC1" start="17" size="1" />
      <BitField name="TIM5" start="18" size="1" />
      <BitField name="SPI3" start="19" size="1" />
      <BitField name="UART4" start="20" size="1" />
      <BitField name="UART5" start="21" size="1" />
      <BitField name="TIM6_DAC" start="22" size="1" />
      <BitField name="TIM7" start="23" size="1" />
      <BitField name="DMA2_STR0" start="24" size="1" />
      <BitField name="DMA2_STR1" start="25" size="1" />
      <BitField name="DMA2_STR2" start="26" size="1" />
      <BitField name="DMA2_STR3" start="27" size="1" />
      <BitField name="DMA2_STR4" start="28" size="1" />
      <BitField name="ETH" start="29" size="1" />
      <BitField name="ETH_WKUP" start="30" size="1" />
      <BitField name="FDCAN_CAL" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR2" description="Interrupt Set-Pending Register 2" start="0xE000E208">
      <BitField name="DMA2_STR5" start="4" size="1" />
      <BitField name="DMA2_STR6" start="5" size="1" />
      <BitField name="DMA2_STR7" start="6" size="1" />
      <BitField name="USART6" start="7" size="1" />
      <BitField name="I2C3_EV" start="8" size="1" />
      <BitField name="I2C3_ER" start="9" size="1" />
      <BitField name="DCMI" start="14" size="1" />
      <BitField name="UART7" start="18" size="1" />
      <BitField name="UART8" start="19" size="1" />
      <BitField name="SPI4" start="20" size="1" />
      <BitField name="SPI5" start="21" size="1" />
      <BitField name="SPI6" start="22" size="1" />
      <BitField name="SAI1" start="23" size="1" />
      <BitField name="LTDC" start="24" size="1" />
      <BitField name="LTDC_ER" start="25" size="1" />
      <BitField name="DMA2D" start="26" size="1" />
      <BitField name="OCTOSPI1" start="28" size="1" />
      <BitField name="LPTIM1" start="29" size="1" />
      <BitField name="CEC" start="30" size="1" />
      <BitField name="I2C4_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR3" description="Interrupt Set-Pending Register 3" start="0xE000E20C">
      <BitField name="I2C4_ER" start="0" size="1" />
      <BitField name="SPDIF" start="1" size="1" />
      <BitField name="DMAMUX1_OV" start="6" size="1" />
      <BitField name="DFSDM1_FLT0" start="14" size="1" />
      <BitField name="DFSDM1_FLT1" start="15" size="1" />
      <BitField name="DFSDM1_FLT2" start="16" size="1" />
      <BitField name="DFSDM1_FLT3" start="17" size="1" />
      <BitField name="SWPMI1" start="19" size="1" />
      <BitField name="TIM15" start="20" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="MDIOS_WKUP" start="23" size="1" />
      <BitField name="MDIOS" start="24" size="1" />
      <BitField name="MDMA" start="26" size="1" />
      <BitField name="SDMMC2" start="28" size="1" />
      <BitField name="HSEM0" start="29" size="1" />
      <BitField name="ADC3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR4" description="Interrupt Set-Pending Register 4" start="0xE000E210">
      <BitField name="DMAMUX2_OVR" start="0" size="1" />
      <BitField name="BDMA_CH0" start="1" size="1" />
      <BitField name="BDMA_CH1" start="2" size="1" />
      <BitField name="BDMA_CH2" start="3" size="1" />
      <BitField name="BDMA_CH3" start="4" size="1" />
      <BitField name="BDMA_CH4" start="5" size="1" />
      <BitField name="BDMA_CH5" start="6" size="1" />
      <BitField name="BDMA_CH6" start="7" size="1" />
      <BitField name="BDMA_CH7" start="8" size="1" />
      <BitField name="COMP" start="9" size="1" />
      <BitField name="LPTIM2" start="10" size="1" />
      <BitField name="LPTIM3" start="11" size="1" />
      <BitField name="LPTIM4" start="12" size="1" />
      <BitField name="LPTIM5" start="13" size="1" />
      <BitField name="LPUART" start="14" size="1" />
      <BitField name="CRS" start="16" size="1" />
      <BitField name="SAI4" start="18" size="1" />
      <BitField name="WKUP" start="21" size="1" />
      <BitField name="OCTOSPI2" start="22" size="1" />
      <BitField name="OTFDEC1" start="23" size="1" />
      <BitField name="OTFDEC2" start="24" size="1" />
      <BitField name="FMAC" start="25" size="1" />
      <BitField name="CORDIC_IT" start="26" size="1" />
      <BitField name="USART10" start="28" size="1" />
      <BitField name="I2C5_EV" start="29" size="1" />
      <BitField name="I2C5_ER" start="30" size="1" />
      <BitField name="FDCAN3_IT0" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR5" description="Interrupt Set-Pending Register 5" start="0xE000E214">
      <BitField name="FDCAN3_IT1" start="0" size="1" />
      <BitField name="TIM23" start="1" size="1" />
      <BitField name="TIM24" start="2" size="1" />
    </Register>
    <Register name="NVIC_ICPR0" description="Interrupt Clear-Pending Register 0" start="0xE000E280">
      <BitField name="WWDG1" start="0" size="1" />
      <BitField name="PVD_PVM" start="1" size="1" />
      <BitField name="RTC_TAMP_STAMP_CSS_LSE" start="2" size="1" />
      <BitField name="RTC_WKUP" start="3" size="1" />
      <BitField name="FLASH" start="4" size="1" />
      <BitField name="RCC" start="5" size="1" />
      <BitField name="EXTI0" start="6" size="1" />
      <BitField name="EXTI1" start="7" size="1" />
      <BitField name="EXTI2" start="8" size="1" />
      <BitField name="EXTI3" start="9" size="1" />
      <BitField name="EXTI4" start="10" size="1" />
      <BitField name="DMA_STR0" start="11" size="1" />
      <BitField name="DMA_STR1" start="12" size="1" />
      <BitField name="DMA_STR2" start="13" size="1" />
      <BitField name="DMA_STR3" start="14" size="1" />
      <BitField name="DMA_STR4" start="15" size="1" />
      <BitField name="DMA_STR5" start="16" size="1" />
      <BitField name="DMA_STR6" start="17" size="1" />
      <BitField name="ADC1_2" start="18" size="1" />
      <BitField name="FDCAN1_IT0" start="19" size="1" />
      <BitField name="FDCAN2_IT0" start="20" size="1" />
      <BitField name="FDCAN1_IT1" start="21" size="1" />
      <BitField name="FDCAN2_IT1" start="22" size="1" />
      <BitField name="EXTI9_5" start="23" size="1" />
      <BitField name="TIM1_BRK" start="24" size="1" />
      <BitField name="TIM1_UP" start="25" size="1" />
      <BitField name="TIM1_TRG_COM" start="26" size="1" />
      <BitField name="TIM_CC" start="27" size="1" />
      <BitField name="TIM2" start="28" size="1" />
      <BitField name="TIM3" start="29" size="1" />
      <BitField name="TIM4" start="30" size="1" />
      <BitField name="I2C1_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR1" description="Interrupt Clear-Pending Register 1" start="0xE000E284">
      <BitField name="I2C1_ER" start="0" size="1" />
      <BitField name="I2C2_EV" start="1" size="1" />
      <BitField name="I2C2_ER" start="2" size="1" />
      <BitField name="SPI1" start="3" size="1" />
      <BitField name="SPI2" start="4" size="1" />
      <BitField name="USART1" start="5" size="1" />
      <BitField name="USART2" start="6" size="1" />
      <BitField name="USART3" start="7" size="1" />
      <BitField name="EXTI15_10" start="8" size="1" />
      <BitField name="RTC_ALARM" start="9" size="1" />
      <BitField name="TIM8_BRK_TIM12" start="11" size="1" />
      <BitField name="TIM8_UP_TIM13" start="12" size="1" />
      <BitField name="TIM8_TRG_COM_TIM14" start="13" size="1" />
      <BitField name="TIM8_CC" start="14" size="1" />
      <BitField name="DMA1_STR7" start="15" size="1" />
      <BitField name="FMC" start="16" size="1" />
      <BitField name="SDMMC1" start="17" size="1" />
      <BitField name="TIM5" start="18" size="1" />
      <BitField name="SPI3" start="19" size="1" />
      <BitField name="UART4" start="20" size="1" />
      <BitField name="UART5" start="21" size="1" />
      <BitField name="TIM6_DAC" start="22" size="1" />
      <BitField name="TIM7" start="23" size="1" />
      <BitField name="DMA2_STR0" start="24" size="1" />
      <BitField name="DMA2_STR1" start="25" size="1" />
      <BitField name="DMA2_STR2" start="26" size="1" />
      <BitField name="DMA2_STR3" start="27" size="1" />
      <BitField name="DMA2_STR4" start="28" size="1" />
      <BitField name="ETH" start="29" size="1" />
      <BitField name="ETH_WKUP" start="30" size="1" />
      <BitField name="FDCAN_CAL" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR2" description="Interrupt Clear-Pending Register 2" start="0xE000E288">
      <BitField name="DMA2_STR5" start="4" size="1" />
      <BitField name="DMA2_STR6" start="5" size="1" />
      <BitField name="DMA2_STR7" start="6" size="1" />
      <BitField name="USART6" start="7" size="1" />
      <BitField name="I2C3_EV" start="8" size="1" />
      <BitField name="I2C3_ER" start="9" size="1" />
      <BitField name="DCMI" start="14" size="1" />
      <BitField name="UART7" start="18" size="1" />
      <BitField name="UART8" start="19" size="1" />
      <BitField name="SPI4" start="20" size="1" />
      <BitField name="SPI5" start="21" size="1" />
      <BitField name="SPI6" start="22" size="1" />
      <BitField name="SAI1" start="23" size="1" />
      <BitField name="LTDC" start="24" size="1" />
      <BitField name="LTDC_ER" start="25" size="1" />
      <BitField name="DMA2D" start="26" size="1" />
      <BitField name="OCTOSPI1" start="28" size="1" />
      <BitField name="LPTIM1" start="29" size="1" />
      <BitField name="CEC" start="30" size="1" />
      <BitField name="I2C4_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR3" description="Interrupt Clear-Pending Register 3" start="0xE000E28C">
      <BitField name="I2C4_ER" start="0" size="1" />
      <BitField name="SPDIF" start="1" size="1" />
      <BitField name="DMAMUX1_OV" start="6" size="1" />
      <BitField name="DFSDM1_FLT0" start="14" size="1" />
      <BitField name="DFSDM1_FLT1" start="15" size="1" />
      <BitField name="DFSDM1_FLT2" start="16" size="1" />
      <BitField name="DFSDM1_FLT3" start="17" size="1" />
      <BitField name="SWPMI1" start="19" size="1" />
      <BitField name="TIM15" start="20" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="MDIOS_WKUP" start="23" size="1" />
      <BitField name="MDIOS" start="24" size="1" />
      <BitField name="MDMA" start="26" size="1" />
      <BitField name="SDMMC2" start="28" size="1" />
      <BitField name="HSEM0" start="29" size="1" />
      <BitField name="ADC3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR4" description="Interrupt Clear-Pending Register 4" start="0xE000E290">
      <BitField name="DMAMUX2_OVR" start="0" size="1" />
      <BitField name="BDMA_CH0" start="1" size="1" />
      <BitField name="BDMA_CH1" start="2" size="1" />
      <BitField name="BDMA_CH2" start="3" size="1" />
      <BitField name="BDMA_CH3" start="4" size="1" />
      <BitField name="BDMA_CH4" start="5" size="1" />
      <BitField name="BDMA_CH5" start="6" size="1" />
      <BitField name="BDMA_CH6" start="7" size="1" />
      <BitField name="BDMA_CH7" start="8" size="1" />
      <BitField name="COMP" start="9" size="1" />
      <BitField name="LPTIM2" start="10" size="1" />
      <BitField name="LPTIM3" start="11" size="1" />
      <BitField name="LPTIM4" start="12" size="1" />
      <BitField name="LPTIM5" start="13" size="1" />
      <BitField name="LPUART" start="14" size="1" />
      <BitField name="CRS" start="16" size="1" />
      <BitField name="SAI4" start="18" size="1" />
      <BitField name="WKUP" start="21" size="1" />
      <BitField name="OCTOSPI2" start="22" size="1" />
      <BitField name="OTFDEC1" start="23" size="1" />
      <BitField name="OTFDEC2" start="24" size="1" />
      <BitField name="FMAC" start="25" size="1" />
      <BitField name="CORDIC_IT" start="26" size="1" />
      <BitField name="USART10" start="28" size="1" />
      <BitField name="I2C5_EV" start="29" size="1" />
      <BitField name="I2C5_ER" start="30" size="1" />
      <BitField name="FDCAN3_IT0" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR5" description="Interrupt Clear-Pending Register 5" start="0xE000E294">
      <BitField name="FDCAN3_IT1" start="0" size="1" />
      <BitField name="TIM23" start="1" size="1" />
      <BitField name="TIM24" start="2" size="1" />
    </Register>
    <Register name="NVIC_IABR0" description="Interrupt Active Bit Register 0" start="0xE000E300" access="ReadOnly">
      <BitField name="WWDG1" start="0" size="1" />
      <BitField name="PVD_PVM" start="1" size="1" />
      <BitField name="RTC_TAMP_STAMP_CSS_LSE" start="2" size="1" />
      <BitField name="RTC_WKUP" start="3" size="1" />
      <BitField name="FLASH" start="4" size="1" />
      <BitField name="RCC" start="5" size="1" />
      <BitField name="EXTI0" start="6" size="1" />
      <BitField name="EXTI1" start="7" size="1" />
      <BitField name="EXTI2" start="8" size="1" />
      <BitField name="EXTI3" start="9" size="1" />
      <BitField name="EXTI4" start="10" size="1" />
      <BitField name="DMA_STR0" start="11" size="1" />
      <BitField name="DMA_STR1" start="12" size="1" />
      <BitField name="DMA_STR2" start="13" size="1" />
      <BitField name="DMA_STR3" start="14" size="1" />
      <BitField name="DMA_STR4" start="15" size="1" />
      <BitField name="DMA_STR5" start="16" size="1" />
      <BitField name="DMA_STR6" start="17" size="1" />
      <BitField name="ADC1_2" start="18" size="1" />
      <BitField name="FDCAN1_IT0" start="19" size="1" />
      <BitField name="FDCAN2_IT0" start="20" size="1" />
      <BitField name="FDCAN1_IT1" start="21" size="1" />
      <BitField name="FDCAN2_IT1" start="22" size="1" />
      <BitField name="EXTI9_5" start="23" size="1" />
      <BitField name="TIM1_BRK" start="24" size="1" />
      <BitField name="TIM1_UP" start="25" size="1" />
      <BitField name="TIM1_TRG_COM" start="26" size="1" />
      <BitField name="TIM_CC" start="27" size="1" />
      <BitField name="TIM2" start="28" size="1" />
      <BitField name="TIM3" start="29" size="1" />
      <BitField name="TIM4" start="30" size="1" />
      <BitField name="I2C1_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR1" description="Interrupt Active Bit Register 1" start="0xE000E304" access="ReadOnly">
      <BitField name="I2C1_ER" start="0" size="1" />
      <BitField name="I2C2_EV" start="1" size="1" />
      <BitField name="I2C2_ER" start="2" size="1" />
      <BitField name="SPI1" start="3" size="1" />
      <BitField name="SPI2" start="4" size="1" />
      <BitField name="USART1" start="5" size="1" />
      <BitField name="USART2" start="6" size="1" />
      <BitField name="USART3" start="7" size="1" />
      <BitField name="EXTI15_10" start="8" size="1" />
      <BitField name="RTC_ALARM" start="9" size="1" />
      <BitField name="TIM8_BRK_TIM12" start="11" size="1" />
      <BitField name="TIM8_UP_TIM13" start="12" size="1" />
      <BitField name="TIM8_TRG_COM_TIM14" start="13" size="1" />
      <BitField name="TIM8_CC" start="14" size="1" />
      <BitField name="DMA1_STR7" start="15" size="1" />
      <BitField name="FMC" start="16" size="1" />
      <BitField name="SDMMC1" start="17" size="1" />
      <BitField name="TIM5" start="18" size="1" />
      <BitField name="SPI3" start="19" size="1" />
      <BitField name="UART4" start="20" size="1" />
      <BitField name="UART5" start="21" size="1" />
      <BitField name="TIM6_DAC" start="22" size="1" />
      <BitField name="TIM7" start="23" size="1" />
      <BitField name="DMA2_STR0" start="24" size="1" />
      <BitField name="DMA2_STR1" start="25" size="1" />
      <BitField name="DMA2_STR2" start="26" size="1" />
      <BitField name="DMA2_STR3" start="27" size="1" />
      <BitField name="DMA2_STR4" start="28" size="1" />
      <BitField name="ETH" start="29" size="1" />
      <BitField name="ETH_WKUP" start="30" size="1" />
      <BitField name="FDCAN_CAL" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR2" description="Interrupt Active Bit Register 2" start="0xE000E308" access="ReadOnly">
      <BitField name="DMA2_STR5" start="4" size="1" />
      <BitField name="DMA2_STR6" start="5" size="1" />
      <BitField name="DMA2_STR7" start="6" size="1" />
      <BitField name="USART6" start="7" size="1" />
      <BitField name="I2C3_EV" start="8" size="1" />
      <BitField name="I2C3_ER" start="9" size="1" />
      <BitField name="DCMI" start="14" size="1" />
      <BitField name="UART7" start="18" size="1" />
      <BitField name="UART8" start="19" size="1" />
      <BitField name="SPI4" start="20" size="1" />
      <BitField name="SPI5" start="21" size="1" />
      <BitField name="SPI6" start="22" size="1" />
      <BitField name="SAI1" start="23" size="1" />
      <BitField name="LTDC" start="24" size="1" />
      <BitField name="LTDC_ER" start="25" size="1" />
      <BitField name="DMA2D" start="26" size="1" />
      <BitField name="OCTOSPI1" start="28" size="1" />
      <BitField name="LPTIM1" start="29" size="1" />
      <BitField name="CEC" start="30" size="1" />
      <BitField name="I2C4_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR3" description="Interrupt Active Bit Register 3" start="0xE000E30C" access="ReadOnly">
      <BitField name="I2C4_ER" start="0" size="1" />
      <BitField name="SPDIF" start="1" size="1" />
      <BitField name="DMAMUX1_OV" start="6" size="1" />
      <BitField name="DFSDM1_FLT0" start="14" size="1" />
      <BitField name="DFSDM1_FLT1" start="15" size="1" />
      <BitField name="DFSDM1_FLT2" start="16" size="1" />
      <BitField name="DFSDM1_FLT3" start="17" size="1" />
      <BitField name="SWPMI1" start="19" size="1" />
      <BitField name="TIM15" start="20" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="MDIOS_WKUP" start="23" size="1" />
      <BitField name="MDIOS" start="24" size="1" />
      <BitField name="MDMA" start="26" size="1" />
      <BitField name="SDMMC2" start="28" size="1" />
      <BitField name="HSEM0" start="29" size="1" />
      <BitField name="ADC3" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR4" description="Interrupt Active Bit Register 4" start="0xE000E310" access="ReadOnly">
      <BitField name="DMAMUX2_OVR" start="0" size="1" />
      <BitField name="BDMA_CH0" start="1" size="1" />
      <BitField name="BDMA_CH1" start="2" size="1" />
      <BitField name="BDMA_CH2" start="3" size="1" />
      <BitField name="BDMA_CH3" start="4" size="1" />
      <BitField name="BDMA_CH4" start="5" size="1" />
      <BitField name="BDMA_CH5" start="6" size="1" />
      <BitField name="BDMA_CH6" start="7" size="1" />
      <BitField name="BDMA_CH7" start="8" size="1" />
      <BitField name="COMP" start="9" size="1" />
      <BitField name="LPTIM2" start="10" size="1" />
      <BitField name="LPTIM3" start="11" size="1" />
      <BitField name="LPTIM4" start="12" size="1" />
      <BitField name="LPTIM5" start="13" size="1" />
      <BitField name="LPUART" start="14" size="1" />
      <BitField name="CRS" start="16" size="1" />
      <BitField name="SAI4" start="18" size="1" />
      <BitField name="WKUP" start="21" size="1" />
      <BitField name="OCTOSPI2" start="22" size="1" />
      <BitField name="OTFDEC1" start="23" size="1" />
      <BitField name="OTFDEC2" start="24" size="1" />
      <BitField name="FMAC" start="25" size="1" />
      <BitField name="CORDIC_IT" start="26" size="1" />
      <BitField name="USART10" start="28" size="1" />
      <BitField name="I2C5_EV" start="29" size="1" />
      <BitField name="I2C5_ER" start="30" size="1" />
      <BitField name="FDCAN3_IT0" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR5" description="Interrupt Active Bit Register 5" start="0xE000E314" access="ReadOnly">
      <BitField name="FDCAN3_IT1" start="0" size="1" />
      <BitField name="TIM23" start="1" size="1" />
      <BitField name="TIM24" start="2" size="1" />
    </Register>
    <Register name="NVIC_IPR0" description="Interrupt Priority Register 0" start="0xE000E400">
      <BitField name="WWDG1" start="4" size="4" />
      <BitField name="PVD_PVM" start="12" size="4" />
      <BitField name="RTC_TAMP_STAMP_CSS_LSE" start="20" size="4" />
      <BitField name="RTC_WKUP" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR1" description="Interrupt Priority Register 1" start="0xE000E404">
      <BitField name="FLASH" start="4" size="4" />
      <BitField name="RCC" start="12" size="4" />
      <BitField name="EXTI0" start="20" size="4" />
      <BitField name="EXTI1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR2" description="Interrupt Priority Register 2" start="0xE000E408">
      <BitField name="EXTI2" start="4" size="4" />
      <BitField name="EXTI3" start="12" size="4" />
      <BitField name="EXTI4" start="20" size="4" />
      <BitField name="DMA_STR0" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR3" description="Interrupt Priority Register 3" start="0xE000E40C">
      <BitField name="DMA_STR1" start="4" size="4" />
      <BitField name="DMA_STR2" start="12" size="4" />
      <BitField name="DMA_STR3" start="20" size="4" />
      <BitField name="DMA_STR4" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR4" description="Interrupt Priority Register 4" start="0xE000E410">
      <BitField name="DMA_STR5" start="4" size="4" />
      <BitField name="DMA_STR6" start="12" size="4" />
      <BitField name="ADC1_2" start="20" size="4" />
      <BitField name="FDCAN1_IT0" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR5" description="Interrupt Priority Register 5" start="0xE000E414">
      <BitField name="FDCAN2_IT0" start="4" size="4" />
      <BitField name="FDCAN1_IT1" start="12" size="4" />
      <BitField name="FDCAN2_IT1" start="20" size="4" />
      <BitField name="EXTI9_5" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR6" description="Interrupt Priority Register 6" start="0xE000E418">
      <BitField name="TIM1_BRK" start="4" size="4" />
      <BitField name="TIM1_UP" start="12" size="4" />
      <BitField name="TIM1_TRG_COM" start="20" size="4" />
      <BitField name="TIM_CC" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR7" description="Interrupt Priority Register 7" start="0xE000E41C">
      <BitField name="TIM2" start="4" size="4" />
      <BitField name="TIM3" start="12" size="4" />
      <BitField name="TIM4" start="20" size="4" />
      <BitField name="I2C1_EV" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR8" description="Interrupt Priority Register 8" start="0xE000E420">
      <BitField name="I2C1_ER" start="4" size="4" />
      <BitField name="I2C2_EV" start="12" size="4" />
      <BitField name="I2C2_ER" start="20" size="4" />
      <BitField name="SPI1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR9" description="Interrupt Priority Register 9" start="0xE000E424">
      <BitField name="SPI2" start="4" size="4" />
      <BitField name="USART1" start="12" size="4" />
      <BitField name="USART2" start="20" size="4" />
      <BitField name="USART3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR10" description="Interrupt Priority Register 10" start="0xE000E428">
      <BitField name="EXTI15_10" start="4" size="4" />
      <BitField name="RTC_ALARM" start="12" size="4" />
      <BitField name="TIM8_BRK_TIM12" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR11" description="Interrupt Priority Register 11" start="0xE000E42C">
      <BitField name="TIM8_UP_TIM13" start="4" size="4" />
      <BitField name="TIM8_TRG_COM_TIM14" start="12" size="4" />
      <BitField name="TIM8_CC" start="20" size="4" />
      <BitField name="DMA1_STR7" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR12" description="Interrupt Priority Register 12" start="0xE000E430">
      <BitField name="FMC" start="4" size="4" />
      <BitField name="SDMMC1" start="12" size="4" />
      <BitField name="TIM5" start="20" size="4" />
      <BitField name="SPI3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR13" description="Interrupt Priority Register 13" start="0xE000E434">
      <BitField name="UART4" start="4" size="4" />
      <BitField name="UART5" start="12" size="4" />
      <BitField name="TIM6_DAC" start="20" size="4" />
      <BitField name="TIM7" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR14" description="Interrupt Priority Register 14" start="0xE000E438">
      <BitField name="DMA2_STR0" start="4" size="4" />
      <BitField name="DMA2_STR1" start="12" size="4" />
      <BitField name="DMA2_STR2" start="20" size="4" />
      <BitField name="DMA2_STR3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR15" description="Interrupt Priority Register 15" start="0xE000E43C">
      <BitField name="DMA2_STR4" start="4" size="4" />
      <BitField name="ETH" start="12" size="4" />
      <BitField name="ETH_WKUP" start="20" size="4" />
      <BitField name="FDCAN_CAL" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR16" description="Interrupt Priority Register 16" start="0xE000E440" />
    <Register name="NVIC_IPR17" description="Interrupt Priority Register 17" start="0xE000E444">
      <BitField name="DMA2_STR5" start="4" size="4" />
      <BitField name="DMA2_STR6" start="12" size="4" />
      <BitField name="DMA2_STR7" start="20" size="4" />
      <BitField name="USART6" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR18" description="Interrupt Priority Register 18" start="0xE000E448">
      <BitField name="I2C3_EV" start="4" size="4" />
      <BitField name="I2C3_ER" start="12" size="4" />
    </Register>
    <Register name="NVIC_IPR19" description="Interrupt Priority Register 19" start="0xE000E44C">
      <BitField name="DCMI" start="20" size="4" />
    </Register>
    <Register name="NVIC_IPR20" description="Interrupt Priority Register 20" start="0xE000E450">
      <BitField name="UART7" start="20" size="4" />
      <BitField name="UART8" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR21" description="Interrupt Priority Register 21" start="0xE000E454">
      <BitField name="SPI4" start="4" size="4" />
      <BitField name="SPI5" start="12" size="4" />
      <BitField name="SPI6" start="20" size="4" />
      <BitField name="SAI1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR22" description="Interrupt Priority Register 22" start="0xE000E458">
      <BitField name="LTDC" start="4" size="4" />
      <BitField name="LTDC_ER" start="12" size="4" />
      <BitField name="DMA2D" start="20" size="4" />
    </Register>
    <Register name="NVIC_IPR23" description="Interrupt Priority Register 23" start="0xE000E45C">
      <BitField name="OCTOSPI1" start="4" size="4" />
      <BitField name="LPTIM1" start="12" size="4" />
      <BitField name="CEC" start="20" size="4" />
      <BitField name="I2C4_EV" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR24" description="Interrupt Priority Register 24" start="0xE000E460">
      <BitField name="I2C4_ER" start="4" size="4" />
      <BitField name="SPDIF" start="12" size="4" />
    </Register>
    <Register name="NVIC_IPR25" description="Interrupt Priority Register 25" start="0xE000E464">
      <BitField name="DMAMUX1_OV" start="20" size="4" />
    </Register>
    <Register name="NVIC_IPR26" description="Interrupt Priority Register 26" start="0xE000E468" />
    <Register name="NVIC_IPR27" description="Interrupt Priority Register 27" start="0xE000E46C">
      <BitField name="DFSDM1_FLT0" start="20" size="4" />
      <BitField name="DFSDM1_FLT1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR28" description="Interrupt Priority Register 28" start="0xE000E470">
      <BitField name="DFSDM1_FLT2" start="4" size="4" />
      <BitField name="DFSDM1_FLT3" start="12" size="4" />
      <BitField name="SWPMI1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR29" description="Interrupt Priority Register 29" start="0xE000E474">
      <BitField name="TIM15" start="4" size="4" />
      <BitField name="TIM16" start="12" size="4" />
      <BitField name="TIM17" start="20" size="4" />
      <BitField name="MDIOS_WKUP" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR30" description="Interrupt Priority Register 30" start="0xE000E478">
      <BitField name="MDIOS" start="4" size="4" />
      <BitField name="MDMA" start="20" size="4" />
    </Register>
    <Register name="NVIC_IPR31" description="Interrupt Priority Register 31" start="0xE000E47C">
      <BitField name="SDMMC2" start="4" size="4" />
      <BitField name="HSEM0" start="12" size="4" />
      <BitField name="ADC3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR32" description="Interrupt Priority Register 32" start="0xE000E480">
      <BitField name="DMAMUX2_OVR" start="4" size="4" />
      <BitField name="BDMA_CH0" start="12" size="4" />
      <BitField name="BDMA_CH1" start="20" size="4" />
      <BitField name="BDMA_CH2" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR33" description="Interrupt Priority Register 33" start="0xE000E484">
      <BitField name="BDMA_CH3" start="4" size="4" />
      <BitField name="BDMA_CH4" start="12" size="4" />
      <BitField name="BDMA_CH5" start="20" size="4" />
      <BitField name="BDMA_CH6" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR34" description="Interrupt Priority Register 34" start="0xE000E488">
      <BitField name="BDMA_CH7" start="4" size="4" />
      <BitField name="COMP" start="12" size="4" />
      <BitField name="LPTIM2" start="20" size="4" />
      <BitField name="LPTIM3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR35" description="Interrupt Priority Register 35" start="0xE000E48C">
      <BitField name="LPTIM4" start="4" size="4" />
      <BitField name="LPTIM5" start="12" size="4" />
      <BitField name="LPUART" start="20" size="4" />
    </Register>
    <Register name="NVIC_IPR36" description="Interrupt Priority Register 36" start="0xE000E490">
      <BitField name="CRS" start="4" size="4" />
      <BitField name="SAI4" start="20" size="4" />
    </Register>
    <Register name="NVIC_IPR37" description="Interrupt Priority Register 37" start="0xE000E494">
      <BitField name="WKUP" start="12" size="4" />
      <BitField name="OCTOSPI2" start="20" size="4" />
      <BitField name="OTFDEC1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR38" description="Interrupt Priority Register 38" start="0xE000E498">
      <BitField name="OTFDEC2" start="4" size="4" />
      <BitField name="FMAC" start="12" size="4" />
      <BitField name="CORDIC_IT" start="20" size="4" />
    </Register>
    <Register name="NVIC_IPR39" description="Interrupt Priority Register 39" start="0xE000E49C">
      <BitField name="USART10" start="4" size="4" />
      <BitField name="I2C5_EV" start="12" size="4" />
      <BitField name="I2C5_ER" start="20" size="4" />
      <BitField name="FDCAN3_IT0" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR40" description="Interrupt Priority Register 40" start="0xE000E4A0">
      <BitField name="FDCAN3_IT1" start="4" size="4" />
      <BitField name="TIM23" start="12" size="4" />
      <BitField name="TIM24" start="20" size="4" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SysTick" start="0xe000e010" description="24-bit System Timer">
    <Register name="SYST_CSR" start="0xe000e010" description="SysTick Control and Status Register">
      <BitField name="COUNTFLAG" start="16" size="1" description="Counter Flag" />
      <BitField name="CLKSOURCE" start="2" size="1" description="Timer Clock Source" />
      <BitField name="TICKINT" start="1" size="1" description="Tick Interrupt Enable" />
      <BitField name="ENABLE" start="0" size="1" description="Enable SysTick Timer" />
    </Register>
    <Register name="SYST_RVR" start="0xe000e014" description="SysTick Reload Value Register">
      <BitField name="RELOAD" start="0" size="24" description="Value to load into the SYST_CVR when the counter is enabled and when it reaches 0" />
    </Register>
    <Register name="SYST_CVR" start="0xe000e018" description="SysTick Current Value Register Register">
      <BitField name="CURRENT" start="0" size="24" description="The current value of the SysTick counter" />
    </Register>
    <Register name="SYST_CALIB" start="0xe000e01c" access="ReadOnly" description="SysTick Calibration Value Register">
      <BitField name="NOREF" start="31" size="1" description="Indicates whether the device provides a reference clock to the processor" />
      <BitField name="SKEW" start="30" size="1" description="Indicates whether the TENMS value is exact" />
      <BitField name="TENMS" start="0" size="24" description="Reload value for 10ms (100Hz) timing, subject to system clock skew errors" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCB" start="0xe000e000" description="System Control Block">
    <Register name="ICTR" start="0xe000e004" description="Interrupt Controller Type Register">
      <BitField name="INTLINESNUM" start="0" size="4" description="The total number of interrupt lines supported by an implementation, defined in groups of 32." />
    </Register>
    <Register name="ACTLR" start="0xe000e008" description="Auxiliary Control Register">
      <BitField name="DISDYNADD" start="26" size="1" description="Disables dynamic allocation of ADD and SUB instructions" />
      <BitField name="DISISSCH1" start="21" size="5" description="Indicates instruction type might not be issued in channel 1" />
      <BitField name="DISDI" start="16" size="5" description="Indicates nothing can be dual-issued when this instruction type is in channel 0" />
      <BitField name="DISCRITAXIRUR" start="15" size="1" description="Disables critical AXI Read-Under-Read" />
      <BitField name="DISBTACALLOC" start="14" size="1" description="Indicates no new entries are allocated in BTAC, but existing entries can be updated" />
      <BitField name="DISBTACREAD" start="13" size="1" description="Indicates BTAC is not used and only static branch prediction can occur" />
      <BitField name="DISITMATBFLUSH" start="12" size="1" description="Disables ITM and DWT ATB flush" />
      <BitField name="DISRAMODE" start="11" size="1" description="Disables dynamic read allocate mode for Write-Back Write-Allocate memory regions" />
      <BitField name="FPEXCODIS" start="10" size="1" description="Disables FPU exception outputs" />
      <BitField name="DISFOLD" start="2" size="1" description="Disables dual-issue functionality" />
    </Register>
    <Register name="CPUID" start="0xe000ed00" access="ReadOnly" description="CPUID Register">
      <BitField name="IMPLEMENTER" start="24" size="8" description="Implementer Code" />
      <BitField name="VARIANT" start="20" size="4" description="Variant Number" />
      <BitField name="PARTNO" start="4" size="12" description="Part Number" />
      <BitField name="REVISION" start="0" size="4" description="Revision Number" />
    </Register>
    <Register name="ICSR" start="0xe000ed04" description="Interrupt Control and State Register">
      <BitField name="NMIPENDSET" start="31" size="1" description="NMI set-pending bit" />
      <BitField name="PENDSVSET" start="28" size="1" description="PendSV set-pending bit" />
      <BitField name="PENDSVCLR" start="27" size="1" description="PendSV clear-pending bit" />
      <BitField name="PENDSTSET" start="26" size="1" description="SysTick exception set-pending bit" />
      <BitField name="PENDSTCLR" start="25" size="1" description="SysTick exception clear-pending bit" />
      <BitField name="ISRPREEMPT" start="23" size="1" description="" />
      <BitField name="ISRPENDING" start="22" size="1" description="Interrupt pending flag" />
      <BitField name="VECTPENDING" start="12" size="9" description="Indicates the exception number of the highest priority pending enabled exception" />
      <BitField name="RETTOBASE" start="11" size="1" description="Indicates whether there are preempted active exceptions" />
      <BitField name="VECTACTIVE" start="0" size="9" description="Contains the active exception number" />
    </Register>
    <Register name="VTOR" start="0xe000ed08" description="Vector Table Offset Register">
      <BitField name="TBLOFF" start="7" size="25" description="Vector table base offset field" />
    </Register>
    <Register name="AIRCR" start="0xe000ed0c" description="Application Interrupt and Reset Control Register">
      <BitField name="VECTKEY" start="16" size="16" description="Register key" />
      <BitField name="ENDIANESS" start="15" size="1" description="Data endianness bit" />
      <BitField name="PRIGROUP" start="8" size="3" description="Interrupt priority grouping field" />
      <BitField name="SYSRESETREQ" start="2" size="1" description="System reset request bit" />
      <BitField name="VECTCLRACTIVE" start="1" size="1" description="" />
      <BitField name="VECTRESET" start="0" size="1" description="" />
    </Register>
    <Register name="SCR" start="0xe000ed10" description="System Control Register">
      <BitField name="SEVONPEND" start="4" size="1" description="Send event on pending bit" />
      <BitField name="SLEEPDEEP" start="2" size="1" description="Controls whether the processor uses sleep or deep sleep as its low power mode" />
      <BitField name="SLEEPONEXIT" start="1" size="1" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode" />
    </Register>
    <Register name="CCR" start="0xe000ed14" description="Configuration and Control Register">
      <BitField name="BP" start="18" size="1" description="Branch prediction enable bit" />
      <BitField name="IC" start="17" size="1" description="Instruction cache enable bit" />
      <BitField name="DC" start="16" size="1" description="Cache enable bit" />
      <BitField name="STKALIGN" start="9" size="1" description="Indicates stack alignment on exception entry" />
      <BitField name="BFHFNMIGN" start="8" size="1" description="Enables handlers with priority -1 or-2 to ignore data BusFaults caused by load and store instructions" />
      <BitField name="DIV_0_TRP" start="4" size="1" description="Enables faulting or halting when the processor executes an SDIVor UDIV instruction with a divisor of 0" />
      <BitField name="UNALIGN_TRP" start="3" size="1" description="Enables unaligned access traps" />
      <BitField name="USERSETMPEND" start="1" size="1" description="Enables unprivileged software access to the STIR" />
      <BitField name="NONBASETHRDENA" start="0" size="1" description="Indicates how the processor enters Thread mode" />
    </Register>
    <Register name="SHPR1" start="0xe000ed18" description="System Handler Priority Register 1">
      <BitField name="PRI_6(UsageFault)" start="20" size="4" description="Priority of system handler 6 (UsageFault)" />
      <BitField name="PRI_5(BusFault)" start="12" size="4" description="Priority of system handler 5 (BusFault)" />
      <BitField name="PRI_4(MemManage)" start="4" size="4" description="Priority of system handler 4 (MemManage)" />
    </Register>
    <Register name="SHPR2" start="0xe000ed1c" description="System Handler Priority Register 2">
      <BitField name="PRI_11(SVCall)" start="28" size="4" description="Priority of system handler 11 (SVCall)" />
    </Register>
    <Register name="SHPR3" start="0xe000ed20" description="System Handler Priority Register 3">
      <BitField name="PRI_15(SysTick)" start="28" size="4" description="Priority of system handler 15 (SysTick)" />
      <BitField name="PRI_14(PendSV)" start="20" size="4" description="Priority of system handler 14 (PendSV)" />
      <BitField name="PRI_12(DebugMonitor)" start="4" size="4" description="Priority of system handler 12 (DebugMonitor)" />
    </Register>
    <Register name="SHCSR" start="0xe000ed24" description="System Handler Control and State Register">
      <BitField name="USGFAULTENA" start="18" size="1" description="UsageFault Enable Bit" />
      <BitField name="BUSFAULTENA" start="17" size="1" description="BusFault Enable Bit" />
      <BitField name="MEMFAULTENA" start="16" size="1" description="MemManage Enable Bit" />
      <BitField name="SVCALLPENDED" start="15" size="1" description="SVCall Pending Bit" />
      <BitField name="BUSFAULTPENDED" start="14" size="1" description="BusFault Exception Pended Bit" />
      <BitField name="MEMFAULTPENDED" start="13" size="1" description="MemManage Exception Pended Bit" />
      <BitField name="USGFAULTPENDED" start="12" size="1" description="UsageFault Exception Pended Bit" />
      <BitField name="SYSTICKACT" start="11" size="1" description="SysTick Exception Active Bit" />
      <BitField name="PENDSVACT" start="10" size="1" description="PendSV Exception Active Bit" />
      <BitField name="MONITORACT" start="8" size="1" description="Debug Monitor Active Bit" />
      <BitField name="SVCALLACT" start="7" size="1" description="SVCall Active Bit" />
      <BitField name="USGFAULTACT" start="3" size="1" description="UsageFault Exception Active Bit" />
      <BitField name="BUSFAULTACT" start="1" size="1" description="BusFault Exception Active Bit" />
      <BitField name="MEMFAULTACT" start="0" size="1" description="MemManage Exception Active Bit" />
    </Register>
    <Register name="MMFSR" start="0xe000ed28" size="1" description="MemManage Fault Status Register">
      <BitField name="MMARVALID" start="7" size="1" description="MemManage Fault Address Register(MMFAR) valid flag" />
      <BitField name="MLSPERR" start="5" size="1" description="Indicates a MemManage fault occurred during floating-point lazy state preservation" />
      <BitField name="MSTKERR" start="4" size="1" description="MemManage fault on stacking for exception entry" />
      <BitField name="MUNSTKERR" start="3" size="1" description="MemManage fault on unstacking for a return from exception" />
      <BitField name="DACCVIOL" start="1" size="1" description="Data access violation flag" />
      <BitField name="IACCVIOL" start="0" size="1" description="Instruction access violation flag" />
    </Register>
    <Register name="BFSR" start="0xe000ed29" size="1" description="BusFault Status Register">
      <BitField name="BFARVALID" start="7" size="1" description="BusFault Address Register(BFAR) valid flag" />
      <BitField name="LSPERR" start="5" size="1" description="Indicates a bus fault occurred during floating-point lazy state preservation" />
      <BitField name="STKERR" start="4" size="1" description="BusFault on stacking for exception entry" />
      <BitField name="UNSTKERR" start="3" size="1" description="BusFault on unstacking for a return from exception" />
      <BitField name="IMPRECISERR" start="2" size="1" description="Imprecise data bus error" />
      <BitField name="PRECISERR" start="1" size="1" description="Precise data bus error" />
      <BitField name="IBUSERR" start="0" size="1" description="Instruction bus error" />
    </Register>
    <Register name="UFSR" start="0xe000ed2a" size="2" description="UsageFault Status Register">
      <BitField name="DIVBYZERO" start="9" size="1" description="Divide by zero UsageFault" />
      <BitField name="UNALIGNED" start="8" size="1" description="Unaligned access UsageFault" />
      <BitField name="NOCP" start="3" size="1" description="No coprocessor UsageFault" />
      <BitField name="INVPC" start="2" size="1" description="Invalid PC load UsageFault, causedby an invalid PC load by EXC_RETURN" />
      <BitField name="INVSTATE" start="1" size="1" description="Invalid state UsageFault" />
      <BitField name="UNDEFINSTR" start="0" size="1" description="Undefined instruction UsageFault" />
    </Register>
    <Register name="HFSR" start="0xe000ed2c" description="HardFault Status Register">
      <BitField name="DEBUGEVT" start="31" size="1" description="" />
      <BitField name="FORCED" start="30" size="1" description="Indicates a forced hard fault, generated by escalation of a fault with configurable priority that cannot be handled, either because of priority or because it is disabled" />
      <BitField name="VECTTBL" start="1" size="1" description="Indicates a BusFault on a vectortable read during exception processing" />
    </Register>
    <Register name="DFSR" start="0xe000ed30" description="Debug Fault Status Register">
      <BitField name="EXTERNAL" start="4" size="1" description="" />
      <BitField name="VCATCH" start="3" size="1" description="" />
      <BitField name="DWTTRAP" start="2" size="1" description="" />
      <BitField name="BKPT" start="1" size="1" description="" />
      <BitField name="HALTED" start="0" size="1" description="" />
    </Register>
    <Register name="MMFAR" start="0xe000ed34" description="MemManage Fault Address Register">
      <BitField name="ADDRESS" start="0" size="32" description="When the MMARVALID bit of the MMFSR is set to 1, this field holds the address of the location that generated the MemManage fault" />
    </Register>
    <Register name="BFAR" start="0xe000ed38" description="BusFault Address Register">
      <BitField name="ADDRESS" start="0" size="32" description="When the BFARVALID bit of the BFSR is set to1, this field holds the address of the location that generated the BusFault" />
    </Register>
    <Register name="AFSR" start="0xe000ed3c" description="Auxiliary Fault Status Register">
      <BitField name="IMPDEF" start="0" size="32" description="Implementation defined, the bits map to the AUXFAULT input signals" />
    </Register>
    <Register name="ID_PFR0" start="0xe000ed40" access="ReadOnly" description="Processor Feature Register 0" />
    <Register name="ID_PFR1" start="0xe000ed44" access="ReadOnly" description="Processor Feature Register 1" />
    <Register name="ID_DFR0" start="0xe000ed48" access="ReadOnly" description="Debug Feature Register 0" />
    <Register name="ID_AFR0" start="0xe000ed4c" access="ReadOnly" description="Auxilliary Feature Register 0" />
    <Register name="ID_MMFR0" start="0xe000ed50" access="ReadOnly" description="Memory Model Feature Register 0" />
    <Register name="ID_MMFR1" start="0xe000ed54" access="ReadOnly" description="Memory Model Feature Register 1" />
    <Register name="ID_MMFR2" start="0xe000ed58" access="ReadOnly" description="Memory Model Feature Register 2" />
    <Register name="ID_MMFR3" start="0xe000ed5c" access="ReadOnly" description="Memory Model Feature Register 3" />
    <Register name="ID_ISAR0" start="0xe000ed60" access="ReadOnly" description="Instruction Set Attribute Register 0" />
    <Register name="ID_ISAR1" start="0xe000ed64" access="ReadOnly" description="Instruction Set Attribute Register 1" />
    <Register name="ID_ISAR2" start="0xe000ed68" access="ReadOnly" description="Instruction Set Attribute Register 2" />
    <Register name="ID_ISAR3" start="0xe000ed6c" access="ReadOnly" description="Instruction Set Attribute Register 3" />
    <Register name="ID_ISAR4" start="0xe000ed70" access="ReadOnly" description="Instruction Set Attribute Register 4" />
    <Register name="ID_ISAR5" start="0xe000ed74" access="ReadOnly" description="Instruction Set Attribute Register 5" />
    <Register name="CLIDR" start="0xe000ed78" access="ReadOnly" description="Cache Level ID Register">
      <BitField name="Ctype1" start="0" size="3" description="Cache Type fields" />
      <BitField name="Ctype2" start="3" size="3" description="Cache Type fields" />
      <BitField name="Ctype3" start="6" size="3" description="Cache Type fields" />
      <BitField name="Ctype4" start="9" size="3" description="Cache Type fields" />
      <BitField name="Ctype5" start="12" size="3" description="Cache Type fields" />
      <BitField name="Ctype6" start="15" size="3" description="Cache Type fields" />
      <BitField name="Ctype7" start="18" size="3" description="Cache Type fields" />
      <BitField name="Ctype8" start="21" size="3" description="Cache Type fields" />
      <BitField name="LoUIS" start="21" size="3" description="Level of Unification Inner Shareable for the cache hierarchy" />
      <BitField name="LoC" start="24" size="3" description="Level of Coherency for the cache hierarchy" />
      <BitField name="LoC" start="27" size="3" description="Level of Unification Uniprocessor for the cache hierarchy" />
    </Register>
    <Register name="CTR" start="0xe000ed7c" access="ReadOnly" description="Cache Type Register">
      <BitField name="IminLine" start="0" size="4" description="Instruction cache minimum line length" />
      <BitField name="DminLine" start="16" size="4" description="Data cache minimum line length" />
      <BitField name="ERG" start="20" size="4" description="Exclusives Reservation Granule" />
    </Register>
    <Register name="CCSIDR" start="0xe000ed80" access="ReadOnly" description="Current Cache Size ID Register">
      <BitField name="LineSize" start="0" size="3" description="Log2 Number of words in cache line - 2" />
      <BitField name="Associativity" start="3" size="10" description="Associativity of cache - 1" />
      <BitField name="NumSets" start="13" size="15" description="Number of sets in cache - 1" />
      <BitField name="WA" start="28" size="1" description="Write-Allocation" />
      <BitField name="RA" start="29" size="1" description="Read-Allocation" />
      <BitField name="WB" start="30" size="1" description="Write-Back" />
      <BitField name="WT" start="31" size="1" description="Write-Through" />
    </Register>
    <Register name="CSSLER" start="0xe000ed84" description="Current Cache Selection Register">
      <BitField name="InD" start="0" size="1" description="Selects either instruction or data cache" />
      <BitField name="Level" start="1" size="3" description="Identifies which cache level to select" />
    </Register>
    <Register name="CPACR" start="0xe000ed88" description="Coprocessor Access Control Register">
      <BitField name="CP11" start="22" size="2" description="Access privileges for coprocessor 11" />
      <BitField name="CP10" start="20" size="2" description="Access privileges for coprocessor 10" />
      <BitField name="CP7" start="14" size="2" description="Access privileges for coprocessor 7" />
      <BitField name="CP6" start="12" size="2" description="Access privileges for coprocessor 6" />
      <BitField name="CP5" start="10" size="2" description="Access privileges for coprocessor 5" />
      <BitField name="CP4" start="8" size="2" description="Access privileges for coprocessor 4" />
      <BitField name="CP3" start="6" size="2" description="Access privileges for coprocessor 3" />
      <BitField name="CP2" start="4" size="2" description="Access privileges for coprocessor 2" />
      <BitField name="CP1" start="2" size="2" description="Access privileges for coprocessor 1" />
      <BitField name="CP0" start="0" size="2" description="Access privileges for coprocessor 0" />
    </Register>
    <Register name="STIR" start="0xe000ef00" description="Software Triggered Interrupt Register">
      <BitField name="INTID" start="0" size="9" description="Interrupt ID" />
    </Register>
    <Register name="CM7_ITCMCR" start="0xE000EF90" description="Instruction Tightly-Coupled Memory Control">
      <BitField name="SZ" start="3" size="4" description="TCM Size" />
      <BitField name="RETEN" start="2" size="1" description="Retry Phase Enable" />
      <BitField name="RMW" start="1" size="1" description="RMW Enable" />
      <BitField name="EN" start="0" size="1" description="TCM Enable" />
    </Register>
    <Register name="CM7_DTCMCR" start="0xE000EF94" description="Data Tightly-Coupled Memory Control">
      <BitField name="SZ" start="3" size="4" description="TCM Size" />
      <BitField name="RETEN" start="2" size="1" description="Retry Phase Enable" />
      <BitField name="RMW" start="1" size="1" description="RMW Enable" />
      <BitField name="EN" start="0" size="1" description="TCM Enable" />
    </Register>
    <Register name="CM7_AHBPCR" start="0xE000EF98" description="AHBP Control Register">
      <BitField name="SZ" start="1" size="3" description="AHBP Size" />
      <BitField name="EN" start="0" size="1" description="AHBP Enable" />
    </Register>
    <Register name="CM7_CACR" start="0xE000EF9C" description="L1 Cache Control Register">
      <BitField name="FORCEWT" start="2" size="1" description="Enables Force Write-Through in the data cache" />
      <BitField name="ECCDIS" start="1" size="1" description="Enables ECC in the instruction and data cache" />
      <BitField name="SIWT" start="0" size="1" description="Shared cacheable-is-WT for data cache" />
    </Register>
    <Register name="CM7_AHBSCR" start="0xE000EFA0" description="AHB Slave Control Register">
      <BitField name="INITCOUNT" start="11" size="5" description="Fairness counter initialization value" />
      <BitField name="TPRI" start="2" size="9" description="Threshold execution priority for AHBS traffic demotion" />
      <BitField name="CTL" start="0" size="2" description="AHBS prioritization control" />
    </Register>
    <Register name="CM7_ABFSR" start="0xE000EFA8" description="Auxilliary Bus Fault Status Register">
      <BitField name="AXIMTYPE" start="8" size="2" description="Indicates the type of fault on the AXIM" />
      <BitField name="EPPB" start="4" size="1" description="Asynchronous fault on EPPB interface" />
      <BitField name="AHBP" start="3" size="1" description="Asynchronous fault on AXIM interface" />
      <BitField name="AHBP" start="2" size="1" description="Asynchronous fault on AHBP interface" />
      <BitField name="DTCM" start="1" size="1" description="Asynchronous fault on DTCM interface" />
      <BitField name="ITCM" start="0" size="1" description="Asynchronous fault on ITCM interface" />
    </Register>
    <Register name="IEBR0" start="0xE000EFB0" description="Instruction Error bank Register 0">
      <BitField name="User-defined" start="30" size="2" description="User-defined" />
      <BitField name="Type of error" start="17" size="1" description="Type of error" />
      <BitField name="RAM bank" start="16" size="1" description="RAM bank" />
      <BitField name="RAM location" start="2" size="14" description="RAM location" />
      <BitField name="Locked" start="1" size="1" description="Locked" />
      <BitField name="Valid" start="0" size="1" description="Valid" />
    </Register>
    <Register name="IEBR1" start="0xE000EFB4" description="Instruction Error bank Register 1">
      <BitField name="User-defined" start="30" size="2" description="User-defined" />
      <BitField name="Type of error" start="17" size="1" description="Type of error" />
      <BitField name="RAM bank" start="16" size="1" description="RAM bank" />
      <BitField name="RAM location" start="2" size="14" description="RAM location" />
      <BitField name="Locked" start="1" size="1" description="Locked" />
      <BitField name="Valid" start="0" size="1" description="Valid" />
    </Register>
    <Register name="DEBR0" start="0xE000EFB8" description="Data Error bank Register 0">
      <BitField name="User-defined" start="30" size="2" description="User-defined" />
      <BitField name="Type of error" start="17" size="1" description="Type of error" />
      <BitField name="RAM bank" start="16" size="1" description="RAM bank" />
      <BitField name="RAM location" start="2" size="14" description="RAM location" />
      <BitField name="Locked" start="1" size="1" description="Locked" />
      <BitField name="Valid" start="0" size="1" description="Valid" />
    </Register>
    <Register name="DEBR1" start="0xE000EFBC" description="Data Error bank Register 1">
      <BitField name="User-defined" start="30" size="2" description="User-defined" />
      <BitField name="Type of error" start="17" size="1" description="Type of error" />
      <BitField name="RAM bank" start="16" size="1" description="RAM bank" />
      <BitField name="RAM location" start="2" size="14" description="RAM location" />
      <BitField name="Locked" start="1" size="1" description="Locked" />
      <BitField name="Valid" start="0" size="1" description="Valid" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FPU" start="0xe000ef34" description="Floating Point Unit">
    <Register name="FPCCR" start="0xe000ef34" description="Floating-point Context Control Register">
      <BitField name="ASPEN" start="31" size="1" description="Automatic state preservation enable" />
      <BitField name="LSPEN" start="30" size="1" description="Lazy state preservation enable" />
      <BitField name="MONRDY" start="8" size="1" description="DebugMonitor ready" />
      <BitField name="BFRDY" start="6" size="1" description="BusFault ready" />
      <BitField name="MMRDY" start="5" size="1" description="MemManage ready" />
      <BitField name="HFRDY" start="4" size="1" description="HardFault ready" />
      <BitField name="THREAD" start="3" size="1" description="Thread Mode" />
      <BitField name="USER" start="1" size="1" description="User privilege" />
      <BitField name="LSPACT" start="0" size="1" description="Lazy state preservation active" />
    </Register>
    <Register name="FPCAR" start="0xe000ef38" description="Floating-point Context Address Register">
      <BitField name="ADDRESSS" start="3" size="29" description="The location of the unpopulated floating-point register space allocated on an exception stack frame" />
    </Register>
    <Register name="FPDSCR" start="0xe000ef3c" description="Floating-point Default Status Control Register">
      <BitField name="AHP" start="26" size="1" description="Alternative half-precision control bit" />
      <BitField name="DN" start="25" size="1" description="Default NaN mode control bit" />
      <BitField name="FZ" start="24" size="1" description="Flush-to-zero mode control bit" />
      <BitField name="RMode" start="22" size="2" description="Rounding Mode control field" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MPU" start="0xe000ed90" description="Memory Protection Unit">
    <Register name="MPU_TYPE" start="0xe000ed90" access="ReadOnly" description="MPU Type Register">
      <BitField name="IREGION" start="16" size="8" description="Number of supported MPU instruction regions" />
      <BitField name="DREGION" start="8" size="8" description="Number of supported MPU data regions" />
      <BitField name="SEPARATE" start="0" size="1" description="Support for unified or separate instruction and date memory maps" />
    </Register>
    <Register name="MPU_CTRL" start="0xe000ed94" description="MPU Control Register">
      <BitField name="PRIVDEFENA" start="2" size="1" description="Enables privileged software access to the default memory map" />
      <BitField name="HFNMIENA" start="1" size="1" description="Enable the operation of MPU during hard fault, NMI, and FAULTMASK handlers" />
      <BitField name="ENABLE" start="0" size="1" description="Enable MPU" />
    </Register>
    <Register name="MPU_RNR" start="0xe000ed98" description="MPU Region Number Register">
      <BitField name="REGION" start="0" size="8" description="Indicates the MPU region referenced by the MPU_RBAR and MPU_RASR registers" />
    </Register>
    <Register name="MPU_RBAR" start="0xe000ed9c" description="MPU Region Base Address Register">
      <BitField name="ADDR" start="5" size="27" description="Region base address field" />
      <BitField name="VALID" start="4" size="1" description="MPU Region Number valid bit" />
      <BitField name="REGION" start="0" size="4" description="MPU region field" />
    </Register>
    <Register name="MPU_RASR" start="0xe000eda0" description="MPU Region Attribute and Size Register">
      <BitField name="XN" start="28" size="1" description="Instruction access disable bit" />
      <BitField name="AP" start="24" size="3" description="Access permission field" />
      <BitField name="TEX" start="19" size="3" description="Memory access attribute" />
      <BitField name="S" start="18" size="1" description="Shareable bit" />
      <BitField name="C" start="17" size="1" description="Memory access attribute" />
      <BitField name="B" start="16" size="1" description="Memory access attribute" />
      <BitField name="SRD" start="8" size="8" description="Subregion disable bits" />
      <BitField name="SIZE" start="1" size="5" description="MPU protection region size" />
      <BitField name="ENABLE" start="0" size="1" description="Region enable bit" />
    </Register>
  </RegisterGroup>
</Processor>
