$date
	Sun Jul 14 22:48:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module main_tb $end
$var wire 5 ! out [4:0] $end
$var reg 10 " x [9:0] $end
$scope module enc $end
$var wire 10 # D_in [9:0] $end
$var reg 5 $ BCD_out [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#5
b10000 !
b10000 $
b1 "
b1 #
#10
b10001 !
b10001 $
b11 "
b11 #
#15
b10000 !
b10000 $
b1 "
b1 #
#20
b0 !
b0 $
b0 "
b0 #
#25
b11001 !
b11001 $
b1000000000 "
b1000000000 #
#30
b0 !
b0 $
b0 "
b0 #
