

================================================================
== Vitis HLS Report for 'ToField'
================================================================
* Date:           Mon Nov 17 18:42:25 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.455 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    38402|    38402|  0.192 ms|  0.192 ms|  38401|  38401|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_138_1  |    38400|    38400|         2|          1|          1|  38400|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      849|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       63|     -|
|Register             |        -|      -|       19|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       19|      912|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+-----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+-----+------------+------------+
    |i_17_fu_111_p2                         |         +|   0|  0|   23|          16|           1|
    |ap_condition_98                        |       and|   0|  0|    2|           1|           1|
    |icmp_ln138_fu_105_p2                   |      icmp|   0|  0|   23|          16|          16|
    |ap_block_pp0_stage0_01001_grp1         |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1_grp1  |        or|   0|  0|    2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|    2|           1|           2|
    |temp_fu_192_p2                         |       xor|   0|  0|  135|         135|         135|
    |xor_ln29_3_fu_182_p2                   |       xor|   0|  0|  130|         130|         130|
    |xor_ln29_fu_172_p2                     |       xor|   0|  0|  129|         129|         129|
    |xor_ln40_5_fu_258_p2                   |       xor|   0|  0|  128|         128|         128|
    |xor_ln40_6_fu_264_p2                   |       xor|   0|  0|    8|           8|           8|
    |xor_ln40_7_fu_274_p2                   |       xor|   0|  0|    9|           9|           9|
    |xor_ln40_8_fu_284_p2                   |       xor|   0|  0|  128|         128|         128|
    |xor_ln40_fu_252_p2                     |       xor|   0|  0|  128|         128|         128|
    +---------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                  |          |   0|  0|  849|         831|         817|
    +---------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a0_strm_blk_n            |   9|          2|    1|          2|
    |a1_strm_blk_n            |   9|          2|    1|          2|
    |a_strm_blk_n             |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   16|         32|
    |i_02_fu_74               |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   37|         74|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_02_fu_74               |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  19|   0|   19|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|       ToField|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|       ToField|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|       ToField|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|       ToField|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|       ToField|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|       ToField|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|       ToField|  return value|
|a1_strm_dout            |   in|  128|     ap_fifo|       a1_strm|       pointer|
|a1_strm_empty_n         |   in|    1|     ap_fifo|       a1_strm|       pointer|
|a1_strm_read            |  out|    1|     ap_fifo|       a1_strm|       pointer|
|a1_strm_num_data_valid  |   in|    3|     ap_fifo|       a1_strm|       pointer|
|a1_strm_fifo_cap        |   in|    3|     ap_fifo|       a1_strm|       pointer|
|a0_strm_dout            |   in|  256|     ap_fifo|       a0_strm|       pointer|
|a0_strm_empty_n         |   in|    1|     ap_fifo|       a0_strm|       pointer|
|a0_strm_read            |  out|    1|     ap_fifo|       a0_strm|       pointer|
|a0_strm_num_data_valid  |   in|    3|     ap_fifo|       a0_strm|       pointer|
|a0_strm_fifo_cap        |   in|    3|     ap_fifo|       a0_strm|       pointer|
|a_strm_din              |  out|  256|     ap_fifo|        a_strm|       pointer|
|a_strm_full_n           |   in|    1|     ap_fifo|        a_strm|       pointer|
|a_strm_write            |  out|    1|     ap_fifo|        a_strm|       pointer|
|a_strm_num_data_valid   |   in|   32|     ap_fifo|        a_strm|       pointer|
|a_strm_fifo_cap         |   in|   32|     ap_fifo|        a_strm|       pointer|
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_02 = alloca i32 1" [gatebygate.cpp:138]   --->   Operation 5 'alloca' 'i_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %a1_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a0_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln138 = store i16 0, i16 %i_02" [gatebygate.cpp:138]   --->   Operation 9 'store' 'store_ln138' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln138 = br void %for.inc" [gatebygate.cpp:138]   --->   Operation 10 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i16 %i_02" [gatebygate.cpp:138]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.78ns)   --->   "%icmp_ln138 = icmp_eq  i16 %i, i16 38400" [gatebygate.cpp:138]   --->   Operation 12 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.78ns)   --->   "%i_17 = add i16 %i, i16 1" [gatebygate.cpp:138]   --->   Operation 13 'add' 'i_17' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %for.inc.split, void %for.end" [gatebygate.cpp:138]   --->   Operation 14 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln138 = store i16 %i_17, i16 %i_02" [gatebygate.cpp:138]   --->   Operation 15 'store' 'store_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%ret_ln147 = ret" [gatebygate.cpp:147]   --->   Operation 51 'ret' 'ret_ln147' <Predicate = (icmp_ln138)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_34" [gatebygate.cpp:139]   --->   Operation 16 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln138 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 38400, i64 38400, i64 38400" [gatebygate.cpp:138]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [gatebygate.cpp:138]   --->   Operation 18 'specloopname' 'specloopname_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] ( I:1.40ns O:1.40ns )   --->   "%a1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %a1_strm" [gatebygate.cpp:140]   --->   Operation 19 'read' 'a1' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 20 [1/1] ( I:1.42ns O:1.42ns )   --->   "%product = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %a0_strm" [gatebygate.cpp:141]   --->   Operation 20 'read' 'product' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%low = trunc i256 %product" [gatebygate.cpp:20->gatebygate.cpp:143]   --->   Operation 21 'trunc' 'low' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%high = partselect i128 @_ssdm_op_PartSelect.i128.i256.i32, i256 %product, i32 128" [gatebygate.cpp:21->gatebygate.cpp:143]   --->   Operation 22 'partselect' 'high' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%zext_ln24 = zext i128 %high" [gatebygate.cpp:24->gatebygate.cpp:143]   --->   Operation 23 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = partselect i128 @_ssdm_op_PartSelect.i128.i256.i32.i32, i256 %product, i32 128, i32 255" [gatebygate.cpp:24->gatebygate.cpp:143]   --->   Operation 24 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%r1 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i128.i7, i128 %tmp, i7 0" [gatebygate.cpp:24->gatebygate.cpp:143]   --->   Operation 25 'bitconcatenate' 'r1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%r2 = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i128.i2, i128 %tmp, i2 0" [gatebygate.cpp:25->gatebygate.cpp:143]   --->   Operation 26 'bitconcatenate' 'r2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%r3 = bitconcatenate i129 @_ssdm_op_BitConcatenate.i129.i128.i1, i128 %tmp, i1 0" [gatebygate.cpp:26->gatebygate.cpp:143]   --->   Operation 27 'bitconcatenate' 'r3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%xor_ln29 = xor i129 %r3, i129 %zext_ln24" [gatebygate.cpp:29->gatebygate.cpp:143]   --->   Operation 28 'xor' 'xor_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%zext_ln29 = zext i129 %xor_ln29" [gatebygate.cpp:29->gatebygate.cpp:143]   --->   Operation 29 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%xor_ln29_3 = xor i130 %r2, i130 %zext_ln29" [gatebygate.cpp:29->gatebygate.cpp:143]   --->   Operation 30 'xor' 'xor_ln29_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%zext_ln29_2 = zext i130 %xor_ln29_3" [gatebygate.cpp:29->gatebygate.cpp:143]   --->   Operation 31 'zext' 'zext_ln29_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.29ns) (out node of the LUT)   --->   "%temp = xor i135 %r1, i135 %zext_ln29_2" [gatebygate.cpp:29->gatebygate.cpp:143]   --->   Operation 32 'xor' 'temp' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%mid = trunc i135 %temp" [gatebygate.cpp:32->gatebygate.cpp:143]   --->   Operation 33 'trunc' 'mid' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%overflow = partselect i7 @_ssdm_op_PartSelect.i7.i135.i32, i135 %temp, i32 128" [gatebygate.cpp:33->gatebygate.cpp:143]   --->   Operation 34 'partselect' 'overflow' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%zext_ln35 = zext i7 %overflow" [gatebygate.cpp:35->gatebygate.cpp:143]   --->   Operation 35 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i7 @_ssdm_op_PartSelect.i7.i135.i32.i32, i135 %temp, i32 128, i32 134" [gatebygate.cpp:35->gatebygate.cpp:143]   --->   Operation 36 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%o1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_176, i7 0" [gatebygate.cpp:35->gatebygate.cpp:143]   --->   Operation 37 'bitconcatenate' 'o1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%zext_ln35_1 = zext i14 %o1" [gatebygate.cpp:35->gatebygate.cpp:143]   --->   Operation 38 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%o2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %tmp_176, i2 0" [gatebygate.cpp:36->gatebygate.cpp:143]   --->   Operation 39 'bitconcatenate' 'o2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%o3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_176, i1 0" [gatebygate.cpp:37->gatebygate.cpp:143]   --->   Operation 40 'bitconcatenate' 'o3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%xor_ln40 = xor i128 %low, i128 %zext_ln35_1" [gatebygate.cpp:40->gatebygate.cpp:143]   --->   Operation 41 'xor' 'xor_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%xor_ln40_5 = xor i128 %xor_ln40, i128 %mid" [gatebygate.cpp:40->gatebygate.cpp:143]   --->   Operation 42 'xor' 'xor_ln40_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%xor_ln40_6 = xor i8 %o3, i8 %zext_ln35" [gatebygate.cpp:40->gatebygate.cpp:143]   --->   Operation 43 'xor' 'xor_ln40_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%zext_ln40 = zext i8 %xor_ln40_6" [gatebygate.cpp:40->gatebygate.cpp:143]   --->   Operation 44 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%xor_ln40_7 = xor i9 %zext_ln40, i9 %o2" [gatebygate.cpp:40->gatebygate.cpp:143]   --->   Operation 45 'xor' 'xor_ln40_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%zext_ln40_2 = zext i9 %xor_ln40_7" [gatebygate.cpp:40->gatebygate.cpp:143]   --->   Operation 46 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln40_8 = xor i128 %zext_ln40_2, i128 %xor_ln40_5" [gatebygate.cpp:40->gatebygate.cpp:143]   --->   Operation 47 'xor' 'xor_ln40_8' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%a = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i128.i128, i128 %a1, i128 %xor_ln40_8" [gatebygate.cpp:144]   --->   Operation 48 'bitconcatenate' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln145 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %a_strm, i256 %a" [gatebygate.cpp:145]   --->   Operation 49 'write' 'write_ln145' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln138 = br void %for.inc" [gatebygate.cpp:138]   --->   Operation 50 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a0_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ a1_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ a_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_02                    (alloca           ) [ 010]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
store_ln138             (store            ) [ 000]
br_ln138                (br               ) [ 000]
i                       (load             ) [ 000]
icmp_ln138              (icmp             ) [ 010]
i_17                    (add              ) [ 000]
br_ln138                (br               ) [ 000]
store_ln138             (store            ) [ 000]
specpipeline_ln139      (specpipeline     ) [ 000]
speclooptripcount_ln138 (speclooptripcount) [ 000]
specloopname_ln138      (specloopname     ) [ 000]
a1                      (read             ) [ 000]
product                 (read             ) [ 000]
low                     (trunc            ) [ 000]
high                    (partselect       ) [ 000]
zext_ln24               (zext             ) [ 000]
tmp                     (partselect       ) [ 000]
r1                      (bitconcatenate   ) [ 000]
r2                      (bitconcatenate   ) [ 000]
r3                      (bitconcatenate   ) [ 000]
xor_ln29                (xor              ) [ 000]
zext_ln29               (zext             ) [ 000]
xor_ln29_3              (xor              ) [ 000]
zext_ln29_2             (zext             ) [ 000]
temp                    (xor              ) [ 000]
mid                     (trunc            ) [ 000]
overflow                (partselect       ) [ 000]
zext_ln35               (zext             ) [ 000]
tmp_176                 (partselect       ) [ 000]
o1                      (bitconcatenate   ) [ 000]
zext_ln35_1             (zext             ) [ 000]
o2                      (bitconcatenate   ) [ 000]
o3                      (bitconcatenate   ) [ 000]
xor_ln40                (xor              ) [ 000]
xor_ln40_5              (xor              ) [ 000]
xor_ln40_6              (xor              ) [ 000]
zext_ln40               (zext             ) [ 000]
xor_ln40_7              (xor              ) [ 000]
zext_ln40_2             (zext             ) [ 000]
xor_ln40_8              (xor              ) [ 000]
a                       (bitconcatenate   ) [ 000]
write_ln145             (write            ) [ 000]
br_ln138                (br               ) [ 000]
ret_ln147               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a0_strm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a0_strm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a1_strm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a1_strm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_strm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_strm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i128.i256.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i128.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i135.i128.i7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i130.i128.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i129.i128.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i135.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i135.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="i_02_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_02/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="a1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="128" slack="0"/>
<pin id="80" dir="0" index="1" bw="128" slack="0"/>
<pin id="81" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a1/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="product_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="256" slack="0"/>
<pin id="86" dir="0" index="1" bw="256" slack="0"/>
<pin id="87" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="product/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln145_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="256" slack="0"/>
<pin id="93" dir="0" index="2" bw="256" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln145/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln138_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln138_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_17_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_17/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln138_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="low_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="256" slack="0"/>
<pin id="124" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="low/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="high_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="128" slack="0"/>
<pin id="128" dir="0" index="1" bw="256" slack="0"/>
<pin id="129" dir="0" index="2" bw="9" slack="0"/>
<pin id="130" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="high/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln24_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="128" slack="0"/>
<pin id="136" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="128" slack="0"/>
<pin id="140" dir="0" index="1" bw="256" slack="0"/>
<pin id="141" dir="0" index="2" bw="9" slack="0"/>
<pin id="142" dir="0" index="3" bw="9" slack="0"/>
<pin id="143" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="r1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="135" slack="0"/>
<pin id="150" dir="0" index="1" bw="128" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="r2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="130" slack="0"/>
<pin id="158" dir="0" index="1" bw="128" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r2/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="r3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="129" slack="0"/>
<pin id="166" dir="0" index="1" bw="128" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r3/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="xor_ln29_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="129" slack="0"/>
<pin id="174" dir="0" index="1" bw="129" slack="0"/>
<pin id="175" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln29_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="129" slack="0"/>
<pin id="180" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="xor_ln29_3_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="130" slack="0"/>
<pin id="184" dir="0" index="1" bw="130" slack="0"/>
<pin id="185" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29_3/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln29_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="130" slack="0"/>
<pin id="190" dir="1" index="1" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_2/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="temp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="135" slack="0"/>
<pin id="194" dir="0" index="1" bw="135" slack="0"/>
<pin id="195" dir="1" index="2" bw="135" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="temp/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="mid_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="135" slack="0"/>
<pin id="200" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="mid/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="overflow_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="0" index="1" bw="135" slack="0"/>
<pin id="205" dir="0" index="2" bw="9" slack="0"/>
<pin id="206" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="overflow/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln35_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_176_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="0" index="1" bw="135" slack="0"/>
<pin id="217" dir="0" index="2" bw="9" slack="0"/>
<pin id="218" dir="0" index="3" bw="9" slack="0"/>
<pin id="219" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_176/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="o1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="0"/>
<pin id="226" dir="0" index="1" bw="7" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="o1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln35_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="14" slack="0"/>
<pin id="234" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="o2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="9" slack="0"/>
<pin id="238" dir="0" index="1" bw="7" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="o2/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="o3_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="7" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="o3/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xor_ln40_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="128" slack="0"/>
<pin id="254" dir="0" index="1" bw="128" slack="0"/>
<pin id="255" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="xor_ln40_5_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="128" slack="0"/>
<pin id="260" dir="0" index="1" bw="128" slack="0"/>
<pin id="261" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_5/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="xor_ln40_6_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_6/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln40_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="xor_ln40_7_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="0"/>
<pin id="276" dir="0" index="1" bw="9" slack="0"/>
<pin id="277" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_7/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln40_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="0"/>
<pin id="282" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="xor_ln40_8_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="128" slack="0"/>
<pin id="286" dir="0" index="1" bw="128" slack="0"/>
<pin id="287" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_8/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="a_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="256" slack="0"/>
<pin id="292" dir="0" index="1" bw="128" slack="0"/>
<pin id="293" dir="0" index="2" bw="128" slack="0"/>
<pin id="294" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="299" class="1005" name="i_02_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_02 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="72" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="102" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="84" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="84" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="137"><net_src comp="126" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="84" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="44" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="138" pin="4"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="48" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="50" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="138" pin="4"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="54" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="138" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="56" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="134" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="156" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="178" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="148" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="58" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="192" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="202" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="60" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="192" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="62" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="229"><net_src comp="64" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="214" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="66" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="214" pin="4"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="52" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="249"><net_src comp="68" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="214" pin="4"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="56" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="122" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="232" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="198" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="244" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="210" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="236" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="258" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="70" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="78" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="284" pin="2"/><net_sink comp="290" pin=2"/></net>

<net id="298"><net_src comp="290" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="302"><net_src comp="74" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="117" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_strm | {2 }
 - Input state : 
	Port: ToField : a0_strm | {2 }
	Port: ToField : a1_strm | {2 }
  - Chain level:
	State 1
		store_ln138 : 1
		i : 1
		icmp_ln138 : 2
		i_17 : 2
		br_ln138 : 3
		store_ln138 : 3
	State 2
		zext_ln24 : 1
		r1 : 1
		r2 : 1
		r3 : 1
		xor_ln29 : 2
		zext_ln29 : 2
		xor_ln29_3 : 3
		zext_ln29_2 : 3
		temp : 4
		mid : 4
		overflow : 4
		zext_ln35 : 5
		tmp_176 : 4
		o1 : 5
		zext_ln35_1 : 6
		o2 : 5
		o3 : 5
		xor_ln40 : 7
		xor_ln40_5 : 7
		xor_ln40_6 : 6
		zext_ln40 : 6
		xor_ln40_7 : 7
		zext_ln40_2 : 7
		xor_ln40_8 : 8
		a : 8
		write_ln145 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     xor_ln29_fu_172     |    0    |   129   |
|          |    xor_ln29_3_fu_182    |    0    |   130   |
|          |       temp_fu_192       |    0    |   135   |
|    xor   |     xor_ln40_fu_252     |    0    |   128   |
|          |    xor_ln40_5_fu_258    |    0    |   128   |
|          |    xor_ln40_6_fu_264    |    0    |    8    |
|          |    xor_ln40_7_fu_274    |    0    |    9    |
|          |    xor_ln40_8_fu_284    |    0    |   128   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln138_fu_105    |    0    |    23   |
|----------|-------------------------|---------|---------|
|    add   |       i_17_fu_111       |    0    |    23   |
|----------|-------------------------|---------|---------|
|   read   |      a1_read_fu_78      |    0    |    0    |
|          |    product_read_fu_84   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln145_write_fu_90 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |        low_fu_122       |    0    |    0    |
|          |        mid_fu_198       |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       high_fu_126       |    0    |    0    |
|partselect|        tmp_fu_138       |    0    |    0    |
|          |     overflow_fu_202     |    0    |    0    |
|          |      tmp_176_fu_214     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     zext_ln24_fu_134    |    0    |    0    |
|          |     zext_ln29_fu_178    |    0    |    0    |
|          |    zext_ln29_2_fu_188   |    0    |    0    |
|   zext   |     zext_ln35_fu_210    |    0    |    0    |
|          |    zext_ln35_1_fu_232   |    0    |    0    |
|          |     zext_ln40_fu_270    |    0    |    0    |
|          |    zext_ln40_2_fu_280   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        r1_fu_148        |    0    |    0    |
|          |        r2_fu_156        |    0    |    0    |
|          |        r3_fu_164        |    0    |    0    |
|bitconcatenate|        o1_fu_224        |    0    |    0    |
|          |        o2_fu_236        |    0    |    0    |
|          |        o3_fu_244        |    0    |    0    |
|          |         a_fu_290        |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   841   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|i_02_reg_299|   16   |
+------------+--------+
|    Total   |   16   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   841  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   16   |    -   |
+-----------+--------+--------+
|   Total   |   16   |   841  |
+-----------+--------+--------+
