
<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

    <title>PCI: PCI-Express introduction &#8212; GDocs 0.1 documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../../_static/alabaster.css" />
    <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
    <script src="../../_static/jquery.js"></script>
    <script src="../../_static/underscore.js"></script>
    <script src="../../_static/_sphinx_javascript_frameworks_compat.js"></script>
    <script src="../../_static/doctools.js"></script>
    <script src="../../_static/sphinx_highlight.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="PCI:PCIe Device Emulation in QEMU" href="0002.html" />
    <link rel="prev" title="Qemu" href="index.html" />
   
  <link rel="stylesheet" href="../../_static/custom.css" type="text/css" />
  

  
  

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="pci-pci-express-introduction">
<h1><a class="toc-backref" href="#id3" role="doc-backlink">PCI: PCI-Express introduction</a><a class="headerlink" href="#pci-pci-express-introduction" title="Permalink to this heading">¶</a></h1>
<nav class="contents" id="table-of-contents">
<p class="topic-title">Table of Contents</p>
<ul class="simple">
<li><p><a class="reference internal" href="#pci-pci-express-introduction" id="id3">PCI: PCI-Express introduction</a></p>
<ul>
<li><p><a class="reference internal" href="#pcie-device-type-and-topology" id="id4">1. PCIe Device Type And Topology</a></p>
<ul>
<li><p><a class="reference internal" href="#pci-bus-device-components" id="id5">1.1 PCI bus device components</a></p></li>
<li><p><a class="reference internal" href="#pcie-bus-device-components" id="id6">1.2 PCIe bus device components</a></p></li>
<li><p><a class="reference internal" href="#pci-device-header-type" id="id7">1.3 PCI device header type</a></p>
<ul>
<li><p><a class="reference internal" href="#type-1-for-pci-bridge" id="id8">Type 1 for PCI bridge</a></p></li>
<li><p><a class="reference internal" href="#type-0-for-pci-device" id="id9">Type 0 for PCI device</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#a-typical-pcie-bus-topology-with-the-internal-logic-of-rc-and-pcie-switch" id="id10">1.4 A typical PCIe bus topology with the internal logic of RC and PCIe Switch</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#pcie-system-architecture" id="id11">2. PCIe system architecture</a></p>
<ul>
<li><p><a class="reference internal" href="#transaction-layer" id="id12">2.1 Transaction Layer</a></p>
<ul>
<li><p><a class="reference internal" href="#tlp-header-format" id="id13">TLP Header Format</a></p></li>
<li><p><a class="reference internal" href="#tlp-routing" id="id14">TLP Routing</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#data-link-layer" id="id15">2.2 Data link layer</a></p></li>
<li><p><a class="reference internal" href="#physical-layer" id="id16">2.3 Physical Layer</a></p>
<ul>
<li><p><a class="reference internal" href="#ordered-sets" id="id17">2.3.1 Ordered sets</a></p></li>
<li><p><a class="reference internal" href="#link-training-and-initialization" id="id18">2.3.2 Link training and initialization</a></p></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>
</nav>
<p>This document introduces PCIe types and topology, PCIe system architecture, PCIe interrupts
mechanism and PCIe Enumeration and resource assignment.</p>
<section id="pcie-device-type-and-topology">
<h2><a class="toc-backref" href="#id4" role="doc-backlink">1. PCIe Device Type And Topology</a><a class="headerlink" href="#pcie-device-type-and-topology" title="Permalink to this heading">¶</a></h2>
<section id="pci-bus-device-components">
<h3><a class="toc-backref" href="#id5" role="doc-backlink">1.1 PCI bus device components</a><a class="headerlink" href="#pci-bus-device-components" title="Permalink to this heading">¶</a></h3>
<blockquote>
<div><ul class="simple">
<li><p>Host bridge</p></li>
<li><p>PCI bridge</p></li>
<li><p>PCI device</p></li>
</ul>
</div></blockquote>
</section>
<section id="pcie-bus-device-components">
<h3><a class="toc-backref" href="#id6" role="doc-backlink">1.2 PCIe bus device components</a><a class="headerlink" href="#pcie-bus-device-components" title="Permalink to this heading">¶</a></h3>
<blockquote>
<div><ul class="simple">
<li><p>Root Complex (RC)</p></li>
<li><p>PCIe Switch</p></li>
<li><p>Endpoint(EP)</p></li>
</ul>
</div></blockquote>
</section>
<section id="pci-device-header-type">
<h3><a class="toc-backref" href="#id7" role="doc-backlink">1.3 PCI device header type</a><a class="headerlink" href="#pci-device-header-type" title="Permalink to this heading">¶</a></h3>
<section id="type-1-for-pci-bridge">
<span id="id1"></span><h4><a class="toc-backref" href="#id8" role="doc-backlink">Type 1 for PCI bridge</a><a class="headerlink" href="#type-1-for-pci-bridge" title="Permalink to this heading">¶</a></h4>
<img alt="../../_images/PCIE_introduction_0.png" src="../../_images/PCIE_introduction_0.png" />
</section>
<section id="type-0-for-pci-device">
<span id="id2"></span><h4><a class="toc-backref" href="#id9" role="doc-backlink">Type 0 for PCI device</a><a class="headerlink" href="#type-0-for-pci-device" title="Permalink to this heading">¶</a></h4>
<img alt="../../_images/PCIE_introduction_1.png" src="../../_images/PCIE_introduction_1.png" />
</section>
</section>
<section id="a-typical-pcie-bus-topology-with-the-internal-logic-of-rc-and-pcie-switch">
<h3><a class="toc-backref" href="#id10" role="doc-backlink">1.4 A typical PCIe bus topology with the internal logic of RC and PCIe Switch</a><a class="headerlink" href="#a-typical-pcie-bus-topology-with-the-internal-logic-of-rc-and-pcie-switch" title="Permalink to this heading">¶</a></h3>
<blockquote>
<div><ul class="simple">
<li><p>RC</p>
<ul>
<li><p>Host Brid</p></li>
<li><p>Root port ( <a class="reference internal" href="#type-1-for-pci-bridge"><span class="std std-ref">Type 1 header</span></a> )</p></li>
</ul>
</li>
<li><p>PCIe Switch</p>
<ul>
<li><p>1 Upstream port ( <a class="reference internal" href="#type-1-for-pci-bridge"><span class="std std-ref">Type 1 header</span></a> )</p></li>
<li><p>N Downstream ports ( <a class="reference internal" href="#type-1-for-pci-bridge"><span class="std std-ref">Type 1 header</span></a> )</p></li>
</ul>
</li>
<li><p>PCIe Endpoint</p>
<ul>
<li><p>Upstream port ( <a class="reference internal" href="#type-0-for-pci-device"><span class="std std-ref">Type 0 header</span></a> )</p></li>
</ul>
</li>
</ul>
</div></blockquote>
<img alt="../../_images/PCIE_introduction_2.png" src="../../_images/PCIE_introduction_2.png" />
</section>
</section>
<section id="pcie-system-architecture">
<h2><a class="toc-backref" href="#id11" role="doc-backlink">2. PCIe system architecture</a><a class="headerlink" href="#pcie-system-architecture" title="Permalink to this heading">¶</a></h2>
<p>Protocol Layers overview is as the following</p>
<blockquote>
<div><ul class="simple">
<li><p>Transaction Layer</p>
<ul>
<li><p>TLP: End-to-End</p></li>
<li><p>Flow Control</p></li>
<li><p>QoS</p></li>
<li><p>Ordering</p></li>
</ul>
</li>
<li><p>Data Link Layer</p>
<ul>
<li><p>DLLP: Point-to-Point</p></li>
<li><p>Link Power management</p></li>
<li><p>TLP error correction</p></li>
</ul>
</li>
<li><p>Physical Layer</p>
<ul>
<li><p>Ordered Set: Link training and initializatio</p></li>
</ul>
</li>
</ul>
</div></blockquote>
<img alt="../../_images/PCIE_introduction_3.png" src="../../_images/PCIE_introduction_3.png" />
<section id="transaction-layer">
<h3><a class="toc-backref" href="#id12" role="doc-backlink">2.1 Transaction Layer</a><a class="headerlink" href="#transaction-layer" title="Permalink to this heading">¶</a></h3>
<blockquote>
<div><ul>
<li><p>Transaction Packet</p>
<ul class="simple">
<li><p>Memory Space access</p></li>
<li><p>IO Space access</p></li>
<li><p>Configuration Space access</p></li>
<li><p>Message</p></li>
</ul>
</li>
<li><p>nSplit Transaction:</p>
<ul>
<li><p>Non-posted and Completio</p></li>
<li><img alt="../../_images/PCIE_introduction_4.png" src="../../_images/PCIE_introduction_4.png" />
</li>
</ul>
</li>
</ul>
</div></blockquote>
<section id="tlp-header-format">
<h4><a class="toc-backref" href="#id13" role="doc-backlink">TLP Header Format</a><a class="headerlink" href="#tlp-header-format" title="Permalink to this heading">¶</a></h4>
<blockquote>
<div><ul class="simple">
<li><p>Configuration Request</p></li>
<li><p>Memory Request</p></li>
<li><p>IO Request</p></li>
<li><p>Completion</p></li>
<li><p>Message</p></li>
</ul>
</div></blockquote>
<img alt="../../_images/PCIE_introduction_5.png" src="../../_images/PCIE_introduction_5.png" />
</section>
<section id="tlp-routing">
<h4><a class="toc-backref" href="#id14" role="doc-backlink">TLP Routing</a><a class="headerlink" href="#tlp-routing" title="Permalink to this heading">¶</a></h4>
<p>There are 3 TLP routing methods</p>
<ul>
<li><p>ID Routin</p>
<p>ID routing is based on the BDF fields of TLPs.</p>
<p>BDF ‐ Bus Number, Device Number, Function Number</p>
</li>
<li><p>Address Routing</p>
<p>Address routing is based on the target address of TLPs</p>
</li>
<li><p>Implicit Routing</p>
<p>Message routing is determined using the r[2:0] sub-field of the Type field</p>
</li>
</ul>
<img alt="../../_images/PCIE_introduction_6.jpg" src="../../_images/PCIE_introduction_6.jpg" />
</section>
</section>
<section id="data-link-layer">
<h3><a class="toc-backref" href="#id15" role="doc-backlink">2.2 Data link layer</a><a class="headerlink" href="#data-link-layer" title="Permalink to this heading">¶</a></h3>
<img alt="../../_images/PCIE_introduction_7.png" src="../../_images/PCIE_introduction_7.png" />
</section>
<section id="physical-layer">
<h3><a class="toc-backref" href="#id16" role="doc-backlink">2.3 Physical Layer</a><a class="headerlink" href="#physical-layer" title="Permalink to this heading">¶</a></h3>
<ul class="simple">
<li><p>Physical packet</p></li>
<li><p>Link training and initialization</p></li>
<li><p>Logic sub-layer</p>
<ul>
<li><p>Byte striping/un-striping</p></li>
<li><p>Scrambling/Descrambling</p></li>
<li><p>Encoding/Decoding</p></li>
<li><p>Serializing/Deserializing</p></li>
</ul>
</li>
</ul>
<section id="ordered-sets">
<h4><a class="toc-backref" href="#id17" role="doc-backlink">2.3.1 Ordered sets</a><a class="headerlink" href="#ordered-sets" title="Permalink to this heading">¶</a></h4>
<p><strong>TS1 and TS2 Ordered Set (TS1OS/TS2OS)</strong></p>
<p>Link initialization and training</p>
<p><strong>Electrical Idle Ordered Set (EIOS)</strong></p>
<p>Transmitter: lower‐power link state sends this before ceasing transmission.</p>
<p><strong>FTS Ordered Set (FTSOS)</strong></p>
<p>Transmitter: Send N_FTS to take Link back to L0 from L0s</p>
<p><strong>SKP Ordered Set (SOS)</strong></p>
<p>Transmitted at regular intervals: Clock Tolerance Compensation</p>
<p><strong>Electrical Idle Exit Ordered Set (EIEOS)</strong></p>
<p>Exit the electrical idle Link state.</p>
<p><strong>Start of Data Stream Ordered Set (SDSOS)</strong></p>
<p>Indicate the following blocks is data stream.</p>
<p>Added in Gen3</p>
<img alt="../../_images/PCIE_introduction_8.png" src="../../_images/PCIE_introduction_8.png" />
</section>
<section id="link-training-and-initialization">
<h4><a class="toc-backref" href="#id18" role="doc-backlink">2.3.2 Link training and initialization</a><a class="headerlink" href="#link-training-and-initialization" title="Permalink to this heading">¶</a></h4>
<ul class="simple">
<li><p>Detect</p>
<ul>
<li><p>Presence of a receiver</p></li>
</ul>
</li>
<li><p>Polling</p>
<ul>
<li><p>Bit Lock</p></li>
<li><p>Symbol Lock/ Block Alignment</p></li>
<li><p>Polarity Inversion</p></li>
</ul>
</li>
<li><p>Configuration</p>
<ul>
<li><p>Determine Link width</p></li>
<li><p>Assign Lane numbers</p></li>
<li><p>Lane reversal</p></li>
<li><p>Lane‐to‐Lane De-skew</p></li>
</ul>
</li>
<li><p>L0</p>
<ul>
<li><p>Fully‐active state</p></li>
</ul>
</li>
<li><p>Recovery</p>
<ul>
<li><p>Re-training: L0 error, L1/L0s back to L0, speed change</p></li>
<li><p>Bit Lock</p></li>
<li><p>Symbol Lock/ Block Alignment</p></li>
<li><p>Equalization if support Gen3 or later Generation</p></li>
</ul>
</li>
</ul>
<img alt="../../_images/PCIE_introduction_9.png" src="../../_images/PCIE_introduction_9.png" />
</section>
</section>
</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../../index.html">GDocs</a></h1>








<h3>Navigation</h3>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../corp.html">Corporation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../cmds/index.html">Commands</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kernel/index.html">Linux Kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../python/index.html">Python</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../binaryAnalysis.html">BinaryAnalysis</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../cplus/index.html">Cplus</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../els/index.html">ESL</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../andorid/index.html">Andorid</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../yocto/index.html">Yocto</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../emacs/index.html">Emacs</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Virtulization</a><ul class="current">
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Qemu</a><ul class="current">
<li class="toctree-l3 current"><a class="current reference internal" href="#">PCI: PCI-Express introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="0002.html">PCI:PCIe Device Emulation in QEMU</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../virtio/index.html">Virtio</a></li>
<li class="toctree-l2"><a class="reference internal" href="../00001.html">Install Ret Hat 7 server</a></li>
<li class="toctree-l2"><a class="reference internal" href="../00002.html">Qemu ifup script</a></li>
<li class="toctree-l2"><a class="reference internal" href="../00003.html">Random Mac address</a></li>
<li class="toctree-l2"><a class="reference internal" href="../00004.html">Assign tap to VM Client</a></li>
<li class="toctree-l2"><a class="reference internal" href="../00005.html">Open vSwitch with Libvirt</a></li>
<li class="toctree-l2"><a class="reference internal" href="../00006.html">EAL: No free hugepages reported in hugepages-2048kB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../00007.html">Failed to connect socket /var/run/openvswitch/centos1_eth0: Permission denied</a></li>
<li class="toctree-l2"><a class="reference internal" href="../00008.html">Establish OVP reference envrionment</a></li>
<li class="toctree-l2"><a class="reference internal" href="../00009.html">libvirt: Specify the kernel and rootfs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../00010.html">WRLinux with wayland and weston</a></li>
<li class="toctree-l2"><a class="reference internal" href="../00011.html">Enable the support console for VM</a></li>
<li class="toctree-l2"><a class="reference internal" href="../00012.html">Start Qemu with monitor</a></li>
<li class="toctree-l2"><a class="reference internal" href="../00013.html">Creating images from ISO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../00014.html">Create image from Wrlinux image</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../debian/index.html">Debian</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tools/index.html">Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../licence/index.html">OpenSource License</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../../index.html">Documentation overview</a><ul>
  <li><a href="../index.html">Virtulization</a><ul>
  <li><a href="index.html">Qemu</a><ul>
      <li>Previous: <a href="index.html" title="previous chapter">Qemu</a></li>
      <li>Next: <a href="0002.html" title="next chapter">PCI:PCIe Device Emulation in QEMU</a></li>
  </ul></li>
  </ul></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &#169;2022, Haitao Lau.
      
      |
      Powered by <a href="https://www.sphinx-doc.org/">Sphinx 5.3.0</a>
      &amp; <a href="https://alabaster.readthedocs.io">Alabaster 0.7.16</a>
      
      |
      <a href="../../_sources/virt/qemu/0001.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>