-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity indexGeneration is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    simConfig_rowBegin_V_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    simConfig_rowBegin_V_empty_n : IN STD_LOGIC;
    simConfig_rowBegin_V_read : OUT STD_LOGIC;
    simConfig_rowEnd_V_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    simConfig_rowEnd_V_empty_n : IN STD_LOGIC;
    simConfig_rowEnd_V_read : OUT STD_LOGIC;
    simConfig_BLOCK_NUMBERS_V_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    simConfig_BLOCK_NUMBERS_V_empty_n : IN STD_LOGIC;
    simConfig_BLOCK_NUMBERS_V_read : OUT STD_LOGIC;
    Vi_idx_V_data_V_0_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    Vi_idx_V_data_V_0_full_n : IN STD_LOGIC;
    Vi_idx_V_data_V_0_write : OUT STD_LOGIC;
    Vi_idx_V_data_V_1_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    Vi_idx_V_data_V_1_full_n : IN STD_LOGIC;
    Vi_idx_V_data_V_1_write : OUT STD_LOGIC;
    Vi_idx_V_data_V_2_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    Vi_idx_V_data_V_2_full_n : IN STD_LOGIC;
    Vi_idx_V_data_V_2_write : OUT STD_LOGIC;
    Vi_idx_V_data_V_3_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    Vi_idx_V_data_V_3_full_n : IN STD_LOGIC;
    Vi_idx_V_data_V_3_write : OUT STD_LOGIC;
    Vj_idx_V_data_V_0_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    Vj_idx_V_data_V_0_full_n : IN STD_LOGIC;
    Vj_idx_V_data_V_0_write : OUT STD_LOGIC;
    Vj_idx_V_data_V_1_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    Vj_idx_V_data_V_1_full_n : IN STD_LOGIC;
    Vj_idx_V_data_V_1_write : OUT STD_LOGIC;
    Vj_idx_V_data_V_2_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    Vj_idx_V_data_V_2_full_n : IN STD_LOGIC;
    Vj_idx_V_data_V_2_write : OUT STD_LOGIC;
    Vj_idx_V_data_V_3_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    Vj_idx_V_data_V_3_full_n : IN STD_LOGIC;
    Vj_idx_V_data_V_3_write : OUT STD_LOGIC );
end;


architecture behav of indexGeneration is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv27_1 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    constant ap_const_lv27_2 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000010";
    constant ap_const_lv27_3 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000011";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv14_2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_const_lv14_3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000011";
    constant ap_const_lv27_4 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000100";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal simConfig_rowBegin_V_blk_n : STD_LOGIC;
    signal simConfig_rowEnd_V_blk_n : STD_LOGIC;
    signal simConfig_BLOCK_NUMBERS_V_blk_n : STD_LOGIC;
    signal Vi_idx_V_data_V_0_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_12_i_i_fu_162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Vi_idx_V_data_V_1_blk_n : STD_LOGIC;
    signal Vi_idx_V_data_V_2_blk_n : STD_LOGIC;
    signal Vi_idx_V_data_V_3_blk_n : STD_LOGIC;
    signal Vj_idx_V_data_V_0_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_18_i_i_fu_192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Vj_idx_V_data_V_1_blk_n : STD_LOGIC;
    signal Vj_idx_V_data_V_2_blk_n : STD_LOGIC;
    signal Vj_idx_V_data_V_3_blk_n : STD_LOGIC;
    signal simConfig_BLOCK_NUMB_reg_255 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_condition_117 : BOOLEAN;
    signal tmp_cast_i_i_fu_154_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_cast_i_i_reg_265 : STD_LOGIC_VECTOR (27 downto 0);
    signal block_V_fu_197_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal Vj_idx_V_data_V_01_status : STD_LOGIC;
    signal rowOffset_V_1_fu_249_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_data_0_V_reg_132 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_3_i_i_reg_143 : STD_LOGIC_VECTOR (11 downto 0);
    signal Vi_idx_V_data_V_01_status : STD_LOGIC;
    signal Vi_idx_V_data_V_01_update : STD_LOGIC;
    signal Vj_idx_V_data_V_01_update : STD_LOGIC;
    signal tmp_cast_i_i_19_fu_158_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_3_cast_i_i_fu_188_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal column_V_fu_203_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_data_1_V_2_fu_216_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_data_2_V_2_fu_227_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_data_3_V_2_fu_238_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state2) and (tmp_12_i_i_fu_162_p2 = ap_const_lv1_0) and not((not((tmp_12_i_i_fu_162_p2 = ap_const_lv1_0)) and (Vi_idx_V_data_V_01_status = ap_const_logic_0))))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    p_3_i_i_reg_143_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((tmp_12_i_i_fu_162_p2 = ap_const_lv1_0)) and not((not((tmp_12_i_i_fu_162_p2 = ap_const_lv1_0)) and (Vi_idx_V_data_V_01_status = ap_const_logic_0))))) then 
                p_3_i_i_reg_143 <= ap_const_lv12_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state3) and not((ap_const_lv1_0 = tmp_18_i_i_fu_192_p2)) and not((not((ap_const_lv1_0 = tmp_18_i_i_fu_192_p2)) and (Vj_idx_V_data_V_01_status = ap_const_logic_0))))) then 
                p_3_i_i_reg_143 <= block_V_fu_197_p2;
            end if; 
        end if;
    end process;

    tmp_data_0_V_reg_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state3) and (ap_const_lv1_0 = tmp_18_i_i_fu_192_p2) and not((not((ap_const_lv1_0 = tmp_18_i_i_fu_192_p2)) and (Vj_idx_V_data_V_01_status = ap_const_logic_0))))) then 
                tmp_data_0_V_reg_132 <= rowOffset_V_1_fu_249_p2;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_condition_117 = ap_const_boolean_1)))) then 
                tmp_data_0_V_reg_132 <= simConfig_rowBegin_V_dout;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_condition_117 = ap_const_boolean_1)))) then
                simConfig_BLOCK_NUMB_reg_255 <= simConfig_BLOCK_NUMBERS_V_dout;
                tmp_cast_i_i_reg_265 <= tmp_cast_i_i_fu_154_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, tmp_12_i_i_fu_162_p2, tmp_18_i_i_fu_192_p2, ap_condition_117, Vj_idx_V_data_V_01_status, Vi_idx_V_data_V_01_status)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_condition_117 = ap_const_boolean_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_12_i_i_fu_162_p2 = ap_const_lv1_0) and not((not((tmp_12_i_i_fu_162_p2 = ap_const_lv1_0)) and (Vi_idx_V_data_V_01_status = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not((tmp_12_i_i_fu_162_p2 = ap_const_lv1_0)) and not((not((tmp_12_i_i_fu_162_p2 = ap_const_lv1_0)) and (Vi_idx_V_data_V_01_status = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_lv1_0 = tmp_18_i_i_fu_192_p2) and not((not((ap_const_lv1_0 = tmp_18_i_i_fu_192_p2)) and (Vj_idx_V_data_V_01_status = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif ((not((ap_const_lv1_0 = tmp_18_i_i_fu_192_p2)) and not((not((ap_const_lv1_0 = tmp_18_i_i_fu_192_p2)) and (Vj_idx_V_data_V_01_status = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    Vi_idx_V_data_V_01_status <= (Vi_idx_V_data_V_0_full_n and Vi_idx_V_data_V_1_full_n and Vi_idx_V_data_V_2_full_n and Vi_idx_V_data_V_3_full_n);

    Vi_idx_V_data_V_01_update_assign_proc : process(ap_CS_fsm_state2, tmp_12_i_i_fu_162_p2, Vi_idx_V_data_V_01_status)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((tmp_12_i_i_fu_162_p2 = ap_const_lv1_0)) and not((not((tmp_12_i_i_fu_162_p2 = ap_const_lv1_0)) and (Vi_idx_V_data_V_01_status = ap_const_logic_0))))) then 
            Vi_idx_V_data_V_01_update <= ap_const_logic_1;
        else 
            Vi_idx_V_data_V_01_update <= ap_const_logic_0;
        end if; 
    end process;


    Vi_idx_V_data_V_0_blk_n_assign_proc : process(Vi_idx_V_data_V_0_full_n, ap_CS_fsm_state2, tmp_12_i_i_fu_162_p2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((tmp_12_i_i_fu_162_p2 = ap_const_lv1_0)))) then 
            Vi_idx_V_data_V_0_blk_n <= Vi_idx_V_data_V_0_full_n;
        else 
            Vi_idx_V_data_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    Vi_idx_V_data_V_0_din <= tmp_data_0_V_reg_132;
    Vi_idx_V_data_V_0_write <= Vi_idx_V_data_V_01_update;

    Vi_idx_V_data_V_1_blk_n_assign_proc : process(Vi_idx_V_data_V_1_full_n, ap_CS_fsm_state2, tmp_12_i_i_fu_162_p2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((tmp_12_i_i_fu_162_p2 = ap_const_lv1_0)))) then 
            Vi_idx_V_data_V_1_blk_n <= Vi_idx_V_data_V_1_full_n;
        else 
            Vi_idx_V_data_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    Vi_idx_V_data_V_1_din <= std_logic_vector(unsigned(tmp_data_0_V_reg_132) + unsigned(ap_const_lv27_1));
    Vi_idx_V_data_V_1_write <= Vi_idx_V_data_V_01_update;

    Vi_idx_V_data_V_2_blk_n_assign_proc : process(Vi_idx_V_data_V_2_full_n, ap_CS_fsm_state2, tmp_12_i_i_fu_162_p2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((tmp_12_i_i_fu_162_p2 = ap_const_lv1_0)))) then 
            Vi_idx_V_data_V_2_blk_n <= Vi_idx_V_data_V_2_full_n;
        else 
            Vi_idx_V_data_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    Vi_idx_V_data_V_2_din <= std_logic_vector(unsigned(tmp_data_0_V_reg_132) + unsigned(ap_const_lv27_2));
    Vi_idx_V_data_V_2_write <= Vi_idx_V_data_V_01_update;

    Vi_idx_V_data_V_3_blk_n_assign_proc : process(Vi_idx_V_data_V_3_full_n, ap_CS_fsm_state2, tmp_12_i_i_fu_162_p2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((tmp_12_i_i_fu_162_p2 = ap_const_lv1_0)))) then 
            Vi_idx_V_data_V_3_blk_n <= Vi_idx_V_data_V_3_full_n;
        else 
            Vi_idx_V_data_V_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    Vi_idx_V_data_V_3_din <= std_logic_vector(unsigned(tmp_data_0_V_reg_132) + unsigned(ap_const_lv27_3));
    Vi_idx_V_data_V_3_write <= Vi_idx_V_data_V_01_update;
    Vj_idx_V_data_V_01_status <= (Vj_idx_V_data_V_0_full_n and Vj_idx_V_data_V_1_full_n and Vj_idx_V_data_V_2_full_n and Vj_idx_V_data_V_3_full_n);

    Vj_idx_V_data_V_01_update_assign_proc : process(ap_CS_fsm_state3, tmp_18_i_i_fu_192_p2, Vj_idx_V_data_V_01_status)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3) and not((ap_const_lv1_0 = tmp_18_i_i_fu_192_p2)) and not((not((ap_const_lv1_0 = tmp_18_i_i_fu_192_p2)) and (Vj_idx_V_data_V_01_status = ap_const_logic_0))))) then 
            Vj_idx_V_data_V_01_update <= ap_const_logic_1;
        else 
            Vj_idx_V_data_V_01_update <= ap_const_logic_0;
        end if; 
    end process;


    Vj_idx_V_data_V_0_blk_n_assign_proc : process(Vj_idx_V_data_V_0_full_n, ap_CS_fsm_state3, tmp_18_i_i_fu_192_p2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3) and not((ap_const_lv1_0 = tmp_18_i_i_fu_192_p2)))) then 
            Vj_idx_V_data_V_0_blk_n <= Vj_idx_V_data_V_0_full_n;
        else 
            Vj_idx_V_data_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    Vj_idx_V_data_V_0_din <= std_logic_vector(resize(unsigned(column_V_fu_203_p3),27));
    Vj_idx_V_data_V_0_write <= Vj_idx_V_data_V_01_update;

    Vj_idx_V_data_V_1_blk_n_assign_proc : process(Vj_idx_V_data_V_1_full_n, ap_CS_fsm_state3, tmp_18_i_i_fu_192_p2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3) and not((ap_const_lv1_0 = tmp_18_i_i_fu_192_p2)))) then 
            Vj_idx_V_data_V_1_blk_n <= Vj_idx_V_data_V_1_full_n;
        else 
            Vj_idx_V_data_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    Vj_idx_V_data_V_1_din <= std_logic_vector(resize(unsigned(tmp_data_1_V_2_fu_216_p2),27));
    Vj_idx_V_data_V_1_write <= Vj_idx_V_data_V_01_update;

    Vj_idx_V_data_V_2_blk_n_assign_proc : process(Vj_idx_V_data_V_2_full_n, ap_CS_fsm_state3, tmp_18_i_i_fu_192_p2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3) and not((ap_const_lv1_0 = tmp_18_i_i_fu_192_p2)))) then 
            Vj_idx_V_data_V_2_blk_n <= Vj_idx_V_data_V_2_full_n;
        else 
            Vj_idx_V_data_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    Vj_idx_V_data_V_2_din <= std_logic_vector(resize(unsigned(tmp_data_2_V_2_fu_227_p2),27));
    Vj_idx_V_data_V_2_write <= Vj_idx_V_data_V_01_update;

    Vj_idx_V_data_V_3_blk_n_assign_proc : process(Vj_idx_V_data_V_3_full_n, ap_CS_fsm_state3, tmp_18_i_i_fu_192_p2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state3) and not((ap_const_lv1_0 = tmp_18_i_i_fu_192_p2)))) then 
            Vj_idx_V_data_V_3_blk_n <= Vj_idx_V_data_V_3_full_n;
        else 
            Vj_idx_V_data_V_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    Vj_idx_V_data_V_3_din <= std_logic_vector(resize(unsigned(tmp_data_3_V_2_fu_238_p2),27));
    Vj_idx_V_data_V_3_write <= Vj_idx_V_data_V_01_update;
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2 downto 2);

    ap_condition_117_assign_proc : process(ap_start, ap_done_reg, simConfig_rowBegin_V_empty_n, simConfig_rowEnd_V_empty_n, simConfig_BLOCK_NUMBERS_V_empty_n)
    begin
                ap_condition_117 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (simConfig_rowEnd_V_empty_n = ap_const_logic_0) or (simConfig_BLOCK_NUMBERS_V_empty_n = ap_const_logic_0) or (simConfig_rowBegin_V_empty_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, tmp_12_i_i_fu_162_p2, Vi_idx_V_data_V_01_status)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_const_lv1_1 = ap_CS_fsm_state2) and (tmp_12_i_i_fu_162_p2 = ap_const_lv1_0) and not((not((tmp_12_i_i_fu_162_p2 = ap_const_lv1_0)) and (Vi_idx_V_data_V_01_status = ap_const_logic_0)))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, tmp_12_i_i_fu_162_p2, Vi_idx_V_data_V_01_status)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2) and (tmp_12_i_i_fu_162_p2 = ap_const_lv1_0) and not((not((tmp_12_i_i_fu_162_p2 = ap_const_lv1_0)) and (Vi_idx_V_data_V_01_status = ap_const_logic_0))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    block_V_fu_197_p2 <= std_logic_vector(unsigned(p_3_i_i_reg_143) + unsigned(ap_const_lv12_1));
    column_V_fu_203_p3 <= (p_3_i_i_reg_143 & ap_const_lv2_0);
    p_3_cast_i_i_fu_188_p1 <= std_logic_vector(resize(unsigned(p_3_i_i_reg_143),27));
    rowOffset_V_1_fu_249_p2 <= std_logic_vector(unsigned(tmp_data_0_V_reg_132) + unsigned(ap_const_lv27_4));

    simConfig_BLOCK_NUMBERS_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, simConfig_BLOCK_NUMBERS_V_empty_n)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))))) then 
            simConfig_BLOCK_NUMBERS_V_blk_n <= simConfig_BLOCK_NUMBERS_V_empty_n;
        else 
            simConfig_BLOCK_NUMBERS_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    simConfig_BLOCK_NUMBERS_V_read_assign_proc : process(ap_CS_fsm_state1, ap_condition_117)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_condition_117 = ap_const_boolean_1)))) then 
            simConfig_BLOCK_NUMBERS_V_read <= ap_const_logic_1;
        else 
            simConfig_BLOCK_NUMBERS_V_read <= ap_const_logic_0;
        end if; 
    end process;


    simConfig_rowBegin_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, simConfig_rowBegin_V_empty_n)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))))) then 
            simConfig_rowBegin_V_blk_n <= simConfig_rowBegin_V_empty_n;
        else 
            simConfig_rowBegin_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    simConfig_rowBegin_V_read_assign_proc : process(ap_CS_fsm_state1, ap_condition_117)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_condition_117 = ap_const_boolean_1)))) then 
            simConfig_rowBegin_V_read <= ap_const_logic_1;
        else 
            simConfig_rowBegin_V_read <= ap_const_logic_0;
        end if; 
    end process;


    simConfig_rowEnd_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, simConfig_rowEnd_V_empty_n)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))))) then 
            simConfig_rowEnd_V_blk_n <= simConfig_rowEnd_V_empty_n;
        else 
            simConfig_rowEnd_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    simConfig_rowEnd_V_read_assign_proc : process(ap_CS_fsm_state1, ap_condition_117)
    begin
        if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_condition_117 = ap_const_boolean_1)))) then 
            simConfig_rowEnd_V_read <= ap_const_logic_1;
        else 
            simConfig_rowEnd_V_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_12_i_i_fu_162_p2 <= "1" when (signed(tmp_cast_i_i_19_fu_158_p1) < signed(tmp_cast_i_i_reg_265)) else "0";
    tmp_18_i_i_fu_192_p2 <= "1" when (signed(p_3_cast_i_i_fu_188_p1) < signed(simConfig_BLOCK_NUMB_reg_255)) else "0";
    tmp_cast_i_i_19_fu_158_p1 <= std_logic_vector(resize(unsigned(tmp_data_0_V_reg_132),28));
        tmp_cast_i_i_fu_154_p1 <= std_logic_vector(resize(signed(simConfig_rowEnd_V_dout),28));

    tmp_data_1_V_2_fu_216_p2 <= (column_V_fu_203_p3 or ap_const_lv14_1);
    tmp_data_2_V_2_fu_227_p2 <= (column_V_fu_203_p3 or ap_const_lv14_2);
    tmp_data_3_V_2_fu_238_p2 <= (column_V_fu_203_p3 or ap_const_lv14_3);
end behav;
