// Seed: 96553395
module module_0;
  assign id_1 = 1'h0;
  assign id_1 = id_2;
  assign id_2 = id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input tri id_2,
    input wire id_3,
    input wor id_4,
    input wor id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply0 id_8
    , id_33,
    inout wire id_9,
    input tri id_10,
    input tri0 id_11,
    output tri id_12,
    input wor id_13,
    input tri1 id_14,
    output tri0 id_15,
    output tri id_16,
    input wand id_17,
    input supply1 id_18,
    input supply1 id_19,
    input wire id_20,
    output tri0 id_21,
    output tri0 id_22,
    input tri0 id_23,
    input tri id_24,
    input supply0 id_25,
    input wor id_26
    , id_34,
    output wor id_27,
    output supply1 id_28,
    input tri1 id_29,
    output uwire id_30,
    output wor id_31
);
  wire id_35;
  xor primCall (
      id_0,
      id_1,
      id_10,
      id_11,
      id_13,
      id_14,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_23,
      id_24,
      id_25,
      id_26,
      id_29,
      id_3,
      id_33,
      id_34,
      id_35,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9
  );
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
