Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1378b4c978b841be8d8cd235ee56cb6f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot alu2_tb_behav xil_defaultlib.alu2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture dataflow of entity xil_defaultlib.ALU2 [alu2_default]
Compiling architecture behavior of entity xil_defaultlib.alu2_tb
Built simulation snapshot alu2_tb_behav
