// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2025.2 (64-bit)
// Tool Version Limit: 2025.11
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// 
// ==============================================================
/***************************** Include Files *********************************/
#include "xcifar10_cnn.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XCifar10_cnn_CfgInitialize(XCifar10_cnn *InstancePtr, XCifar10_cnn_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Control_BaseAddress = ConfigPtr->Control_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XCifar10_cnn_Start(XCifar10_cnn *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCifar10_cnn_ReadReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_AP_CTRL) & 0x80;
    XCifar10_cnn_WriteReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XCifar10_cnn_IsDone(XCifar10_cnn *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCifar10_cnn_ReadReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XCifar10_cnn_IsIdle(XCifar10_cnn *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCifar10_cnn_ReadReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XCifar10_cnn_IsReady(XCifar10_cnn *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCifar10_cnn_ReadReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XCifar10_cnn_EnableAutoRestart(XCifar10_cnn *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCifar10_cnn_WriteReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_AP_CTRL, 0x80);
}

void XCifar10_cnn_DisableAutoRestart(XCifar10_cnn *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCifar10_cnn_WriteReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_AP_CTRL, 0);
}

void XCifar10_cnn_Set_image_r(XCifar10_cnn *InstancePtr, u64 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCifar10_cnn_WriteReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_IMAGE_R_DATA, (u32)(Data));
    XCifar10_cnn_WriteReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_IMAGE_R_DATA + 4, (u32)(Data >> 32));
}

u64 XCifar10_cnn_Get_image_r(XCifar10_cnn *InstancePtr) {
    u64 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCifar10_cnn_ReadReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_IMAGE_R_DATA);
    Data += (u64)XCifar10_cnn_ReadReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_IMAGE_R_DATA + 4) << 32;
    return Data;
}

void XCifar10_cnn_Set_logits(XCifar10_cnn *InstancePtr, u64 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCifar10_cnn_WriteReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_LOGITS_DATA, (u32)(Data));
    XCifar10_cnn_WriteReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_LOGITS_DATA + 4, (u32)(Data >> 32));
}

u64 XCifar10_cnn_Get_logits(XCifar10_cnn *InstancePtr) {
    u64 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCifar10_cnn_ReadReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_LOGITS_DATA);
    Data += (u64)XCifar10_cnn_ReadReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_LOGITS_DATA + 4) << 32;
    return Data;
}

void XCifar10_cnn_InterruptGlobalEnable(XCifar10_cnn *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCifar10_cnn_WriteReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_GIE, 1);
}

void XCifar10_cnn_InterruptGlobalDisable(XCifar10_cnn *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCifar10_cnn_WriteReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_GIE, 0);
}

void XCifar10_cnn_InterruptEnable(XCifar10_cnn *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XCifar10_cnn_ReadReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_IER);
    XCifar10_cnn_WriteReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_IER, Register | Mask);
}

void XCifar10_cnn_InterruptDisable(XCifar10_cnn *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XCifar10_cnn_ReadReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_IER);
    XCifar10_cnn_WriteReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_IER, Register & (~Mask));
}

void XCifar10_cnn_InterruptClear(XCifar10_cnn *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCifar10_cnn_WriteReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_ISR, Mask);
}

u32 XCifar10_cnn_InterruptGetEnabled(XCifar10_cnn *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XCifar10_cnn_ReadReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_IER);
}

u32 XCifar10_cnn_InterruptGetStatus(XCifar10_cnn *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XCifar10_cnn_ReadReg(InstancePtr->Control_BaseAddress, XCIFAR10_CNN_CONTROL_ADDR_ISR);
}

