V3 8
FL /home/ise/VM/computer-architecture-lab_2025_Fall/S05/CLA_bit/CLA_4bit.vhd 2025/11/12.09:28:28 P.20131013
EN work/CLA_4bit 1762942545 \
      FL /home/ise/VM/computer-architecture-lab_2025_Fall/S05/CLA_bit/CLA_4bit.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/CLA_4bit/Dataflow 1762942546 \
      FL /home/ise/VM/computer-architecture-lab_2025_Fall/S05/CLA_bit/CLA_4bit.vhd \
      EN work/CLA_4bit 1762942545
FL C:/Users/Lenovo/Desktop/H_B/CLA_bit/CLA_4bit.vhd 2025/10/29.11:39:36 P.20131013
FL C:/Users/Lenovo/Desktop/H_B/CLA_bit/tb_cla4.vhd 2025/10/29.11:40:25 P.20131013
EN work/tb_cla4 0 FL C:/Users/Lenovo/Desktop/H_B/CLA_bit/tb_cla4.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179
AR work/tb_cla4/Behavioral 0 \
      FL C:/Users/Lenovo/Desktop/H_B/CLA_bit/tb_cla4.vhd EN work/tb_cla4 0 \
      CP CLA_4bit
