<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>LSTM_Top</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>13463365</Best-caseLatency>
            <Average-caseLatency>13463365</Average-caseLatency>
            <Worst-caseLatency>13463365</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.135 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.135 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.135 sec</Worst-caseRealTimeLatency>
            <Interval-min>13463366</Interval-min>
            <Interval-max>13463366</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>lstm_hls/rnn_top.cpp:37</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>284</BRAM_18K>
            <DSP>64</DSP>
            <FF>16905</FF>
            <LUT>16704</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>LSTM_Top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>LSTM_Top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_TDATA</name>
            <Object>in_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>96</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_TVALID</name>
            <Object>in_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_TREADY</name>
            <Object>in_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_TDATA</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>96</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_TVALID</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_TREADY</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="7">
            <ModuleName>LSTM_Top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68</InstName>
                    <ModuleName>LSTM_Top_Pipeline_VITIS_LOOP_13_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>68</ID>
                    <BindInstances>icmp_ln13_fu_76_p2 add_ln13_fu_82_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_infer_fu_75</InstName>
                    <ModuleName>infer</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>75</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_infer_Pipeline_1_fu_76</InstName>
                            <ModuleName>infer_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>exitcond7939_fu_52_p2 empty_47_fu_58_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_infer_Pipeline_2_fu_82</InstName>
                            <ModuleName>infer_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>82</ID>
                            <BindInstances>exitcond7838_fu_52_p2 empty_46_fu_58_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_infer_Pipeline_3_fu_88</InstName>
                            <ModuleName>infer_Pipeline_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>88</ID>
                            <BindInstances>exitcond7737_fu_52_p2 empty_45_fu_58_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_infer_Pipeline_4_fu_94</InstName>
                            <ModuleName>infer_Pipeline_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>94</ID>
                            <BindInstances>exitcond7636_fu_52_p2 empty_44_fu_58_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_infer_Pipeline_5_fu_100</InstName>
                            <ModuleName>infer_Pipeline_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>100</ID>
                            <BindInstances>exitcond7535_fu_52_p2 empty_43_fu_58_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_infer_Pipeline_6_fu_106</InstName>
                            <ModuleName>infer_Pipeline_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>106</ID>
                            <BindInstances>exitcond7434_fu_52_p2 empty_42_fu_58_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_infer_Pipeline_32_fu_112</InstName>
                            <ModuleName>infer_Pipeline_32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>112</ID>
                            <BindInstances>icmp_ln753_fu_52_p2 add_ln752_fu_58_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_infer_Outline_VITIS_LOOP_63_1_fu_118</InstName>
                            <ModuleName>infer_Outline_VITIS_LOOP_63_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>118</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_VITIS_LOOP_90_2_fu_120</InstName>
                                    <ModuleName>infer_Pipeline_VITIS_LOOP_90_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>120</ID>
                                    <BindInstances>icmp_ln90_fu_79_p2 add_ln90_1_fu_85_p2 add_ln90_fu_95_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_10_fu_128</InstName>
                                    <ModuleName>infer_Pipeline_10</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>128</ID>
                                    <BindInstances>icmp_ln753_fu_52_p2 add_ln752_fu_58_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_14_fu_134</InstName>
                                    <ModuleName>infer_Pipeline_14</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>134</ID>
                                    <BindInstances>icmp_ln753_fu_52_p2 add_ln752_fu_58_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_18_fu_140</InstName>
                                    <ModuleName>infer_Pipeline_18</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>140</ID>
                                    <BindInstances>icmp_ln753_fu_52_p2 add_ln752_fu_58_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_22_fu_145</InstName>
                                    <ModuleName>infer_Pipeline_22</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>145</ID>
                                    <BindInstances>icmp_ln753_fu_52_p2 add_ln752_fu_58_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_VITIS_LOOP_91_3_fu_151</InstName>
                                    <ModuleName>infer_Pipeline_VITIS_LOOP_91_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>151</ID>
                                    <BindInstances>icmp_ln91_fu_71_p2 add_ln91_1_fu_77_p2 add_ln91_fu_93_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_fu_158</InstName>
                                    <ModuleName>infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>158</ID>
                                    <BindInstances>icmp_ln96_fu_125_p2 add_ln96_3_fu_131_p2 add_ln96_fu_143_p2 icmp_ln96_1_fu_149_p2 select_ln96_fu_155_p3 select_ln96_1_fu_163_p3 first_iter_0_fu_171_p2 mul_8ns_9ns_15_1_1_U18 add_ln96_2_fu_202_p2 add_ln96_1_fu_208_p2 icmp_ln96_2_fu_213_p2 Weight0_f_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_VITIS_LOOP_34_1_fu_167</InstName>
                                    <ModuleName>infer_Pipeline_VITIS_LOOP_34_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>167</ID>
                                    <BindInstances>icmp_ln34_fu_76_p2 add_ln34_fu_82_p2 Bias0_f_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_fu_175</InstName>
                                    <ModuleName>infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>175</ID>
                                    <BindInstances>icmp_ln103_fu_125_p2 add_ln103_3_fu_131_p2 add_ln103_fu_143_p2 icmp_ln103_1_fu_149_p2 select_ln103_fu_155_p3 select_ln103_1_fu_163_p3 first_iter_1_fu_171_p2 mul_8ns_9ns_15_1_1_U33 add_ln103_2_fu_202_p2 add_ln103_1_fu_208_p2 icmp_ln103_2_fu_213_p2 Weight0_i_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_VITIS_LOOP_20_1_fu_184</InstName>
                                    <ModuleName>infer_Pipeline_VITIS_LOOP_20_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>184</ID>
                                    <BindInstances>icmp_ln20_fu_84_p2 add_ln20_fu_90_p2 xor_ln21_fu_118_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_VITIS_LOOP_34_11_fu_190</InstName>
                                    <ModuleName>infer_Pipeline_VITIS_LOOP_34_11</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>190</ID>
                                    <BindInstances>icmp_ln34_fu_76_p2 add_ln34_fu_82_p2 Bias0_i_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_fu_198</InstName>
                                    <ModuleName>infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>198</ID>
                                    <BindInstances>icmp_ln110_fu_125_p2 add_ln110_3_fu_131_p2 add_ln110_fu_143_p2 icmp_ln110_1_fu_149_p2 select_ln110_fu_155_p3 select_ln110_1_fu_163_p3 first_iter_2_fu_171_p2 mul_8ns_9ns_15_1_1_U47 add_ln110_2_fu_202_p2 add_ln110_1_fu_208_p2 icmp_ln110_2_fu_213_p2 Weight0_c_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_VITIS_LOOP_20_12_fu_206</InstName>
                                    <ModuleName>infer_Pipeline_VITIS_LOOP_20_12</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>206</ID>
                                    <BindInstances>icmp_ln20_fu_84_p2 add_ln20_fu_90_p2 xor_ln21_fu_118_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_VITIS_LOOP_34_13_fu_212</InstName>
                                    <ModuleName>infer_Pipeline_VITIS_LOOP_34_13</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>212</ID>
                                    <BindInstances>icmp_ln34_fu_76_p2 add_ln34_fu_82_p2 Bias0_c_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_fu_219</InstName>
                                    <ModuleName>infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>219</ID>
                                    <BindInstances>icmp_ln117_fu_125_p2 add_ln117_3_fu_131_p2 add_ln117_fu_143_p2 icmp_ln117_1_fu_149_p2 select_ln117_fu_155_p3 select_ln117_1_fu_163_p3 first_iter_3_fu_171_p2 mul_8ns_9ns_15_1_1_U91 add_ln117_2_fu_202_p2 add_ln117_1_fu_208_p2 icmp_ln117_2_fu_213_p2 Weight0_o_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_VITIS_LOOP_41_1_fu_228</InstName>
                                    <ModuleName>infer_Pipeline_VITIS_LOOP_41_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>228</ID>
                                    <BindInstances>icmp_ln41_fu_87_p2 add_ln41_fu_93_p2 fmul_32ns_32ns_32_4_max_dsp_1_U102</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_VITIS_LOOP_27_1_fu_238</InstName>
                                    <ModuleName>infer_Pipeline_VITIS_LOOP_27_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>238</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_generic_tanh_float_s_fu_57</InstName>
                                            <ModuleName>generic_tanh_float_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>57</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_exp_generic_double_s_fu_89</InstName>
                                                    <ModuleName>exp_generic_double_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>89</ID>
                                                    <BindInstances>icmp_ln18_fu_304_p2 icmp_ln18_1_fu_310_p2 x_is_NaN_fu_316_p2 icmp_ln18_2_fu_322_p2 x_is_inf_fu_328_p2 xor_ln182_fu_923_p2 x_is_pinf_fu_928_p2 or_ln185_fu_933_p2 select_ln185_fu_938_p3 or_ln185_1_fu_945_p2 retval_1_fu_1069_p2 m_exp_fu_338_p2 e_frac_1_fu_356_p2 e_frac_2_fu_362_p3 sub_ln229_fu_378_p2 select_ln229_fu_388_p3 ashr_ln229_fu_428_p2 shl_ln229_fu_434_p2 m_fix_fu_440_p3 shl_ln230_fu_486_p2 ashr_ln230_fu_491_p2 mac_muladd_16s_15ns_19s_31_4_0_U59 mac_muladd_16s_15ns_19s_31_4_0_U59 icmp_ln243_fu_544_p2 add_ln243_1_fu_550_p2 select_ln243_fu_556_p3 r_exp_fu_564_p3 mul_13s_71s_71_5_0_U54 sub_ln255_fu_593_p2 exp_Z4_m_1_fu_669_p2 mul_43ns_36ns_79_3_0_U55 add_ln126_fu_712_p2 exp_Z2P_m_1_fu_721_p2 mul_49ns_44ns_93_5_0_U56 add_ln145_fu_785_p2 exp_Z1P_m_1_l_fu_794_p2 add_ln297_fu_828_p2 mul_50ns_50ns_99_5_0_U57 add_ln297_1_fu_843_p2 r_exp_1_fu_857_p2 r_exp_2_fu_862_p3 icmp_ln309_fu_396_p2 icmp_ln309_1_fu_879_p2 select_ln230_fu_507_p3 icmp_ln309_2_fu_520_p2 or_ln309_fu_957_p2 retval_1_fu_1069_p4 icmp_ln326_fu_885_p2 out_exp_fu_968_p2 select_ln303_fu_915_p3 and_ln309_fu_988_p2 xor_ln309_fu_993_p2 and_ln309_1_fu_998_p2 or_ln309_1_fu_1003_p2 xor_ln185_fu_1009_p2 and_ln309_2_fu_1015_p2 xor_ln309_1_fu_1021_p2 and_ln309_3_fu_1027_p2 or_ln309_2_fu_1032_p2 xor_ln309_2_fu_1036_p2 or_ln309_3_fu_1042_p2 and_ln309_4_fu_1048_p2 and_ln309_5_fu_1054_p2 sparsemux_9_3_64_1_0_U58 table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>icmp_ln36_fu_193_p2 icmp_ln45_fu_199_p2 icmp_ln46_fu_205_p2 icmp_ln46_1_fu_211_p2 and_ln46_fu_217_p2 icmp_ln51_fu_233_p2 or_ln51_fu_245_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U79 and_ln51_fu_249_p2 icmp_ln54_fu_255_p2 fsub_32ns_32ns_32_5_full_dsp_1_U71 fadd_32ns_32ns_32_5_full_dsp_1_U72 x_3_fu_272_p3 icmp_ln9_fu_290_p2 icmp_ln10_fu_296_p2 fpext_32ns_64_2_no_dsp_1_U78 dadd_64ns_64ns_64_7_full_dsp_1_U80 fptrunc_64ns_32_2_no_dsp_1_U77 fadd_32ns_32ns_32_5_full_dsp_1_U73 fdiv_32ns_32ns_32_16_no_dsp_1_U76 fsub_32ns_32ns_32_5_full_dsp_1_U74 xor_ln66_fu_314_p2 fdiv_32ns_32ns_32_16_no_dsp_1_U76 fadd_32ns_32ns_32_5_full_dsp_1_U70 fmul_32ns_32ns_32_4_max_dsp_1_U75 icmp_ln38_fu_239_p2 select_ln38_fu_337_p3 xor_ln83_fu_356_p2 ap_return</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>icmp_ln27_fu_77_p2 add_ln27_fu_83_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_VITIS_LOOP_34_14_fu_249</InstName>
                                    <ModuleName>infer_Pipeline_VITIS_LOOP_34_14</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>249</ID>
                                    <BindInstances>icmp_ln34_fu_76_p2 add_ln34_fu_82_p2 Bias0_o_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_VITIS_LOOP_20_15_fu_257</InstName>
                                    <ModuleName>infer_Pipeline_VITIS_LOOP_20_15</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>257</ID>
                                    <BindInstances>icmp_ln20_fu_84_p2 add_ln20_fu_90_p2 xor_ln21_fu_118_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_VITIS_LOOP_41_16_fu_263</InstName>
                                    <ModuleName>infer_Pipeline_VITIS_LOOP_41_16</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>263</ID>
                                    <BindInstances>icmp_ln41_fu_76_p2 add_ln41_fu_82_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_VITIS_LOOP_34_17_fu_270</InstName>
                                    <ModuleName>infer_Pipeline_VITIS_LOOP_34_17</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>270</ID>
                                    <BindInstances>icmp_ln34_fu_76_p2 add_ln34_fu_82_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_29_fu_277</InstName>
                                    <ModuleName>infer_Pipeline_29</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>277</ID>
                                    <BindInstances>exitcond6930_fu_65_p2 empty_fu_71_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_VITIS_LOOP_27_18_fu_285</InstName>
                                    <ModuleName>infer_Pipeline_VITIS_LOOP_27_18</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>285</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_generic_tanh_float_s_fu_68</InstName>
                                            <ModuleName>generic_tanh_float_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>68</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_exp_generic_double_s_fu_89</InstName>
                                                    <ModuleName>exp_generic_double_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>89</ID>
                                                    <BindInstances>icmp_ln18_fu_304_p2 icmp_ln18_1_fu_310_p2 x_is_NaN_fu_316_p2 icmp_ln18_2_fu_322_p2 x_is_inf_fu_328_p2 xor_ln182_fu_923_p2 x_is_pinf_fu_928_p2 or_ln185_fu_933_p2 select_ln185_fu_938_p3 or_ln185_1_fu_945_p2 retval_1_fu_1069_p2 m_exp_fu_338_p2 e_frac_1_fu_356_p2 e_frac_2_fu_362_p3 sub_ln229_fu_378_p2 select_ln229_fu_388_p3 ashr_ln229_fu_428_p2 shl_ln229_fu_434_p2 m_fix_fu_440_p3 shl_ln230_fu_486_p2 ashr_ln230_fu_491_p2 mac_muladd_16s_15ns_19s_31_4_0_U59 mac_muladd_16s_15ns_19s_31_4_0_U59 icmp_ln243_fu_544_p2 add_ln243_1_fu_550_p2 select_ln243_fu_556_p3 r_exp_fu_564_p3 mul_13s_71s_71_5_0_U54 sub_ln255_fu_593_p2 exp_Z4_m_1_fu_669_p2 mul_43ns_36ns_79_3_0_U55 add_ln126_fu_712_p2 exp_Z2P_m_1_fu_721_p2 mul_49ns_44ns_93_5_0_U56 add_ln145_fu_785_p2 exp_Z1P_m_1_l_fu_794_p2 add_ln297_fu_828_p2 mul_50ns_50ns_99_5_0_U57 add_ln297_1_fu_843_p2 r_exp_1_fu_857_p2 r_exp_2_fu_862_p3 icmp_ln309_fu_396_p2 icmp_ln309_1_fu_879_p2 select_ln230_fu_507_p3 icmp_ln309_2_fu_520_p2 or_ln309_fu_957_p2 retval_1_fu_1069_p4 icmp_ln326_fu_885_p2 out_exp_fu_968_p2 select_ln303_fu_915_p3 and_ln309_fu_988_p2 xor_ln309_fu_993_p2 and_ln309_1_fu_998_p2 or_ln309_1_fu_1003_p2 xor_ln185_fu_1009_p2 and_ln309_2_fu_1015_p2 xor_ln309_1_fu_1021_p2 and_ln309_3_fu_1027_p2 or_ln309_2_fu_1032_p2 xor_ln309_2_fu_1036_p2 or_ln309_3_fu_1042_p2 and_ln309_4_fu_1048_p2 and_ln309_5_fu_1054_p2 sparsemux_9_3_64_1_0_U58 table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>icmp_ln36_fu_193_p2 icmp_ln45_fu_199_p2 icmp_ln46_fu_205_p2 icmp_ln46_1_fu_211_p2 and_ln46_fu_217_p2 icmp_ln51_fu_233_p2 or_ln51_fu_245_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U79 and_ln51_fu_249_p2 icmp_ln54_fu_255_p2 fsub_32ns_32ns_32_5_full_dsp_1_U71 fadd_32ns_32ns_32_5_full_dsp_1_U72 x_3_fu_272_p3 icmp_ln9_fu_290_p2 icmp_ln10_fu_296_p2 fpext_32ns_64_2_no_dsp_1_U78 dadd_64ns_64ns_64_7_full_dsp_1_U80 fptrunc_64ns_32_2_no_dsp_1_U77 fadd_32ns_32ns_32_5_full_dsp_1_U73 fdiv_32ns_32ns_32_16_no_dsp_1_U76 fsub_32ns_32ns_32_5_full_dsp_1_U74 xor_ln66_fu_314_p2 fdiv_32ns_32ns_32_16_no_dsp_1_U76 fadd_32ns_32ns_32_5_full_dsp_1_U70 fmul_32ns_32ns_32_4_max_dsp_1_U75 icmp_ln38_fu_239_p2 select_ln38_fu_337_p3 xor_ln83_fu_356_p2 ap_return</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>icmp_ln27_fu_88_p2 add_ln27_fu_94_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_infer_Pipeline_VITIS_LOOP_41_19_fu_298</InstName>
                                    <ModuleName>infer_Pipeline_VITIS_LOOP_41_19</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>298</ID>
                                    <BindInstances>icmp_ln41_fu_87_p2 add_ln41_fu_93_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>fadd_32ns_32ns_32_5_full_dsp_1_U125 vec_i_U icmp_ln63_fu_315_p2 add_ln63_fu_321_p2 empty_fu_347_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152</InstName>
                            <ModuleName>infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>152</ID>
                            <BindInstances>icmp_ln141_fu_131_p2 add_ln141_3_fu_137_p2 add_ln141_fu_149_p2 icmp_ln141_1_fu_155_p2 select_ln141_fu_161_p3 select_ln141_1_fu_169_p3 first_iter_4_fu_177_p2 add_ln141_2_fu_207_p2 add_ln141_1_fu_218_p2 icmp_ln141_2_fu_223_p2 Weight_lc_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161</InstName>
                            <ModuleName>infer_Pipeline_VITIS_LOOP_34_110</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>161</ID>
                            <BindInstances>icmp_ln34_fu_76_p2 add_ln34_fu_82_p2 Bias_lc_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>gate_f_U gate_i_U stat_C_U C_t_U fadd_32ns_32ns_32_5_full_dsp_1_U147 fmul_32ns_32ns_32_4_max_dsp_1_U146</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107</InstName>
                    <ModuleName>LSTM_Top_Pipeline_VITIS_LOOP_27_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>107</ID>
                    <BindInstances>icmp_ln27_fu_76_p2 add_ln27_fu_82_p2 e_last_fu_93_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>img_dat_U res_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>LSTM_Top_Pipeline_VITIS_LOOP_13_1</Name>
            <Loops>
                <VITIS_LOOP_13_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.562</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>802</Best-caseLatency>
                    <Average-caseLatency>802</Average-caseLatency>
                    <Worst-caseLatency>802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>785</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1>
                        <Name>VITIS_LOOP_13_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>800</Latency>
                        <AbsoluteTimeLatency>8.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_13_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn_top.cpp:13~lstm_hls/rnn_top.cpp:43</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_13_1>
                            <Name>VITIS_LOOP_13_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>lstm_hls/rnn_top.cpp:13~lstm_hls/rnn_top.cpp:43</SourceLocation>
                        </VITIS_LOOP_13_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>152</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>107</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln13_fu_76_p2" SOURCE="lstm_hls/rnn_top.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_82_p2" SOURCE="lstm_hls/rnn_top.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.757</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>-</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond7939_fu_52_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond7939" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_47_fu_58_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_47" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.757</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>-</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond7838_fu_52_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond7838" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_58_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_46" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.757</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>-</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond7737_fu_52_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond7737" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_45_fu_58_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_45" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_4</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.757</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>-</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond7636_fu_52_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond7636" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_44_fu_58_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_44" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_5</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.757</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>-</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond7535_fu_52_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond7535" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_58_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_43" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_6</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.757</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>-</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond7434_fu_52_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond7434" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_42_fu_58_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_42" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_VITIS_LOOP_90_2</Name>
            <Loops>
                <VITIS_LOOP_90_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.573</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30</Best-caseLatency>
                    <Average-caseLatency>30</Average-caseLatency>
                    <Worst-caseLatency>30</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>29</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_2>
                        <Name>VITIS_LOOP_90_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>28</TripCount>
                        <Latency>28</Latency>
                        <AbsoluteTimeLatency>0.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_90_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:90</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_2>
                            <Name>VITIS_LOOP_90_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>lstm_hls/rnn.cpp:90</SourceLocation>
                        </VITIS_LOOP_90_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>77</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_79_p2" SOURCE="lstm_hls/rnn.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_1_fu_85_p2" SOURCE="lstm_hls/rnn.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_95_p2" SOURCE="lstm_hls/rnn.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_VITIS_LOOP_91_3</Name>
            <Loops>
                <VITIS_LOOP_91_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_91_3>
                        <Name>VITIS_LOOP_91_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_91_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_91_3>
                            <Name>VITIS_LOOP_91_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>lstm_hls/rnn.cpp:91</SourceLocation>
                        </VITIS_LOOP_91_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln91_fu_71_p2" SOURCE="lstm_hls/rnn.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_1_fu_77_p2" SOURCE="lstm_hls/rnn.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_93_p2" SOURCE="lstm_hls/rnn.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_10</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.757</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752~/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:789~lstm_hls/rnn.cpp:96</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752~/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:789~lstm_hls/rnn.cpp:96</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln753_fu_52_p2" SOURCE="/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:753" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln753" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln752_fu_58_p2" SOURCE="/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln752" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5</Name>
            <Loops>
                <VITIS_LOOP_96_4_VITIS_LOOP_96_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>119817</Best-caseLatency>
                    <Average-caseLatency>119817</Average-caseLatency>
                    <Worst-caseLatency>119817</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.198 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.198 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.198 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>119814</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_96_4_VITIS_LOOP_96_5>
                        <Name>VITIS_LOOP_96_4_VITIS_LOOP_96_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>19968</TripCount>
                        <Latency>119815</Latency>
                        <AbsoluteTimeLatency>1.198 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_96_4_VITIS_LOOP_96_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:96</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_96_4_VITIS_LOOP_96_5>
                            <Name>VITIS_LOOP_96_4_VITIS_LOOP_96_5</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>lstm_hls/rnn.cpp:96</SourceLocation>
                        </VITIS_LOOP_96_4_VITIS_LOOP_96_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>64</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>22</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>285</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>349</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_4_VITIS_LOOP_96_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln96_fu_125_p2" SOURCE="lstm_hls/rnn.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_4_VITIS_LOOP_96_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_3_fu_131_p2" SOURCE="lstm_hls/rnn.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_4_VITIS_LOOP_96_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_143_p2" SOURCE="lstm_hls/rnn.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_4_VITIS_LOOP_96_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln96_1_fu_149_p2" SOURCE="lstm_hls/rnn.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln96_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_4_VITIS_LOOP_96_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_fu_155_p3" SOURCE="lstm_hls/rnn.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_96_4_VITIS_LOOP_96_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_1_fu_163_p3" SOURCE="lstm_hls/rnn.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_4_VITIS_LOOP_96_5" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_171_p2" SOURCE="lstm_hls/rnn.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_4_VITIS_LOOP_96_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_15_1_1_U18" SOURCE="lstm_hls/rnn.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_4_VITIS_LOOP_96_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_2_fu_202_p2" SOURCE="lstm_hls/rnn.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_4_VITIS_LOOP_96_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_1_fu_208_p2" SOURCE="lstm_hls/rnn.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_96_4_VITIS_LOOP_96_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln96_2_fu_213_p2" SOURCE="lstm_hls/rnn.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln96_2" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="64" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="Weight0_f_U" SOURCE="" STORAGESIZE="32 19968 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="Weight0_f" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_VITIS_LOOP_34_1</Name>
            <Loops>
                <VITIS_LOOP_34_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>136</Best-caseLatency>
                    <Average-caseLatency>136</Average-caseLatency>
                    <Worst-caseLatency>136</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_34_1>
                        <Name>VITIS_LOOP_34_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>134</Latency>
                        <AbsoluteTimeLatency>1.340 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_34_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:34~lstm_hls/rnn.cpp:97</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_34_1>
                            <Name>VITIS_LOOP_34_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>lstm_hls/rnn.cpp:34~lstm_hls/rnn.cpp:97</SourceLocation>
                        </VITIS_LOOP_34_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>190</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln34_fu_76_p2" SOURCE="lstm_hls/rnn.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_82_p2" SOURCE="lstm_hls/rnn.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="Bias0_f_U" SOURCE="" STORAGESIZE="32 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="Bias0_f" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_VITIS_LOOP_20_1</Name>
            <Loops>
                <VITIS_LOOP_20_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>162</Best-caseLatency>
                    <Average-caseLatency>162</Average-caseLatency>
                    <Worst-caseLatency>162</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.620 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.620 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_1>
                        <Name>VITIS_LOOP_20_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>160</Latency>
                        <AbsoluteTimeLatency>1.600 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_20_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:20~lstm_hls/rnn.cpp:98</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_20_1>
                            <Name>VITIS_LOOP_20_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>lstm_hls/rnn.cpp:20~lstm_hls/rnn.cpp:98</SourceLocation>
                        </VITIS_LOOP_20_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>274</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_20_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_fu_84_p2" SOURCE="lstm_hls/rnn.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_90_p2" SOURCE="lstm_hls/rnn.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_20_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln21_fu_118_p2" SOURCE="lstm_hls/rnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln21" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_14</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.757</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752~/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:789~lstm_hls/rnn.cpp:103</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752~/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:789~lstm_hls/rnn.cpp:103</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln753_fu_52_p2" SOURCE="/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:753" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln753" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln752_fu_58_p2" SOURCE="/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln752" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7</Name>
            <Loops>
                <VITIS_LOOP_103_6_VITIS_LOOP_103_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>119817</Best-caseLatency>
                    <Average-caseLatency>119817</Average-caseLatency>
                    <Worst-caseLatency>119817</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.198 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.198 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.198 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>119814</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_103_6_VITIS_LOOP_103_7>
                        <Name>VITIS_LOOP_103_6_VITIS_LOOP_103_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>19968</TripCount>
                        <Latency>119815</Latency>
                        <AbsoluteTimeLatency>1.198 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_103_6_VITIS_LOOP_103_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:103</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_103_6_VITIS_LOOP_103_7>
                            <Name>VITIS_LOOP_103_6_VITIS_LOOP_103_7</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>lstm_hls/rnn.cpp:103</SourceLocation>
                        </VITIS_LOOP_103_6_VITIS_LOOP_103_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>64</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>22</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>285</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>349</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_6_VITIS_LOOP_103_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_fu_125_p2" SOURCE="lstm_hls/rnn.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_6_VITIS_LOOP_103_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_3_fu_131_p2" SOURCE="lstm_hls/rnn.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_6_VITIS_LOOP_103_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_143_p2" SOURCE="lstm_hls/rnn.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_6_VITIS_LOOP_103_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_1_fu_149_p2" SOURCE="lstm_hls/rnn.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_6_VITIS_LOOP_103_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_fu_155_p3" SOURCE="lstm_hls/rnn.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_6_VITIS_LOOP_103_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_1_fu_163_p3" SOURCE="lstm_hls/rnn.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_6_VITIS_LOOP_103_7" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_1_fu_171_p2" SOURCE="lstm_hls/rnn.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_6_VITIS_LOOP_103_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_15_1_1_U33" SOURCE="lstm_hls/rnn.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_6_VITIS_LOOP_103_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_2_fu_202_p2" SOURCE="lstm_hls/rnn.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_6_VITIS_LOOP_103_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_1_fu_208_p2" SOURCE="lstm_hls/rnn.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_6_VITIS_LOOP_103_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_2_fu_213_p2" SOURCE="lstm_hls/rnn.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103_2" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="64" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="Weight0_i_U" SOURCE="" STORAGESIZE="32 19968 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="Weight0_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_VITIS_LOOP_34_11</Name>
            <Loops>
                <VITIS_LOOP_34_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>136</Best-caseLatency>
                    <Average-caseLatency>136</Average-caseLatency>
                    <Worst-caseLatency>136</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_34_1>
                        <Name>VITIS_LOOP_34_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>134</Latency>
                        <AbsoluteTimeLatency>1.340 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_34_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:34~lstm_hls/rnn.cpp:104</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_34_1>
                            <Name>VITIS_LOOP_34_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>lstm_hls/rnn.cpp:34~lstm_hls/rnn.cpp:104</SourceLocation>
                        </VITIS_LOOP_34_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>190</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln34_fu_76_p2" SOURCE="lstm_hls/rnn.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_82_p2" SOURCE="lstm_hls/rnn.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="Bias0_i_U" SOURCE="" STORAGESIZE="32 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="Bias0_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_VITIS_LOOP_20_12</Name>
            <Loops>
                <VITIS_LOOP_20_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>162</Best-caseLatency>
                    <Average-caseLatency>162</Average-caseLatency>
                    <Worst-caseLatency>162</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.620 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.620 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_1>
                        <Name>VITIS_LOOP_20_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>160</Latency>
                        <AbsoluteTimeLatency>1.600 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_20_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:20~lstm_hls/rnn.cpp:105</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_20_1>
                            <Name>VITIS_LOOP_20_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>lstm_hls/rnn.cpp:20~lstm_hls/rnn.cpp:105</SourceLocation>
                        </VITIS_LOOP_20_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>274</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_20_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_fu_84_p2" SOURCE="lstm_hls/rnn.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_90_p2" SOURCE="lstm_hls/rnn.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_20_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln21_fu_118_p2" SOURCE="lstm_hls/rnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln21" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_18</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.757</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752~/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:789~lstm_hls/rnn.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752~/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:789~lstm_hls/rnn.cpp:110</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln753_fu_52_p2" SOURCE="/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:753" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln753" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln752_fu_58_p2" SOURCE="/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln752" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9</Name>
            <Loops>
                <VITIS_LOOP_110_8_VITIS_LOOP_110_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>119817</Best-caseLatency>
                    <Average-caseLatency>119817</Average-caseLatency>
                    <Worst-caseLatency>119817</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.198 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.198 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.198 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>119814</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_110_8_VITIS_LOOP_110_9>
                        <Name>VITIS_LOOP_110_8_VITIS_LOOP_110_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>19968</TripCount>
                        <Latency>119815</Latency>
                        <AbsoluteTimeLatency>1.198 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_110_8_VITIS_LOOP_110_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_110_8_VITIS_LOOP_110_9>
                            <Name>VITIS_LOOP_110_8_VITIS_LOOP_110_9</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>lstm_hls/rnn.cpp:110</SourceLocation>
                        </VITIS_LOOP_110_8_VITIS_LOOP_110_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>64</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>22</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>285</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>349</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_110_8_VITIS_LOOP_110_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln110_fu_125_p2" SOURCE="lstm_hls/rnn.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_8_VITIS_LOOP_110_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_3_fu_131_p2" SOURCE="lstm_hls/rnn.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_8_VITIS_LOOP_110_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_143_p2" SOURCE="lstm_hls/rnn.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_110_8_VITIS_LOOP_110_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln110_1_fu_149_p2" SOURCE="lstm_hls/rnn.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln110_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_110_8_VITIS_LOOP_110_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_155_p3" SOURCE="lstm_hls/rnn.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_110_8_VITIS_LOOP_110_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_1_fu_163_p3" SOURCE="lstm_hls/rnn.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_110_8_VITIS_LOOP_110_9" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_2_fu_171_p2" SOURCE="lstm_hls/rnn.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_110_8_VITIS_LOOP_110_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_15_1_1_U47" SOURCE="lstm_hls/rnn.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_8_VITIS_LOOP_110_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_2_fu_202_p2" SOURCE="lstm_hls/rnn.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_8_VITIS_LOOP_110_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_1_fu_208_p2" SOURCE="lstm_hls/rnn.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_110_8_VITIS_LOOP_110_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln110_2_fu_213_p2" SOURCE="lstm_hls/rnn.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln110_2" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="64" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="Weight0_c_U" SOURCE="" STORAGESIZE="32 19968 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="Weight0_c" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_VITIS_LOOP_34_13</Name>
            <Loops>
                <VITIS_LOOP_34_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>136</Best-caseLatency>
                    <Average-caseLatency>136</Average-caseLatency>
                    <Worst-caseLatency>136</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_34_1>
                        <Name>VITIS_LOOP_34_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>134</Latency>
                        <AbsoluteTimeLatency>1.340 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_34_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:34~lstm_hls/rnn.cpp:111</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_34_1>
                            <Name>VITIS_LOOP_34_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>lstm_hls/rnn.cpp:34~lstm_hls/rnn.cpp:111</SourceLocation>
                        </VITIS_LOOP_34_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>190</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln34_fu_76_p2" SOURCE="lstm_hls/rnn.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_82_p2" SOURCE="lstm_hls/rnn.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="Bias0_c_U" SOURCE="" STORAGESIZE="32 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="Bias0_c" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>exp_generic_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.130</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>29</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:158</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>29</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>13</UTIL_DSP>
                    <FF>3738</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>3306</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_fu_304_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln18_1_fu_310_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="x_is_NaN_fu_316_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="x_is_NaN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_2_fu_322_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="x_is_inf_fu_328_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="x_is_inf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln182_fu_923_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:182" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln182" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="x_is_pinf_fu_928_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:182" STORAGESUBTYPE="" URAM="0" VARIABLE="x_is_pinf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln185_fu_933_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln185_fu_938_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln185_1_fu_945_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln185_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="retval_1_fu_1069_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln185_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_exp_fu_338_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486" STORAGESUBTYPE="" URAM="0" VARIABLE="m_exp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="e_frac_1_fu_356_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:224" STORAGESUBTYPE="" URAM="0" VARIABLE="e_frac_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="e_frac_2_fu_362_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:224" STORAGESUBTYPE="" URAM="0" VARIABLE="e_frac_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln229_fu_378_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln229" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_fu_388_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln229_fu_428_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln229_fu_434_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="m_fix_fu_440_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229" STORAGESUBTYPE="" URAM="0" VARIABLE="m_fix" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln230_fu_486_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln230_fu_491_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_0_U59" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln243" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_0_U59" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln243_fu_544_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln243" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_1_fu_550_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln243_fu_556_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln243" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="r_exp_fu_564_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_71s_71_5_0_U54" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:249" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln249" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln255_fu_593_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:255" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln255" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z4_m_1_fu_669_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_Z4_m_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="6" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43ns_36ns_79_3_0_U55" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:123" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_fu_712_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:126" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z2P_m_1_fu_721_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:126" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_Z2P_m_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_49ns_44ns_93_5_0_U56" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_785_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z1P_m_1_l_fu_794_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_Z1P_m_1_l" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln297_fu_828_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln297" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_50ns_50ns_99_5_0_U57" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln297" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln297_1_fu_843_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln297_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_1_fu_857_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:305" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="r_exp_2_fu_862_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:303" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln309_fu_396_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln309" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln309_1_fu_879_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln309_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln230_fu_507_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln309_2_fu_520_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln309_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln309_fu_957_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln309" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="retval_1_fu_1069_p4" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:310" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln310" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln326_fu_885_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:326" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln326" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_fu_968_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:336" STORAGESUBTYPE="" URAM="0" VARIABLE="out_exp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln303_fu_915_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:303" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln303" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln309_fu_988_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln309" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_fu_993_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln309_1_fu_998_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln309_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln309_1_fu_1003_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln309_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln185_fu_1009_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln309_2_fu_1015_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln309_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_1_fu_1021_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln309_3_fu_1027_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln309_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln309_2_fu_1032_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln309_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_2_fu_1036_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln309_3_fu_1042_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln309_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln309_4_fu_1048_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln309_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln309_5_fu_1054_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln309_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_64_1_0_U58" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_1" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U" SOURCE="" STORAGESIZE="58 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U" SOURCE="" STORAGESIZE="26 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_2p" URAM="0" VARIABLE="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U" SOURCE="" STORAGESIZE="42 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generic_tanh_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>73</Best-caseLatency>
                    <Average-caseLatency>73</Average-caseLatency>
                    <Worst-caseLatency>73</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.730 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.730 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.730 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>74</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>45</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>20</UTIL_DSP>
                    <FF>10647</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>7444</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln36_fu_193_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:36" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln45_fu_199_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_fu_205_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln46_1_fu_211_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_fu_217_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln51_fu_233_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln51_fu_245_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U79" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_fu_249_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln54_fu_255_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U71" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:55" STORAGESUBTYPE="" URAM="0" VARIABLE="x" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U72" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="x_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="x_3_fu_272_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:54" STORAGESUBTYPE="" URAM="0" VARIABLE="x_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln9_fu_290_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln10_fu_296_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U78" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="xd" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_full_dsp_1_U80" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fptrunc" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="fptrunc" PRAGMA="" RTLNAME="fptrunc_64ns_32_2_no_dsp_1_U77" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="conv6_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U73" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U76" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="div" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U74" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="resultf_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln66_fu_314_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U76" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:66" STORAGESUBTYPE="" URAM="0" VARIABLE="resultf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U70" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U75" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:49" STORAGESUBTYPE="" URAM="0" VARIABLE="resultf" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln38_fu_239_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln38_fu_337_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:38" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln83_fu_356_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:83" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="ap_return" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_VITIS_LOOP_27_1</Name>
            <Loops>
                <VITIS_LOOP_27_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>205</Best-caseLatency>
                    <Average-caseLatency>205</Average-caseLatency>
                    <Worst-caseLatency>205</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.050 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.050 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_27_1>
                        <Name>VITIS_LOOP_27_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>203</Latency>
                        <AbsoluteTimeLatency>2.030 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>77</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_generic_tanh_float_s_fu_57</Instance>
                        </InstanceList>
                    </VITIS_LOOP_27_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:27~lstm_hls/rnn.cpp:112</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_27_1>
                            <Name>VITIS_LOOP_27_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>lstm_hls/rnn.cpp:27~lstm_hls/rnn.cpp:112</SourceLocation>
                        </VITIS_LOOP_27_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>264</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln27_fu_77_p2" SOURCE="lstm_hls/rnn.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_83_p2" SOURCE="lstm_hls/rnn.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_22</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.757</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752~/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:789~lstm_hls/rnn.cpp:117</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752~/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:789~lstm_hls/rnn.cpp:117</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln753_fu_52_p2" SOURCE="/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:753" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln753" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln752_fu_58_p2" SOURCE="/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln752" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11</Name>
            <Loops>
                <VITIS_LOOP_117_10_VITIS_LOOP_117_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>119817</Best-caseLatency>
                    <Average-caseLatency>119817</Average-caseLatency>
                    <Worst-caseLatency>119817</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.198 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.198 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.198 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>119814</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_117_10_VITIS_LOOP_117_11>
                        <Name>VITIS_LOOP_117_10_VITIS_LOOP_117_11</Name>
                        <Slack>7.30</Slack>
                        <TripCount>19968</TripCount>
                        <Latency>119815</Latency>
                        <AbsoluteTimeLatency>1.198 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_117_10_VITIS_LOOP_117_11>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:117</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_117_10_VITIS_LOOP_117_11>
                            <Name>VITIS_LOOP_117_10_VITIS_LOOP_117_11</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>lstm_hls/rnn.cpp:117</SourceLocation>
                        </VITIS_LOOP_117_10_VITIS_LOOP_117_11>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>64</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>22</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>285</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>349</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_117_10_VITIS_LOOP_117_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln117_fu_125_p2" SOURCE="lstm_hls/rnn.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_10_VITIS_LOOP_117_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_3_fu_131_p2" SOURCE="lstm_hls/rnn.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_10_VITIS_LOOP_117_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_143_p2" SOURCE="lstm_hls/rnn.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_117_10_VITIS_LOOP_117_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln117_1_fu_149_p2" SOURCE="lstm_hls/rnn.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln117_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_117_10_VITIS_LOOP_117_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln117_fu_155_p3" SOURCE="lstm_hls/rnn.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_117_10_VITIS_LOOP_117_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln117_1_fu_163_p3" SOURCE="lstm_hls/rnn.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln117_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_117_10_VITIS_LOOP_117_11" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_3_fu_171_p2" SOURCE="lstm_hls/rnn.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_117_10_VITIS_LOOP_117_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_15_1_1_U91" SOURCE="lstm_hls/rnn.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_10_VITIS_LOOP_117_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_2_fu_202_p2" SOURCE="lstm_hls/rnn.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_10_VITIS_LOOP_117_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_1_fu_208_p2" SOURCE="lstm_hls/rnn.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_117_10_VITIS_LOOP_117_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln117_2_fu_213_p2" SOURCE="lstm_hls/rnn.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln117_2" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="64" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="Weight0_o_U" SOURCE="" STORAGESIZE="32 19968 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="Weight0_o" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_VITIS_LOOP_34_14</Name>
            <Loops>
                <VITIS_LOOP_34_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>136</Best-caseLatency>
                    <Average-caseLatency>136</Average-caseLatency>
                    <Worst-caseLatency>136</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_34_1>
                        <Name>VITIS_LOOP_34_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>134</Latency>
                        <AbsoluteTimeLatency>1.340 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_34_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:34~lstm_hls/rnn.cpp:118</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_34_1>
                            <Name>VITIS_LOOP_34_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>lstm_hls/rnn.cpp:34~lstm_hls/rnn.cpp:118</SourceLocation>
                        </VITIS_LOOP_34_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>190</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln34_fu_76_p2" SOURCE="lstm_hls/rnn.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_82_p2" SOURCE="lstm_hls/rnn.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="Bias0_o_U" SOURCE="" STORAGESIZE="32 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="Bias0_o" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_VITIS_LOOP_20_15</Name>
            <Loops>
                <VITIS_LOOP_20_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>162</Best-caseLatency>
                    <Average-caseLatency>162</Average-caseLatency>
                    <Worst-caseLatency>162</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.620 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.620 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_1>
                        <Name>VITIS_LOOP_20_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>160</Latency>
                        <AbsoluteTimeLatency>1.600 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_20_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:20~lstm_hls/rnn.cpp:119</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_20_1>
                            <Name>VITIS_LOOP_20_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>lstm_hls/rnn.cpp:20~lstm_hls/rnn.cpp:119</SourceLocation>
                        </VITIS_LOOP_20_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>274</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_20_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_fu_84_p2" SOURCE="lstm_hls/rnn.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_90_p2" SOURCE="lstm_hls/rnn.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_20_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln21_fu_118_p2" SOURCE="lstm_hls/rnn.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln21" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_VITIS_LOOP_41_1</Name>
            <Loops>
                <VITIS_LOOP_41_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.702</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>135</Best-caseLatency>
                    <Average-caseLatency>135</Average-caseLatency>
                    <Worst-caseLatency>135</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_41_1>
                        <Name>VITIS_LOOP_41_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>133</Latency>
                        <AbsoluteTimeLatency>1.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_41_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:41~lstm_hls/rnn.cpp:124</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_41_1>
                            <Name>VITIS_LOOP_41_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>lstm_hls/rnn.cpp:41~lstm_hls/rnn.cpp:124</SourceLocation>
                        </VITIS_LOOP_41_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>332</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>420</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_87_p2" SOURCE="lstm_hls/rnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_93_p2" SOURCE="lstm_hls/rnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_41_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U102" SOURCE="lstm_hls/rnn.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_VITIS_LOOP_41_16</Name>
            <Loops>
                <VITIS_LOOP_41_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.702</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>135</Best-caseLatency>
                    <Average-caseLatency>135</Average-caseLatency>
                    <Worst-caseLatency>135</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_41_1>
                        <Name>VITIS_LOOP_41_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>133</Latency>
                        <AbsoluteTimeLatency>1.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_41_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:41~lstm_hls/rnn.cpp:125</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_41_1>
                            <Name>VITIS_LOOP_41_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>lstm_hls/rnn.cpp:41~lstm_hls/rnn.cpp:125</SourceLocation>
                        </VITIS_LOOP_41_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>188</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_76_p2" SOURCE="lstm_hls/rnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_82_p2" SOURCE="lstm_hls/rnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_VITIS_LOOP_34_17</Name>
            <Loops>
                <VITIS_LOOP_34_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>136</Best-caseLatency>
                    <Average-caseLatency>136</Average-caseLatency>
                    <Worst-caseLatency>136</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_34_1>
                        <Name>VITIS_LOOP_34_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>134</Latency>
                        <AbsoluteTimeLatency>1.340 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_34_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:34~lstm_hls/rnn.cpp:126</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_34_1>
                            <Name>VITIS_LOOP_34_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>lstm_hls/rnn.cpp:34~lstm_hls/rnn.cpp:126</SourceLocation>
                        </VITIS_LOOP_34_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>190</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln34_fu_76_p2" SOURCE="lstm_hls/rnn.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_82_p2" SOURCE="lstm_hls/rnn.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_29</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>-</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>67</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond6930_fu_65_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond6930" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_71_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_VITIS_LOOP_27_18</Name>
            <Loops>
                <VITIS_LOOP_27_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>205</Best-caseLatency>
                    <Average-caseLatency>205</Average-caseLatency>
                    <Worst-caseLatency>205</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.050 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.050 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_27_1>
                        <Name>VITIS_LOOP_27_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>203</Latency>
                        <AbsoluteTimeLatency>2.030 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>77</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_generic_tanh_float_s_fu_68</Instance>
                        </InstanceList>
                    </VITIS_LOOP_27_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:27~lstm_hls/rnn.cpp:132</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_27_1>
                            <Name>VITIS_LOOP_27_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>lstm_hls/rnn.cpp:27~lstm_hls/rnn.cpp:132</SourceLocation>
                        </VITIS_LOOP_27_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>265</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln27_fu_88_p2" SOURCE="lstm_hls/rnn.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_94_p2" SOURCE="lstm_hls/rnn.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_VITIS_LOOP_41_19</Name>
            <Loops>
                <VITIS_LOOP_41_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.702</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>135</Best-caseLatency>
                    <Average-caseLatency>135</Average-caseLatency>
                    <Worst-caseLatency>135</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_41_1>
                        <Name>VITIS_LOOP_41_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>133</Latency>
                        <AbsoluteTimeLatency>1.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_41_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:41~lstm_hls/rnn.cpp:133</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_41_1>
                            <Name>VITIS_LOOP_41_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>lstm_hls/rnn.cpp:41~lstm_hls/rnn.cpp:133</SourceLocation>
                        </VITIS_LOOP_41_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>189</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_87_p2" SOURCE="lstm_hls/rnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_93_p2" SOURCE="lstm_hls/rnn.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Outline_VITIS_LOOP_63_1</Name>
            <Loops>
                <VITIS_LOOP_63_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13454701</Best-caseLatency>
                    <Average-caseLatency>13454701</Average-caseLatency>
                    <Worst-caseLatency>13454701</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.135 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.135 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.135 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13454701</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_63_1>
                        <Name>VITIS_LOOP_63_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>28</TripCount>
                        <Latency>13454700</Latency>
                        <AbsoluteTimeLatency>0.135 sec</AbsoluteTimeLatency>
                        <IterationLatency>480525</IterationLatency>
                        <PipelineDepth>480525</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_infer_Pipeline_VITIS_LOOP_90_2_fu_120</Instance>
                            <Instance>grp_infer_Pipeline_10_fu_128</Instance>
                            <Instance>grp_infer_Pipeline_14_fu_134</Instance>
                            <Instance>grp_infer_Pipeline_18_fu_140</Instance>
                            <Instance>grp_infer_Pipeline_22_fu_145</Instance>
                            <Instance>grp_infer_Pipeline_VITIS_LOOP_91_3_fu_151</Instance>
                            <Instance>grp_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_fu_158</Instance>
                            <Instance>grp_infer_Pipeline_VITIS_LOOP_34_1_fu_167</Instance>
                            <Instance>grp_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_fu_175</Instance>
                            <Instance>grp_infer_Pipeline_VITIS_LOOP_20_1_fu_184</Instance>
                            <Instance>grp_infer_Pipeline_VITIS_LOOP_34_11_fu_190</Instance>
                            <Instance>grp_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_fu_198</Instance>
                            <Instance>grp_infer_Pipeline_VITIS_LOOP_20_12_fu_206</Instance>
                            <Instance>grp_infer_Pipeline_VITIS_LOOP_34_13_fu_212</Instance>
                            <Instance>grp_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_fu_219</Instance>
                            <Instance>grp_infer_Pipeline_VITIS_LOOP_41_1_fu_228</Instance>
                            <Instance>grp_infer_Pipeline_VITIS_LOOP_27_1_fu_238</Instance>
                            <Instance>grp_infer_Pipeline_VITIS_LOOP_34_14_fu_249</Instance>
                            <Instance>grp_infer_Pipeline_VITIS_LOOP_20_15_fu_257</Instance>
                            <Instance>grp_infer_Pipeline_VITIS_LOOP_41_16_fu_263</Instance>
                            <Instance>grp_infer_Pipeline_VITIS_LOOP_34_17_fu_270</Instance>
                            <Instance>grp_infer_Pipeline_29_fu_277</Instance>
                            <Instance>grp_infer_Pipeline_VITIS_LOOP_27_18_fu_285</Instance>
                            <Instance>grp_infer_Pipeline_VITIS_LOOP_41_19_fu_298</Instance>
                        </InstanceList>
                    </VITIS_LOOP_63_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:63</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_63_1>
                            <Name>VITIS_LOOP_63_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>lstm_hls/rnn.cpp:63</SourceLocation>
                        </VITIS_LOOP_63_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>268</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>95</UTIL_BRAM>
                    <DSP>59</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>26</UTIL_DSP>
                    <FF>15677</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>14</UTIL_FF>
                    <LUT>14191</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>26</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U125" SOURCE="lstm_hls/rnn.cpp:60" STORAGESIZE="32 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="vec_i_U" SOURCE="lstm_hls/rnn.cpp:59" STORAGESIZE="32 156 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="vec_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_63_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln63_fu_315_p2" SOURCE="lstm_hls/rnn.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_321_p2" SOURCE="lstm_hls/rnn.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_347_p2" SOURCE="lstm_hls/rnn.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_32</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.645</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752~/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:789~lstm_hls/rnn.cpp:141</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752~/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:789~lstm_hls/rnn.cpp:141</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln753_fu_52_p2" SOURCE="/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:753" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln753" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln752_fu_58_p2" SOURCE="/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln752" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13</Name>
            <Loops>
                <VITIS_LOOP_141_12_VITIS_LOOP_141_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7688</Best-caseLatency>
                    <Average-caseLatency>7688</Average-caseLatency>
                    <Worst-caseLatency>7688</Worst-caseLatency>
                    <Best-caseRealTimeLatency>76.880 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>76.880 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>76.880 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7686</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_141_12_VITIS_LOOP_141_13>
                        <Name>VITIS_LOOP_141_12_VITIS_LOOP_141_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1280</TripCount>
                        <Latency>7686</Latency>
                        <AbsoluteTimeLatency>76.860 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_141_12_VITIS_LOOP_141_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:141</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_141_12_VITIS_LOOP_141_13>
                            <Name>VITIS_LOOP_141_12_VITIS_LOOP_141_13</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>lstm_hls/rnn.cpp:141</SourceLocation>
                        </VITIS_LOOP_141_12_VITIS_LOOP_141_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>250</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>266</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_141_12_VITIS_LOOP_141_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln141_fu_131_p2" SOURCE="lstm_hls/rnn.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_12_VITIS_LOOP_141_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_3_fu_137_p2" SOURCE="lstm_hls/rnn.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_12_VITIS_LOOP_141_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_149_p2" SOURCE="lstm_hls/rnn.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_141_12_VITIS_LOOP_141_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln141_1_fu_155_p2" SOURCE="lstm_hls/rnn.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln141_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_141_12_VITIS_LOOP_141_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln141_fu_161_p3" SOURCE="lstm_hls/rnn.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_141_12_VITIS_LOOP_141_13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln141_1_fu_169_p3" SOURCE="lstm_hls/rnn.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln141_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_141_12_VITIS_LOOP_141_13" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_4_fu_177_p2" SOURCE="lstm_hls/rnn.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_12_VITIS_LOOP_141_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_2_fu_207_p2" SOURCE="lstm_hls/rnn.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_12_VITIS_LOOP_141_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_1_fu_218_p2" SOURCE="lstm_hls/rnn.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_141_12_VITIS_LOOP_141_13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln141_2_fu_223_p2" SOURCE="lstm_hls/rnn.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln141_2" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="Weight_lc_U" SOURCE="" STORAGESIZE="32 1280 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="Weight_lc" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer_Pipeline_VITIS_LOOP_34_110</Name>
            <Loops>
                <VITIS_LOOP_34_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_34_1>
                        <Name>VITIS_LOOP_34_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_34_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:34~lstm_hls/rnn.cpp:142</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_34_1>
                            <Name>VITIS_LOOP_34_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>lstm_hls/rnn.cpp:34~lstm_hls/rnn.cpp:142</SourceLocation>
                        </VITIS_LOOP_34_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>215</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln34_fu_76_p2" SOURCE="lstm_hls/rnn.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_82_p2" SOURCE="lstm_hls/rnn.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="Bias_lc_U" SOURCE="" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="Bias_lc" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>infer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13462544</Best-caseLatency>
                    <Average-caseLatency>13462544</Average-caseLatency>
                    <Worst-caseLatency>13462544</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.135 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.135 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.135 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13462544</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn.cpp:52</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>282</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>100</UTIL_BRAM>
                    <DSP>64</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>29</UTIL_DSP>
                    <FF>16574</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>16311</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>30</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="gate_f_U" SOURCE="lstm_hls/rnn.cpp:52" STORAGESIZE="32 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="gate_f" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="gate_i_U" SOURCE="lstm_hls/rnn.cpp:53" STORAGESIZE="32 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="gate_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="stat_C_U" SOURCE="lstm_hls/rnn.cpp:54" STORAGESIZE="32 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="stat_C" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_t_U" SOURCE="lstm_hls/rnn.cpp:55" STORAGESIZE="32 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_t" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U147" SOURCE="lstm_hls/rnn.cpp:56" STORAGESIZE="32 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="gate_o" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U146" SOURCE="lstm_hls/rnn.cpp:57" STORAGESIZE="32 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="h_t" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_Top_Pipeline_VITIS_LOOP_27_2</Name>
            <Loops>
                <VITIS_LOOP_27_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.911</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_27_2>
                        <Name>VITIS_LOOP_27_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_27_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn_top.cpp:27~lstm_hls/rnn_top.cpp:43</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_27_2>
                            <Name>VITIS_LOOP_27_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>lstm_hls/rnn_top.cpp:27~lstm_hls/rnn_top.cpp:43</SourceLocation>
                        </VITIS_LOOP_27_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln27_fu_76_p2" SOURCE="lstm_hls/rnn_top.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_82_p2" SOURCE="lstm_hls/rnn_top.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_27_2" OPTYPE="seteq" PRAGMA="" RTLNAME="e_last_fu_93_p2" SOURCE="lstm_hls/rnn_top.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="e_last" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_Top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13463365</Best-caseLatency>
                    <Average-caseLatency>13463365</Average-caseLatency>
                    <Worst-caseLatency>13463365</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.135 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.135 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.135 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13463366</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>lstm_hls/rnn_top.cpp:37</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>284</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>101</UTIL_BRAM>
                    <DSP>64</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>29</UTIL_DSP>
                    <FF>16905</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>16704</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>31</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="img_dat_U" SOURCE="lstm_hls/rnn_top.cpp:10" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="img_dat" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="res_U" SOURCE="lstm_hls/rnn_top.cpp:10" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="res" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in" index="0" direction="in" srcType="axis&lt;ap_uint&lt;32&gt;, 1, 1, 1, '8', false&gt;*" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="in_r" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="1" direction="out" srcType="axis&lt;ap_uint&lt;32&gt;, 1, 1, 1, '8', false&gt;*" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="out_r" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">in_r:out_r</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_r" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="96" portPrefix="in_r_">
            <ports>
                <port>in_r_TDATA</port>
                <port>in_r_TREADY</port>
                <port>in_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="96" portPrefix="out_r_">
            <ports>
                <port>out_r_TDATA</port>
                <port>out_r_TREADY</port>
                <port>out_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="6">Interface, Direction, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="in_r">in, both, 96, 1, 1</column>
                    <column name="out_r">out, both, 96, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in">in, axis&lt;ap_uint&lt;32&gt; 1 1 1 '8' false&gt;*</column>
                    <column name="out">out, axis&lt;ap_uint&lt;32&gt; 1 1 1 '8' false&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in">in_r, interface</column>
                    <column name="out">out_r, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="pipeline" location="lstm_hls/rnn_top.cpp:15" status="valid" parentFunction="mnist_lstm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="lstm_hls/rnn_top.cpp:29" status="valid" parentFunction="mnist_lstm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="lstm_hls/rnn_top.cpp:39" status="valid" parentFunction="lstm_top" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="interface" location="lstm_hls/rnn_top.cpp:40" status="valid" parentFunction="lstm_top" variable="in" isDirective="0" options="axis port=in"/>
        <Pragma type="interface" location="lstm_hls/rnn_top.cpp:41" status="valid" parentFunction="lstm_top" variable="out" isDirective="0" options="axis port=out"/>
        <Pragma type="inline" location="lstm_hls/utils.h:16" status="valid" parentFunction="pop_stream" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="lstm_hls/utils.h:40" status="valid" parentFunction="push_stream" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

