{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1759371147362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1759371147362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 02 09:12:27 2025 " "Processing started: Thu Oct 02 09:12:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1759371147362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1759371147362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1759371147362 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1759371147545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file t2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 T2 " "Found entity 1: T2" {  } { { "T2.bdf" "" { Schematic "D:/TKLLS/Lab1/T2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759371147572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759371147572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file t1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 T1 " "Found entity 1: T1" {  } { { "T1.bdf" "" { Schematic "D:/TKLLS/Lab1/T1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759371147572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759371147572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file t0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 T0 " "Found entity 1: T0" {  } { { "T0.bdf" "" { Schematic "D:/TKLLS/Lab1/T0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759371147575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759371147575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAB1 " "Found entity 1: LAB1" {  } { { "LAB1.bdf" "" { Schematic "D:/TKLLS/Lab1/LAB1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759371147577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759371147577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nap.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nap.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NAP " "Found entity 1: NAP" {  } { { "NAP.bdf" "" { Schematic "D:/TKLLS/Lab1/NAP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759371147577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759371147577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bt_them.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bt_them.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BT_THEM " "Found entity 1: BT_THEM" {  } { { "BT_THEM.bdf" "" { Schematic "D:/TKLLS/Lab1/BT_THEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759371147577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759371147577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_them.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1_them.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAb1_them " "Found entity 1: LAb1_them" {  } { { "LAb1_them.bdf" "" { Schematic "D:/TKLLS/Lab1/LAb1_them.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759371147577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759371147577 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB1 " "Elaborating entity \"LAB1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1759371147595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAP NAP:inst7 " "Elaborating entity \"NAP\" for hierarchy \"NAP:inst7\"" {  } { { "LAB1.bdf" "inst7" { Schematic "D:/TKLLS/Lab1/LAB1.bdf" { { 504 528 640 600 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759371147597 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "NAP.bdf" "" { Schematic "D:/TKLLS/Lab1/NAP.bdf" { { 416 648 696 448 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1759371147597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T1 T1:inst3 " "Elaborating entity \"T1\" for hierarchy \"T1:inst3\"" {  } { { "LAB1.bdf" "inst3" { Schematic "D:/TKLLS/Lab1/LAB1.bdf" { { 144 536 632 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759371147599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T2 T2:inst " "Elaborating entity \"T2\" for hierarchy \"T2:inst\"" {  } { { "LAB1.bdf" "inst" { Schematic "D:/TKLLS/Lab1/LAB1.bdf" { { 152 664 760 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759371147601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T0 T0:inst4 " "Elaborating entity \"T0\" for hierarchy \"T0:inst4\"" {  } { { "LAB1.bdf" "inst4" { Schematic "D:/TKLLS/Lab1/LAB1.bdf" { { 144 392 488 240 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759371147603 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst1 inst1~_emulated inst1~1 " "Register \"inst1\" is converted into an equivalent circuit using register \"inst1~_emulated\" and latch \"inst1~1\"" {  } { { "LAB1.bdf" "" { Schematic "D:/TKLLS/Lab1/LAB1.bdf" { { 288 568 632 368 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1759371147761 "|LAB1|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst2 inst2~_emulated inst2~1 " "Register \"inst2\" is converted into an equivalent circuit using register \"inst2~_emulated\" and latch \"inst2~1\"" {  } { { "LAB1.bdf" "" { Schematic "D:/TKLLS/Lab1/LAB1.bdf" { { 288 688 752 368 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1759371147761 "|LAB1|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst10 inst10~_emulated inst10~1 " "Register \"inst10\" is converted into an equivalent circuit using register \"inst10~_emulated\" and latch \"inst10~1\"" {  } { { "LAB1.bdf" "" { Schematic "D:/TKLLS/Lab1/LAB1.bdf" { { 288 448 512 368 "inst10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1759371147761 "|LAB1|inst10"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1759371147761 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1759371147856 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759371147856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1759371147877 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1759371147877 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1759371147877 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1759371147877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1759371147888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 02 09:12:27 2025 " "Processing ended: Thu Oct 02 09:12:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1759371147888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1759371147888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1759371147888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1759371147888 ""}
