///////////////////////////////////////////
// ieu.sv
//
// Written: David_Harris@hmc.edu 9 January 2021
// Modified:
//
// Purpose: Integer Execution Unit: datapath and controller
//
// Documentation: RISC-V System on Chip Design
//
// A component of the CORE-V-WALLY configurable RISC-V project.
// https://github.com/openhwgroup/cvw
//
// Copyright (C) 2021-23 Harvey Mudd College & Oklahoma State University
//
// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1
//
// Licensed under the Solderpad Hardware License v 2.1 (the “License”); you may not use this file
// except in compliance with the License, or, at your option, the Apache License version 2.0. You
// may obtain a copy of the License at
//
// https://solderpad.org/licenses/SHL-2.1/
//
// Unless required by applicable law or agreed to in writing, any work distributed under the
// License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND,
// either express or implied. See the License for the specific language governing permissions
// and limitations under the License.
////////////////////////////////////////////////////////////////////////////////////////////////

module ieu import cvw::*;  #(parameter cvw_t P) (
  input  logic              clk, reset,
  // Decode stage signals
  input  logic [31:0]       InstrD,                          // Instruction
  input  logic [31:0]       Instr2D,                         // Second instruction (superscalar slot 1), decoded but not issued
  input  logic              Issue2D,                         // Slot 1 is paired with slot 0 this cycle
  input  logic              Issue2M, Issue2W,                // ... and still committing in Memory / Writeback
  output logic              Mem2M,                           // The bundle's memory operation is slot 1's
  output logic              Illegal2M,                       // Slot 1 is an illegal instruction; replay it alone
  input  logic [1:0]        STATUS_FS,                       // is FPU enabled?
  input  logic [3:0]        ENVCFG_CBE,                      // Cache block operation enables
  input  logic              IllegalIEUFPUInstrD,             // Illegal instruction
  output logic              IllegalBaseInstrD,               // Illegal I-type instruction, or illegal RV32 access to upper 16 registers
  // Execute stage signals
  input  logic [P.XLEN-1:0] PCE,                             // PC
  input  logic [P.XLEN-1:0] PCLinkE,                         // PC + 4
  output logic              PCSrcE,                          // Select next PC (between PC+4 and IEUAdrE)
  input  logic              FWriteIntE, FCvtIntE,            // FPU writes to integer register file, FPU converts float to int
  output logic [P.XLEN-1:0] IEUAdrE,                         // Branch / jump target, from slot 0
  output logic [P.XLEN-1:0] LSUAdrE,                         // Memory address, from whichever slot holds one
  output logic              IntDivE, W64E,                   // Integer divide, RV64 W-type instruction
  output logic [2:0]        Funct3E,                         // Funct3 instruction field
  output logic [P.XLEN-1:0] ForwardedSrcAE, ForwardedSrcBE,  // ALU src inputs before the mux choosing between them and PCE to put in srcA/B
  output logic [4:0]        RdE,                             // Destination register
  output logic              MDUActiveE,                      // Mul/Div instruction being executed
  output logic [3:0]        CMOpM,                           // 1: cbo.inval; 2: cbo.clean; 4: cbo.flush; 8: cbo.zero
  output logic              IFUPrefetchE,                    // instruction prefetch
  output logic              LSUPrefetchM,                    // datata prefetch
  // Memory stage signals
  input  logic              SquashSCW,                       // Squash store conditional, from LSU
  output logic [1:0]        MemRWE,                          // Read/write control goes to LSU
  output logic [1:0]        MemRWM,                          // Read/write control goes to LSU
  output logic [1:0]        AtomicM,                         // Atomic control goes to LSU
  output logic [P.XLEN-1:0] WriteDataM,                      // Write data to LSU
  output logic [2:0]        Funct3M,                         // Funct3 of slot 0, to the MDU and FPU
  output logic [2:0]        MemFunct3M,                      // Funct3 (size and signedness) to LSU, from either slot
  output logic [P.XLEN-1:0] SrcAM,                           // ALU SrcA to Privileged unit and FPU
  output logic [4:0]        RdM,                             // Destination register
  input  logic [P.XLEN-1:0] FIntResM,                        // Integer result from FPU (fmv, fclass, fcmp)
  output logic              InvalidateICacheM, FlushDCacheM, // Invalidate I$, flush D$
  output logic              InstrValidD, InstrValidE, InstrValidM, // Instruction is valid
  output logic              BranchD, BranchE,
  output logic              JumpD, JumpE,
  // Writeback stage signals
  input  logic [P.XLEN-1:0] FIntDivResultW,                  // Integer divide result from FPU fdivsqrt)
  input  logic [P.XLEN-1:0] CSRReadValW,                     // CSR read value,
  input  logic [P.XLEN-1:0] MDUResultW,                      // multiply/divide unit result
  input  logic [P.XLEN-1:0] FCvtIntResW,                     // FPU's float to int conversion result
  input  logic              FCvtIntW,                        // FPU converts float to int
  output logic [4:0]        RdW,                             // Destination register
  input  logic [P.XLEN-1:0] ReadDataW,                       // LSU's read data
  // Hazard unit signals
  input  logic              StallD, StallE, StallM, StallW,  // Stall signals from hazard unit
  input  logic              FlushD, FlushE, FlushM, FlushW,  // Flush signals
  output logic              StructuralStallD,                // IEU detects structural hazard in Decode stage
  output logic              LoadStallD,                      // Structural stalls for load, sent to performance counters
  output logic              StoreStallD,                     // load after store hazard
  output logic              CSRReadM, CSRWriteM, PrivilegedM,// CSR read, CSR write, is privileged instruction
  output logic              CSRWriteFenceM                   // CSR write or fence instruction needs to flush subsequent instructions
);

  logic [2:0] ImmSrcD;                                       // Select type of immediate extension
  logic [1:0] FlagsE;                                        // Comparison flags ({eq, lt})
  logic       ALUSrcAE, ALUSrcBE;                            // ALU source operands
  logic [2:0] ResultSrcW;                                    // Selects result in Writeback stage
  logic       ALUResultSrcE;                                 // Selects ALU result to pass on to Memory stage
  logic [2:0] ALUSelectE;                                    // ALU select mux signal
  logic       FWriteIntM;                                    // FPU writing to integer register file
  logic       IntDivW;                                       // Integer divide instruction
  logic [3:0] BSelectE;                                      // Indicates if ZBA_ZBB_ZBC_ZBS instruction in one-hot encoding
  logic [3:0] ZBBSelectE;                                    // ZBB Result Select Signal in Execute Stage
  logic [2:0] BALUControlE;                                  // ALU Control signals for B instructions in Execute Stage
  logic       SubArithE;                                     // Subtraction or arithmetic shift
  logic       UW64E;                                         // .uw-type instruction

  logic [6:0] Funct7E;

  // Forwarding signals
  logic [4:0] Rs1D, Rs2D;
  logic [4:0] Rs2E;                                          // Source registers

  // Slot 1 (superscalar) Decode-stage outputs: the same signals the controller produces in D for slot 0.
  // Slot 1 is decoded alongside slot 0 but does not issue yet, so these are observed by the testbench only.
  logic [4:0] Rs1_2D, Rs2_2D;                                // Slot 1 source registers
  logic [2:0] ImmSrc2D;                                      // Slot 1 immediate format
  logic       IllegalBaseInstr2D;                            // Slot 1 is an illegal base instruction
  logic       IllegalBaseInstr2MRaw;                         // ... carried to Memory, before the commit gate
  logic       Branch2D, Jump2D;                              // Slot 1 is a branch / jump
  logic       InstrValid2D;                                  // Slot 1 controller valid bit (not yet qualified by the IFU's Instr2ValidD)
  logic       StructuralStall0D;                             // Slot 0's own structural hazards
  logic [1:0] MemRW0D, MemRW0M;                              // Slot 0 memory read/write in Decode / Memory
  logic       StructuralStall2D;                             // Slot 1 depends on a result not ready to forward
  logic       LoadStall2D;                                   // A slot 1 load's data is not ready to forward yet
  logic       BundleStoreStallD;                             // The bundle's load would collide with a store on the memory's one port
  logic       RegWriteM;                                     // Slot 0 writes a register in Memory
  logic       RegWrite2MRaw, RegWrite2WRaw;                  // What slot 1's controller decoded
  logic       RegWrite2M, RegWrite2W;                        // ... once it is known slot 1 still commits
  logic [4:0] Rd2M, Rd2W;                                    // Slot 1 destination register in Memory / Writeback

  // Slot 1 Execute-stage signals.  Slot 1 computes a result but does not commit it yet.
  logic [4:0] Rs1_2E, Rs2_2E;                                // Slot 1 source registers in Execute
  logic [4:0] Rd2E;                                          // Slot 1 destination register in Execute
  logic [2:0] Forward2AE, Forward2BE;                        // Lane 2 forwarding selects (from controller c2)
  logic       ALUSrcA2E, ALUSrcB2E, ALUResultSrc2E;          // Slot 1 ALU operand and result selects
  logic [2:0] ALUSelect2E;                                   // Slot 1 ALU operation
  logic [2:0] Funct3_2E;                                     // Slot 1 funct3
  logic [6:0] Funct7_2E;                                     // Slot 1 funct7
  logic       W64_2E, UW64_2E, SubArith2E;                   // Slot 1 W-type, .uw-type, subtract/arithmetic-shift
  logic       Jump2E;                                        // Slot 1 is a jump (always 0 under the issue rules)
  logic [3:0] BSelect2E, ZBBSelect2E;                        // Slot 1 bit-manipulation selects
  logic [2:0] BALUControl2E;                                 // Slot 1 bit-manipulation ALU control
  logic       BMUActive2E;                                   // Slot 1 bit-manipulation instruction active
  logic [1:0] CZero2E;                                       // Slot 1 czero.* active

  // Slot 1 Memory/Writeback-stage signals.  The core has one load/store unit, so at most one slot of
  // a bundle may hold a memory operation; Mem2E/Mem2M say it is slot 1's and steer the LSU's inputs
  // to lane 2.  c2 pipelines its own control to M and W with the real StallM/FlushM, exactly as c does.
  logic [1:0] MemRW2D, MemRW2E, MemRW2M, MemRW2MRaw;         // Slot 1 memory read/write, before and after the commit gate
  logic       Mem2E;                                         // The bundle's memory operation is in slot 1, in Execute
  logic [2:0] Funct3_2M;                                     // Slot 1 access size and signedness
  logic [2:0] ResultSrc2W;                                   // Slot 1 writeback source select

  logic [2:0] ForwardAE, ForwardBE;                          // Select signals for forwarding multiplexers
  logic       RegWriteW;                                     // Register will be written in Writeback stage
  logic       BranchSignedE;                                 // Branch does signed comparison on operands
  logic       BMUActiveE;                                    // Bit manipulation instruction being executed
  logic [1:0] CZeroE;                                        // {czero.nez, czero.eqz} instructions active

  controller #(P) c(
    .clk, .reset, .StallD, .FlushD, .InstrD, .STATUS_FS, .ENVCFG_CBE, .ImmSrcD,
    .IllegalIEUFPUInstrD, .IllegalBaseInstrD,
    .StructuralStallD(StructuralStall0D), .LoadStallD, .StoreStallD, .Rs1D, .Rs2D, .Rs2E, .MemRWD(MemRW0D),
    .Rs1_2D, .Rs2_2D, .StructuralStall2D,                     // lane 2's hazard, computed here against the real RdE
    .StallE, .FlushE, .FlagsE, .FWriteIntE,
    .PCSrcE, .ALUSrcAE, .ALUSrcBE, .ALUResultSrcE, .ALUSelectE,
    .Funct3E, .Funct7E, .IntDivE, .W64E, .UW64E, .SubArithE, .BranchD, .BranchE, .JumpD, .JumpE,
    .BranchSignedE, .BSelectE, .ZBBSelectE, .BALUControlE, .BMUActiveE, .CZeroE, .MDUActiveE,
    .FCvtIntE, .ForwardAE, .ForwardBE, .CMOpM, .IFUPrefetchE, .LSUPrefetchM,
    // MemRWM and Funct3M are the only two LSU inputs that can differ by lane, so they are taken to
    // local names here and muxed against slot 1's below.  The rest reach the LSU and the privileged
    // unit straight from slot 0, and which lane they came from never has to be asked: issue.sv's
    // whitelist admits only LUI/AUIPC/OP-IMM/OP (and the RV64 W forms) to slot 1, so a bundle whose
    // slot 1 is an atomic, a CSR access, a privileged instruction, cbo.* or fence.i cannot pair at
    // all, leaving slot 1's copy of those signals structurally zero.  MemRWE is simply a dead port.
    .StallM, .FlushM, .MemRWE, .MemRWM(MemRW0M), .CSRReadM, .CSRWriteM, .PrivilegedM, .AtomicM, .Funct3M,
    // Slot 0's illegal instruction already reaches the privileged unit through IllegalBaseInstrD, which
    // privpiperegs.sv pipelines, so the Memory-stage copy is only needed for slot 1's replay.
    .FlushDCacheM, .InstrValidM, .InstrValidE, .InstrValidD, .FWriteIntM, .IllegalBaseInstrM(),
    .RegWriteM, .RegWriteOtherM(RegWrite2M),                  // lane 1 forwards from lane 2
    .StallW, .FlushW, .RegWriteW, .IntDivW, .ResultSrcW, .CSRWriteFenceM, .InvalidateICacheM,
    .RegWriteOtherW(RegWrite2W),
    .RdW, .RdE, .RdM, .RdOtherM(Rd2M), .RdOtherW(Rd2W));

  // Slot 1 controller (superscalar).  A second copy of the controller decodes Instr2D in the Decode stage.
  // Only its Decode-stage outputs are used; slot 1 does not issue, so its Execute/Memory/Writeback
  // outputs are left unconnected and its Execute-stage feedback inputs are tied off.
  controller #(P) c2(
    .clk, .reset, .StallD, .FlushD, .InstrD(Instr2D), .STATUS_FS, .ENVCFG_CBE, .ImmSrcD(ImmSrc2D),
    .IllegalIEUFPUInstrD(1'b0), .IllegalBaseInstrD(IllegalBaseInstr2D),
    // The load-use hazard cannot be computed here: it depends on the Execute-stage control of the
    // real pipeline (MemReadE, CSRReadE, MDUE), which only c has.  c computes it for both lanes.
    .StructuralStallD(), .LoadStallD(), .StoreStallD(),
    .Rs1_2D(5'b0), .Rs2_2D(5'b0), .StructuralStall2D(),
    .Rs1D(Rs1_2D), .Rs2D(Rs2_2D), .Rs2E(Rs2_2E), .MemRWD(MemRW2D),
    // An unpaired slot 1 is flushed on its way into Execute rather than being allowed down the
    // pipeline and suppressed at each consumer.  Its control signals, RegWrite2M/W and Rd2M/W then
    // come out as zero on their own, so nothing downstream needs to know about pairing.
    .StallE, .FlushE(FlushE | ~Issue2D), .FlagsE(2'b00), .FWriteIntE(1'b0),
    .PCSrcE(), .ALUSrcAE(ALUSrcA2E), .ALUSrcBE(ALUSrcB2E), .ALUResultSrcE(ALUResultSrc2E), .ALUSelectE(ALUSelect2E),
    .Funct3E(Funct3_2E), .Funct7E(Funct7_2E), .IntDivE(), .W64E(W64_2E), .UW64E(UW64_2E), .SubArithE(SubArith2E),
    .BranchD(Branch2D), .BranchE(), .JumpD(Jump2D), .JumpE(Jump2E),
    .BranchSignedE(), .BSelectE(BSelect2E), .ZBBSelectE(ZBBSelect2E), .BALUControlE(BALUControl2E),
    .BMUActiveE(BMUActive2E), .CZeroE(CZero2E), .MDUActiveE(),
    .FCvtIntE(1'b0), .ForwardAE(Forward2AE), .ForwardBE(Forward2BE), .CMOpM(), .IFUPrefetchE(), .LSUPrefetchM(),
    // Only the two signals the LSU reads per-lane are connected.  AtomicM, CSRReadM, CSRWriteM and
    // PrivilegedM stay open because the issue rules keep atomics, CSR accesses and privileged
    // instructions in slot 0.  CMOpM and FlushDCacheM stay open because cbo.* and fence.i are
    // MISC_MEM, which slot 1's whitelist never admits, so they are constant zero here.  And
    // LSUPrefetchM, like MemRWE, is a dead input on the LSU: declared, never read.
    .StallM, .FlushM, .MemRWE(MemRW2E), .MemRWM(MemRW2MRaw), .CSRReadM(), .CSRWriteM(), .PrivilegedM(), .AtomicM(), .Funct3M(Funct3_2M),
    .FlushDCacheM(), .InstrValidM(), .InstrValidE(), .InstrValidD(InstrValid2D), .FWriteIntM(),
    .IllegalBaseInstrM(IllegalBaseInstr2MRaw),
    .RegWriteM(RegWrite2MRaw), .RegWriteOtherM(RegWriteM),    // lane 2 forwards from lane 1
    .StallW, .FlushW, .RegWriteW(RegWrite2WRaw), .IntDivW(), .ResultSrcW(ResultSrc2W), .CSRWriteFenceM(), .InvalidateICacheM(),
    .RegWriteOtherW(RegWriteW),
    .RdW(Rd2W), .RdE(Rd2E), .RdM(Rd2M), .RdOtherM(RdM), .RdOtherW(RdW));

  // Slot 1 can be abandoned in Execute, after its controller's Execute register has already loaded --
  // when slot 0 turns out to be a taken branch and slot 1 was the fall-through.  c2's own flush
  // cannot catch that (it only covers slots that never issued), so qualify its register-write
  // signals with Issue2M/Issue2W here.  This is the single point that matters: these feed both the
  // second write port and lane 1's forwarding network, so a killed slot 1 neither writes nor is
  // bypassed.
  assign RegWrite2M = RegWrite2MRaw & Issue2M;
  assign RegWrite2W = RegWrite2WRaw & Issue2W;

  // A slot 1 store reaches memory in the Memory stage, so it needs the same commit gate: without it
  // an abandoned slot 1 would still write memory, which no later redirect can undo.  Gating here
  // rather than in Execute is also the cheaper placement -- both inputs are register outputs, where
  // Kill2E (and so PCSrcE, out of the branch comparator) arrives late in Execute.
  assign MemRW2M = MemRW2MRaw & {2{Issue2M}};

  // Slot 1 holds an encoding that is not a legal instruction in this configuration.  Fetch cannot tell
  // that apart from a legal one -- sh1add and an illegal encoding are the same bits, separated only by
  // P.ZBA_SUPPORTED -- so the issue rules let slot 1 take any encoding its ALU could execute and leave
  // the verdict to c2's own decoder, which already reaches it.  Slot 1 never executes it: the commit
  // gate stops the register write, and the replay discards it and refetches it as slot 0, the only
  // lane the privileged unit can describe.
  assign Illegal2M = IllegalBaseInstr2MRaw & Issue2M;

  // Which lane owns the single load/store unit.  The issue rules permit at most one memory operation
  // per bundle, so "slot 1 has one" is the same statement as "slot 0 does not", and one select does
  // for both.  Mem2E steers the Execute-stage inputs -- the address and the store data, in
  // datapath.sv -- and Mem2M the control the LSU reads in Memory.  Neither needs a register of its
  // own, because c2 already pipelines its control from Execute to Memory alongside c.
  // ~PCSrcE is the same condition as ifu.sv's Kill2E: a taken branch in slot 0 leaves slot 1 as the
  // fall-through, which must not act.  MemRW2M already stops the access, so this is not needed for
  // correctness -- it keeps the LSU from latching a dead slot 1's address into IEUAdrM, which the
  // branch predictor reads when it updates a target.  It is free because, with the address reaching
  // the LSU on its own net, nothing downstream of this select in Execute is more than a register.
  assign Mem2E = |MemRW2E & ~PCSrcE;
  assign Mem2M = |MemRW2M;

  // MemRWM reaches nothing but the load/store unit, so it is muxed in place.  Funct3M is not that
  // private: the MDU selects its result from it (mul vs mulh vs div vs rem) and the FPU's integer
  // divide reads it too.  Muxing it would hand an MDU operation in slot 0 the funct3 of a load in
  // slot 1 and silently return the wrong product, so the memory funct3 goes out on its own net
  // instead, exactly as LSUAdrE does for the address.
  mux2 #(2) memrwmmux(MemRW0M, MemRW2M, Mem2M, MemRWM);
  mux2 #(3) memfunct3mmux(Funct3M, Funct3_2M, Mem2M, MemFunct3M);

  // Memory hazards for the bundle.  The controller states both of these against slot 0's Execute stage,
  // which covers every case where slot 0 holds the memory operation.  Once slot 1 may hold it instead,
  // the same two hazards have to be stated again with slot 1 as the producer.
  //
  // Load-use: a load's data is not ready in Memory, so a dependent instruction one bundle behind has
  // to wait.  Lane 2's Memory-stage forwarding source, IEUResult2M, is slot 1's ALU result, which for
  // a load is its address -- forwarding it would quietly supply the wrong value.  One stall cycle
  // pushes the consumer to forward from Writeback instead, where ResultW2 is the real load data.  All
  // four Decode-stage sources are checked, because either slot may be the consumer.
  assign LoadStall2D = MemRW2E[1] & (Rd2E != 5'b0) &
                       ((Rs1D == Rd2E) | (Rs2D == Rd2E) |
                        (Issue2D & ((Rs1_2D == Rd2E) | (Rs2_2D == Rd2E))));

  // Store-then-load: a structural conflict over the data memory's single SRAM port, not a data
  // dependency, so it ignores registers entirely.  A read is issued in Execute and a write happens in
  // Memory, so a load one stage behind a store would want the port in the very cycle the store writes
  // it.  The controller states this for slot 0 against slot 0, which is one of four combinations now
  // that the load and the store may sit in different slots.  A bundle holds at most one memory
  // operation, so each side is just an OR over the slots, and the controller's own term becomes
  // redundant rather than wrong.
  assign BundleStoreStallD = (MemRW0D[1] | (Issue2D & MemRW2D[1]))   // the bundle in Decode has a load
                           & (MemRWE[0]  | MemRW2E[0]);              // the bundle in Execute has a store

  // Stall the bundle when slot 1 depends on a result that cannot be forwarded yet, exactly as slot 0
  // already does.  Gated by Issue2D so a slot 1 hazard costs nothing on cycles where the two slots
  // were never going to issue together.  The two hazards above need no such gate: they concern the
  // bundle already in Execute, which has issued whatever it issued.
  assign StructuralStallD = StructuralStall0D | (Issue2D & StructuralStall2D) | LoadStall2D | BundleStoreStallD;

  datapath #(P) dp(
    .clk, .reset, .ImmSrcD, .InstrD, .Rs1D, .Rs2D, .Rs2E, .StallE, .FlushE, .ForwardAE, .ForwardBE, .W64E, .UW64E, .SubArithE,
    .ImmSrc2D, .Instr2D, .Rs1_2D, .Rs2_2D, .Rs2_2E, .Forward2AE, .Forward2BE,                       // slot 1
    .ALUSrcA2E, .ALUSrcB2E, .ALUResultSrc2E, .ALUSelect2E, .Funct3_2E, .Funct7_2E,                  // slot 1
    .W64_2E, .UW64_2E, .SubArith2E, .BSelect2E, .ZBBSelect2E, .BALUControl2E, .BMUActive2E, .CZero2E, // slot 1
    .RegWrite2W, .Rd2W,                                                                             // slot 1 write port
    .Mem2E, .ResultSrc2W,                                                                           // slot 1 memory steering
    .Funct3E, .Funct7E, .ALUSrcAE, .ALUSrcBE, .ALUResultSrcE, .ALUSelectE, .JumpE, .BranchSignedE,
    .PCE, .PCLinkE, .FlagsE, .IEUAdrE, .LSUAdrE, .ForwardedSrcAE, .ForwardedSrcBE, .BSelectE, .ZBBSelectE, .BALUControlE, .BMUActiveE, .CZeroE,
    .StallM, .FlushM, .FWriteIntM, .FIntResM, .SrcAM, .WriteDataM, .FCvtIntW,
    .StallW, .FlushW, .RegWriteW, .IntDivW, .SquashSCW, .ResultSrcW, .ReadDataW, .FCvtIntResW,
    .CSRReadValW, .MDUResultW, .FIntDivResultW, .RdW);
endmodule
