
*** Running vivado
    with args -log top_design.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_design.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Dec 17 13:52:04 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_design.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip'.
Command: synth_design -top top_design -part xck26-sfvc784-2LV-c -incremental_mode off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 133520
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2100.359 ; gain = 398.633
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_design' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/top_design.sv:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/controller.sv:23]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter RAM_DEEP_DATA bound to: 64 - type: integer 
	Parameter RAM_DEEP_WEIGHT bound to: 640 - type: integer 
	Parameter RAM_DEEP_BIAS bound to: 10 - type: integer 
	Parameter OUT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/Datapath.sv:23]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter RAM_DEEP_DATA bound to: 64 - type: integer 
	Parameter RAM_DEEP_WEIGHT bound to: 640 - type: integer 
	Parameter RAM_DEEP_BIAS bound to: 10 - type: integer 
	Parameter BUFFER_SIZE bound to: 2 - type: integer 
	Parameter fractional bound to: 0 - type: integer 
	Parameter NUM_DATA bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_data_fc64_0' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/.Xil/Vivado-157916-DESKTOP-R9-7945HX/realtime/ram_data_fc64_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram_data_fc64_0' (0#1) [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/.Xil/Vivado-157916-DESKTOP-R9-7945HX/realtime/ram_data_fc64_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ram_data_fc64_1' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/.Xil/Vivado-157916-DESKTOP-R9-7945HX/realtime/ram_data_fc64_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram_data_fc64_1' (0#1) [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/.Xil/Vivado-157916-DESKTOP-R9-7945HX/realtime/ram_data_fc64_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ram_data_fc64_2' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/.Xil/Vivado-157916-DESKTOP-R9-7945HX/realtime/ram_data_fc64_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram_data_fc64_2' (0#1) [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/.Xil/Vivado-157916-DESKTOP-R9-7945HX/realtime/ram_data_fc64_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ram_data_fc64_3' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/.Xil/Vivado-157916-DESKTOP-R9-7945HX/realtime/ram_data_fc64_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram_data_fc64_3' (0#1) [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/.Xil/Vivado-157916-DESKTOP-R9-7945HX/realtime/ram_data_fc64_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rom_weight_fc64_0' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/.Xil/Vivado-157916-DESKTOP-R9-7945HX/realtime/rom_weight_fc64_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_weight_fc64_0' (0#1) [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/.Xil/Vivado-157916-DESKTOP-R9-7945HX/realtime/rom_weight_fc64_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rom_weight_fc64_1' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/.Xil/Vivado-157916-DESKTOP-R9-7945HX/realtime/rom_weight_fc64_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_weight_fc64_1' (0#1) [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/.Xil/Vivado-157916-DESKTOP-R9-7945HX/realtime/rom_weight_fc64_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rom_weight_fc64_2' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/.Xil/Vivado-157916-DESKTOP-R9-7945HX/realtime/rom_weight_fc64_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_weight_fc64_2' (0#1) [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/.Xil/Vivado-157916-DESKTOP-R9-7945HX/realtime/rom_weight_fc64_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rom_weight_fc64_3' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/.Xil/Vivado-157916-DESKTOP-R9-7945HX/realtime/rom_weight_fc64_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_weight_fc64_3' (0#1) [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/.Xil/Vivado-157916-DESKTOP-R9-7945HX/realtime/rom_weight_fc64_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rom_bias_fc64' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/.Xil/Vivado-157916-DESKTOP-R9-7945HX/realtime/rom_bias_fc64_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_bias_fc64' (0#1) [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/.Xil/Vivado-157916-DESKTOP-R9-7945HX/realtime/rom_bias_fc64_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'buffer_group' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/buffer_group.sv:23]
	Parameter NUM_DATA bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter BUFFER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'buffer_group' (0#1) [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/buffer_group.sv:23]
INFO: [Synth 8-6157] synthesizing module 'neuron4' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/neuron4.sv:23]
	Parameter IN_SIZE bound to: 64 - type: integer 
	Parameter BUFFER_SIZE bound to: 2 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter fractional bound to: 0 - type: integer 
	Parameter NUM_DATA bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'process_unit' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/process_unit.sv:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter fractional bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fxp_multiplier' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/imports/TaiLieu/fxp_multiplier.sv:4]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FRACTIONAL bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'multiply' [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/synth/multiply.v:13]
INFO: [Synth 8-6157] synthesizing module 'multiply_mult_gen_0_0' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/.Xil/Vivado-157916-DESKTOP-R9-7945HX/realtime/multiply_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'multiply_mult_gen_0_0' (0#1) [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/.Xil/Vivado-157916-DESKTOP-R9-7945HX/realtime/multiply_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'multiply' (0#1) [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/synth/multiply.v:13]
INFO: [Synth 8-6155] done synthesizing module 'fxp_multiplier' (0#1) [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/imports/TaiLieu/fxp_multiplier.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'process_unit' (0#1) [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/process_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'adder_tree_16' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/adder_tree_16.sv:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/adder.sv:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree_16' (0#1) [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/adder_tree_16.sv:23]
INFO: [Synth 8-6157] synthesizing module 'relu' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/relu_act.sv:23]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'relu' (0#1) [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/relu_act.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'neuron4' (0#1) [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/neuron4.sv:23]
WARNING: [Synth 8-7071] port 'out_PU_ins' of module 'neuron4' is unconnected for instance 'PU_array' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/Datapath.sv:134]
WARNING: [Synth 8-7071] port 'out_adder_tree' of module 'neuron4' is unconnected for instance 'PU_array' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/Datapath.sv:134]
WARNING: [Synth 8-7071] port 'out_add_sum_bias' of module 'neuron4' is unconnected for instance 'PU_array' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/Datapath.sv:134]
WARNING: [Synth 8-7071] port 'clear_accum' of module 'neuron4' is unconnected for instance 'PU_array' [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/Datapath.sv:134]
WARNING: [Synth 8-7023] instance 'PU_array' of module 'neuron4' has 12 connections declared, but only 8 given [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/Datapath.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/Datapath.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_design' (0#1) [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.srcs/sources_1/new/top_design.sv:23]
WARNING: [Synth 8-7129] Port CE_0 in module multiply is either unconnected or has no load
WARNING: [Synth 8-7129] Port ready_bias in module controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2218.973 ; gain = 517.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2218.973 ; gain = 517.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2218.973 ; gain = 517.246
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2218.973 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[0].PU_mul_add/mul/mult/mult_gen_0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[0].PU_mul_add/mul/mult/mult_gen_0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/mult_gen_0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/mult_gen_0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[2].PU_mul_add/mul/mult/mult_gen_0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[2].PU_mul_add/mul/mult/mult_gen_0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[3].PU_mul_add/mul/mult/mult_gen_0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[3].PU_mul_add/mul/mult/mult_gen_0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[4].PU_mul_add/mul/mult/mult_gen_0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[4].PU_mul_add/mul/mult/mult_gen_0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[5].PU_mul_add/mul/mult/mult_gen_0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[5].PU_mul_add/mul/mult/mult_gen_0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[6].PU_mul_add/mul/mult/mult_gen_0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[6].PU_mul_add/mul/mult/mult_gen_0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[7].PU_mul_add/mul/mult/mult_gen_0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[7].PU_mul_add/mul/mult/mult_gen_0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[8].PU_mul_add/mul/mult/mult_gen_0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[8].PU_mul_add/mul/mult/mult_gen_0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[9].PU_mul_add/mul/mult/mult_gen_0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[9].PU_mul_add/mul/mult/mult_gen_0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[10].PU_mul_add/mul/mult/mult_gen_0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[10].PU_mul_add/mul/mult/mult_gen_0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[11].PU_mul_add/mul/mult/mult_gen_0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[11].PU_mul_add/mul/mult/mult_gen_0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[12].PU_mul_add/mul/mult/mult_gen_0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[12].PU_mul_add/mul/mult/mult_gen_0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[13].PU_mul_add/mul/mult/mult_gen_0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[13].PU_mul_add/mul/mult/mult_gen_0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[14].PU_mul_add/mul/mult/mult_gen_0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[14].PU_mul_add/mul/mult/mult_gen_0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[15].PU_mul_add/mul/mult/mult_gen_0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/multiply_mult_gen_0_0/multiply_mult_gen_0_0_in_context.xdc] for cell 'dtp/PU_array/PU_instances[15].PU_mul_add/mul/mult/mult_gen_0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0/ram_data_fc64_0_in_context.xdc] for cell 'dtp/ram_data_0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0/ram_data_fc64_0_in_context.xdc] for cell 'dtp/ram_data_0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1/ram_data_fc64_1_in_context.xdc] for cell 'dtp/ram_data_1'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1/ram_data_fc64_1_in_context.xdc] for cell 'dtp/ram_data_1'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2/ram_data_fc64_2_in_context.xdc] for cell 'dtp/ram_data_2'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2/ram_data_fc64_2_in_context.xdc] for cell 'dtp/ram_data_2'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3/ram_data_fc64_3_in_context.xdc] for cell 'dtp/ram_data_3'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3/ram_data_fc64_3_in_context.xdc] for cell 'dtp/ram_data_3'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0/rom_weight_fc64_0_in_context.xdc] for cell 'dtp/rom_weight_0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0/rom_weight_fc64_0_in_context.xdc] for cell 'dtp/rom_weight_0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1/rom_weight_fc64_1_in_context.xdc] for cell 'dtp/rom_weight_1'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1/rom_weight_fc64_1_in_context.xdc] for cell 'dtp/rom_weight_1'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2/rom_weight_fc64_2_in_context.xdc] for cell 'dtp/rom_weight_2'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2/rom_weight_fc64_2_in_context.xdc] for cell 'dtp/rom_weight_2'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3/rom_weight_fc64_3_in_context.xdc] for cell 'dtp/rom_weight_3'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3/rom_weight_fc64_3_in_context.xdc] for cell 'dtp/rom_weight_3'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/ip/rom_bias_fc64/rom_bias_fc64/rom_bias_fc64_in_context.xdc] for cell 'dtp/rom_bias'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/project_1/project_1.gen/sources_1/ip/rom_bias_fc64/rom_bias_fc64/rom_bias_fc64_in_context.xdc] for cell 'dtp/rom_bias'
Parsing XDC File [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2315.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2315.594 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2315.594 ; gain = 613.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2315.594 ; gain = 613.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[0].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[10].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[11].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[12].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[13].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[14].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[15].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[1].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[2].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[3].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[4].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[5].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[6].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[7].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[8].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[9].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[0].PU_mul_add /mul/mult/mult_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[1].PU_mul_add /mul/mult/mult_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[2].PU_mul_add /mul/mult/mult_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[3].PU_mul_add /mul/mult/mult_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[4].PU_mul_add /mul/mult/mult_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[5].PU_mul_add /mul/mult/mult_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[6].PU_mul_add /mul/mult/mult_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[7].PU_mul_add /mul/mult/mult_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[8].PU_mul_add /mul/mult/mult_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[9].PU_mul_add /mul/mult/mult_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[10].PU_mul_add /mul/mult/mult_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[11].PU_mul_add /mul/mult/mult_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[12].PU_mul_add /mul/mult/mult_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[13].PU_mul_add /mul/mult/mult_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[14].PU_mul_add /mul/mult/mult_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/PU_array/\PU_instances[15].PU_mul_add /mul/mult/mult_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/ram_data_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/ram_data_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/ram_data_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/ram_data_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/rom_weight_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/rom_weight_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/rom_weight_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/rom_weight_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dtp/rom_bias. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2315.594 ; gain = 613.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2315.594 ; gain = 613.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 17    
	   2 Input    8 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 4     
	               16 Bit    Registers := 20    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input  256 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 34    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_design has port neuron_out[15] driven by constant 0
WARNING: [Synth 8-7129] Port CE_0 in module multiply is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE_0 in module multiply__xdcDup__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE_0 in module multiply__xdcDup__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE_0 in module multiply__xdcDup__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE_0 in module multiply__xdcDup__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE_0 in module multiply__xdcDup__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE_0 in module multiply__xdcDup__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE_0 in module multiply__xdcDup__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE_0 in module multiply__xdcDup__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE_0 in module multiply__xdcDup__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE_0 in module multiply__xdcDup__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE_0 in module multiply__xdcDup__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE_0 in module multiply__xdcDup__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE_0 in module multiply__xdcDup__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE_0 in module multiply__xdcDup__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE_0 in module multiply__xdcDup__1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2315.594 ; gain = 613.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2728.387 ; gain = 1026.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2730.941 ; gain = 1029.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2744.371 ; gain = 1042.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2758.133 ; gain = 1056.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2758.133 ; gain = 1056.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2758.133 ; gain = 1056.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2758.133 ; gain = 1056.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2758.133 ; gain = 1056.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2758.133 ; gain = 1056.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |ram_data_fc64_0       |         1|
|2     |ram_data_fc64_1       |         1|
|3     |ram_data_fc64_2       |         1|
|4     |ram_data_fc64_3       |         1|
|5     |rom_weight_fc64_0     |         1|
|6     |rom_weight_fc64_1     |         1|
|7     |rom_weight_fc64_2     |         1|
|8     |rom_weight_fc64_3     |         1|
|9     |rom_bias_fc64         |         1|
|10    |multiply_mult_gen_0_0 |        16|
+------+----------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |multiply_mult_gen_0   |     1|
|2     |multiply_mult_gen_0_0 |    15|
|17    |ram_data_fc64         |     4|
|21    |rom_bias_fc64         |     1|
|22    |rom_weight_fc64       |     4|
|26    |BUFG                  |     1|
|27    |CARRY8                |    64|
|28    |LUT1                  |     5|
|29    |LUT2                  |  1048|
|30    |LUT3                  |   800|
|31    |LUT4                  |    35|
|32    |LUT5                  |    37|
|33    |LUT6                  |    17|
|34    |FDCE                  |  1403|
|35    |FDPE                  |     3|
|36    |IBUF                  |     3|
|37    |OBUF                  |    18|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2758.133 ; gain = 1056.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2758.133 ; gain = 959.785
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2758.133 ; gain = 1056.406
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2758.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2758.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances

Synth Design complete | Checksum: 78c85e4e
INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2758.133 ; gain = 2033.375
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2758.133 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GiaPhuc/Project_1/Dense_0/project_1/project_1.runs/synth_1/top_design.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_design_utilization_synth.rpt -pb top_design_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 17 13:52:41 2024...
