============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 11 2025  02:34:32 pm
  Module:                 cla_16bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[8]
       Endpoint: (R) S[14]

                   Capture    Launch  
      Path Delay:+    1606         -  
      Drv Adjust:+       0         0  
         Arrival:=    1606            
                                      
   Required Time:=    1606            
       Data Path:-    1606            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1606            constraints.sdc_line_1 

#----------------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  A[8]                                -       -     F     (arrival)                      2  8.5  1000     0       0    (-,-) 
  GENERATE_PROPAGATE[8].GENERATE/g2/X -       B->X  F     sky130_fd_sc_hd__and2_4        3 11.1    62   521     521    (-,-) 
  CLA3/g139__157/Y                    -       B->Y  R     sky130_fd_sc_hd__nand2_2       1 10.6    75    92     613    (-,-) 
  CLA3/g160/Y                         -       B->Y  F     sky130_fd_sc_hd__nand2b_4      2 12.3    50    65     678    (-,-) 
  CLA3/g133__159/Y                    -       A1->Y R     sky130_fd_sc_hd__a21oi_4       2  8.3   116   130     807    (-,-) 
  CLA3/g143__151/Y                    -       A2->Y F     sky130_fd_sc_hd__o21bai_2      1  5.6    58    74     881    (-,-) 
  CLA5/g253/Y                         -       A->Y  R     sky130_fd_sc_hd__inv_2         1 10.6    56    71     952    (-,-) 
  CLA5/g241__251/Y                    -       B->Y  F     sky130_fd_sc_hd__nand2_4       4 13.2    44    58    1010    (-,-) 
  CLA6/g30/Y                          -       A->Y  R     sky130_fd_sc_hd__nand3_2       1  5.9    63    61    1071    (-,-) 
  CLA6/g28/Y                          -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  7.8    55    57    1128    (-,-) 
  fopt52/X                            -       A->X  F     sky130_fd_sc_hd__buf_2         1  5.6    31   127    1255    (-,-) 
  C13/fopt/Y                          -       A->Y  R     sky130_fd_sc_hd__inv_2         1 10.1    53    58    1312    (-,-) 
  C13/g19__9945/Y                     -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 14.8    49    55    1368    (-,-) 
  S14/g20/Y                           -       A->Y  R     sky130_fd_sc_hd__inv_4         1 10.1    38    55    1423    (-,-) 
  S14/g18/Y                           -       A->Y  F     sky130_fd_sc_hd__nand2_4       1 17.7   106    55    1478    (-,-) 
  S14/g16/Y                           -       A->Y  R     sky130_fd_sc_hd__nand2_8       1 51.3   109   128    1605    (-,-) 
  S[14]                               <<<     -     R     (port)                         -    -     -     0    1606    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

