                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ISO C Compiler 
                              3 ; Version 4.2.14 #0 (Linux)
                              4 ;--------------------------------------------------------
                              5 	.module __stdc_bit_widthull
                              6 	.optsdcc -mmos6502
                              7 	
                              8 ;--------------------------------------------------------
                              9 ; Public variables in this module
                             10 ;--------------------------------------------------------
                             11 	.globl ___stdc_bit_widthull_PARM_1
                             12 	.globl ___stdc_bit_widthull
                             13 ;--------------------------------------------------------
                             14 ; ZP ram data
                             15 ;--------------------------------------------------------
                             16 	.area ZP      (PAG)
   0000                      17 ___stdc_bit_widthull_sloc0_1_0:
   0000                      18 	.ds 8
                             19 ;--------------------------------------------------------
                             20 ; overlayable items in ram
                             21 ;--------------------------------------------------------
                             22 ;--------------------------------------------------------
                             23 ; uninitialized external ram data
                             24 ;--------------------------------------------------------
                             25 	.area BSS
   0000                      26 ___stdc_bit_widthull_PARM_1:
   0000                      27 	.ds 8
                             28 ;--------------------------------------------------------
                             29 ; absolute external ram data
                             30 ;--------------------------------------------------------
                             31 	.area DABS    (ABS)
                             32 ;--------------------------------------------------------
                             33 ; initialized external ram data
                             34 ;--------------------------------------------------------
                             35 	.area DATA
                             36 ;--------------------------------------------------------
                             37 ; global & static initialisations
                             38 ;--------------------------------------------------------
                             39 	.area _CODE
                             40 	.area GSINIT
                             41 	.area GSFINAL
                             42 	.area GSINIT
                             43 ;--------------------------------------------------------
                             44 ; Home
                             45 ;--------------------------------------------------------
                             46 	.area _CODE
                             47 	.area _CODE
                             48 ;--------------------------------------------------------
                             49 ; code
                             50 ;--------------------------------------------------------
                             51 	.area CODE
                             52 ;------------------------------------------------------------
                             53 ;Allocation info for local variables in function '__stdc_bit_widthull'
                             54 ;------------------------------------------------------------
                             55 ;sloc0                     Allocated with name '___stdc_bit_widthull_sloc0_1_0'
                             56 ;value                     Allocated with name '___stdc_bit_widthull_PARM_1'
                             57 ;width                     Allocated to registers x 
                             58 ;i                         Allocated to registers 
                             59 ;------------------------------------------------------------
                             60 ;	../__stdc_bit_widthull.c: 37: int_fast8_t __stdc_bit_widthull(unsigned long long value)
                             61 ;	-----------------------------------------
                             62 ;	 function __stdc_bit_widthull
                             63 ;	-----------------------------------------
                             64 ;	Register assignment is optimal.
                             65 ;	Stack space usage: 0 bytes.
   0000                      66 ___stdc_bit_widthull:
                             67 ;	../__stdc_bit_widthull.c: 39: int_fast8_t width = 0;
   0000 A2 00         [ 2]   68 	ldx	#0x00
                             69 ;	../__stdc_bit_widthull.c: 40: for(uint_fast8_t i = 0; i < ULLONG_WIDTH; i++)
   0002 A0 00         [ 2]   70 	ldy	#0x00
   0004                      71 00105$:
   0004 C0 40         [ 2]   72 	cpy	#0x40
   0006 90 03         [ 4]   73 	bcc	00122$
   0008 4Cr96r00      [ 3]   74 	jmp	00103$
   000B                      75 00122$:
                             76 ;	../__stdc_bit_widthull.c: 41: if(value & (1ull << i))
   000B A9 01         [ 2]   77 	lda	#0x01
   000D 8Dr00r00      [ 4]   78 	sta	__rlulonglong_PARM_1
   0010 A9 00         [ 2]   79 	lda	#0x00
   0012 8Dr01r00      [ 4]   80 	sta	(__rlulonglong_PARM_1 + 1)
   0015 8Dr02r00      [ 4]   81 	sta	(__rlulonglong_PARM_1 + 2)
   0018 8Dr03r00      [ 4]   82 	sta	(__rlulonglong_PARM_1 + 3)
   001B 8Dr04r00      [ 4]   83 	sta	(__rlulonglong_PARM_1 + 4)
   001E 8Dr05r00      [ 4]   84 	sta	(__rlulonglong_PARM_1 + 5)
   0021 8Dr06r00      [ 4]   85 	sta	(__rlulonglong_PARM_1 + 6)
   0024 8Dr07r00      [ 4]   86 	sta	(__rlulonglong_PARM_1 + 7)
   0027 8Cr00r00      [ 4]   87 	sty	__rlulonglong_PARM_2
   002A 85*00         [ 3]   88 	sta	*(__TEMP+0)
   002C 8A            [ 2]   89 	txa
   002D 48            [ 3]   90 	pha
   002E 98            [ 2]   91 	tya
   002F 48            [ 3]   92 	pha
   0030 A9 00         [ 2]   93 	lda	#0x00
   0032 20r00r00      [ 6]   94 	jsr	__rlulonglong
   0035 85*00         [ 3]   95 	sta	*___stdc_bit_widthull_sloc0_1_0
   0037 86*01         [ 3]   96 	stx	*(___stdc_bit_widthull_sloc0_1_0 + 1)
   0039 A5*00         [ 3]   97 	lda	*___SDCC_m6502_ret2
   003B 85*02         [ 3]   98 	sta	*(___stdc_bit_widthull_sloc0_1_0 + 2)
   003D A5*00         [ 3]   99 	lda	*___SDCC_m6502_ret3
   003F 85*03         [ 3]  100 	sta	*(___stdc_bit_widthull_sloc0_1_0 + 3)
   0041 A5*00         [ 3]  101 	lda	*___SDCC_m6502_ret4
   0043 85*04         [ 3]  102 	sta	*(___stdc_bit_widthull_sloc0_1_0 + 4)
   0045 A5*00         [ 3]  103 	lda	*___SDCC_m6502_ret5
   0047 85*05         [ 3]  104 	sta	*(___stdc_bit_widthull_sloc0_1_0 + 5)
   0049 A5*00         [ 3]  105 	lda	*___SDCC_m6502_ret6
   004B 85*06         [ 3]  106 	sta	*(___stdc_bit_widthull_sloc0_1_0 + 6)
   004D A5*00         [ 3]  107 	lda	*___SDCC_m6502_ret7
   004F 85*07         [ 3]  108 	sta	*(___stdc_bit_widthull_sloc0_1_0 + 7)
   0051 85*00         [ 3]  109 	sta	*(__TEMP+0)
   0053 68            [ 4]  110 	pla
   0054 A8            [ 2]  111 	tay
   0055 68            [ 4]  112 	pla
   0056 AA            [ 2]  113 	tax
   0057 A5*00         [ 3]  114 	lda	*___stdc_bit_widthull_sloc0_1_0
   0059 2Dr00r00      [ 4]  115 	and	___stdc_bit_widthull_PARM_1
   005C D0 2F         [ 4]  116 	bne	00123$
   005E A5*01         [ 3]  117 	lda	*(___stdc_bit_widthull_sloc0_1_0 + 1)
   0060 2Dr01r00      [ 4]  118 	and	(___stdc_bit_widthull_PARM_1 + 1)
   0063 D0 28         [ 4]  119 	bne	00123$
   0065 A5*02         [ 3]  120 	lda	*(___stdc_bit_widthull_sloc0_1_0 + 2)
   0067 2Dr02r00      [ 4]  121 	and	(___stdc_bit_widthull_PARM_1 + 2)
   006A D0 21         [ 4]  122 	bne	00123$
   006C A5*03         [ 3]  123 	lda	*(___stdc_bit_widthull_sloc0_1_0 + 3)
   006E 2Dr03r00      [ 4]  124 	and	(___stdc_bit_widthull_PARM_1 + 3)
   0071 D0 1A         [ 4]  125 	bne	00123$
   0073 A5*04         [ 3]  126 	lda	*(___stdc_bit_widthull_sloc0_1_0 + 4)
   0075 2Dr04r00      [ 4]  127 	and	(___stdc_bit_widthull_PARM_1 + 4)
   0078 D0 13         [ 4]  128 	bne	00123$
   007A A5*05         [ 3]  129 	lda	*(___stdc_bit_widthull_sloc0_1_0 + 5)
   007C 2Dr05r00      [ 4]  130 	and	(___stdc_bit_widthull_PARM_1 + 5)
   007F D0 0C         [ 4]  131 	bne	00123$
   0081 A5*06         [ 3]  132 	lda	*(___stdc_bit_widthull_sloc0_1_0 + 6)
   0083 2Dr06r00      [ 4]  133 	and	(___stdc_bit_widthull_PARM_1 + 6)
   0086 D0 05         [ 4]  134 	bne	00123$
   0088 A5*07         [ 3]  135 	lda	*(___stdc_bit_widthull_sloc0_1_0 + 7)
   008A 2Dr07r00      [ 4]  136 	and	(___stdc_bit_widthull_PARM_1 + 7)
   008D                     137 00123$:
   008D F0 03         [ 4]  138 	beq	00106$
                            139 ;	../__stdc_bit_widthull.c: 42: width = (i + 1);
   008F 98            [ 2]  140 	tya
   0090 AA            [ 2]  141 	tax
   0091 E8            [ 2]  142 	inx
   0092                     143 00106$:
                            144 ;	../__stdc_bit_widthull.c: 40: for(uint_fast8_t i = 0; i < ULLONG_WIDTH; i++)
   0092 C8            [ 2]  145 	iny
   0093 4Cr04r00      [ 3]  146 	jmp	00105$
   0096                     147 00103$:
                            148 ;	../__stdc_bit_widthull.c: 43: return width;
   0096 8A            [ 2]  149 	txa
                            150 ;	../__stdc_bit_widthull.c: 44: }
   0097 60            [ 6]  151 	rts
                            152 	.area CODE
                            153 	.area RODATA
                            154 	.area XINIT
                            155 	.area CABS    (ABS)
