

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Thu Nov  7 22:39:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   393493|   393493|  3.935 ms|  3.935 ms|  393494|  393494|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                        |                                              |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                        Instance                        |                    Module                    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_dft_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_23_2_fu_38  |dft_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_23_2  |   393232|   393232|  3.932 ms|  3.932 ms|  393232|  393232|       no|
        |grp_dft_Pipeline_VITIS_LOOP_33_3_fu_54                  |dft_Pipeline_VITIS_LOOP_33_3                  |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    5|    1223|   1371|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    173|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    5|    1229|   1544|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    2|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |                        Instance                        |                    Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |grp_dft_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_23_2_fu_38  |dft_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_23_2  |        2|   5|  1202|  1308|    0|
    |grp_dft_Pipeline_VITIS_LOOP_33_3_fu_54                  |dft_Pipeline_VITIS_LOOP_33_3                  |        0|   0|    21|    63|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |Total                                                   |                                              |        2|   5|  1223|  1371|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |tempReal_U  |tempReal_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |tempImag_U  |tempReal_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                        |        2|  0|   0|    0|   512|   64|     2|        16384|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  25|          5|    1|          5|
    |imag_sample_address0  |  14|          3|    8|         24|
    |imag_sample_ce0       |  14|          3|    1|          3|
    |imag_sample_we0       |   9|          2|    1|          2|
    |real_sample_address0  |  14|          3|    8|         24|
    |real_sample_ce0       |  14|          3|    1|          3|
    |real_sample_we0       |   9|          2|    1|          2|
    |tempImag_address0     |  14|          3|    8|         24|
    |tempImag_ce0          |  14|          3|    1|          3|
    |tempImag_we0          |   9|          2|    1|          2|
    |tempReal_address0     |  14|          3|    8|         24|
    |tempReal_ce0          |  14|          3|    1|          3|
    |tempReal_we0          |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 173|         37|   41|        121|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                            |  4|   0|    4|          0|
    |grp_dft_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_23_2_fu_38_ap_start_reg  |  1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_33_3_fu_54_ap_start_reg                  |  1|   0|    1|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                |  6|   0|    6|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_address0  |  out|    8|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_we0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_d0        |  out|   32|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|    8|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_we0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_d0        |  out|   32|   ap_memory|   imag_sample|         array|
|imag_sample_q0        |   in|   32|   ap_memory|   imag_sample|         array|
+----------------------+-----+-----+------------+--------------+--------------+

