

================================================================
== Vitis HLS Report for 'GaussianFilter'
================================================================
* Date:           Sun Jan 11 14:51:05 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        GaussianFilter
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.450 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  40.000 ns|  40.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|  12|      -|      -|    -|
|Expression       |        -|   -|      0|    474|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   0|    138|    439|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     46|    -|
|Register         |        -|   -|    331|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|  12|    469|    959|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  18|      1|      6|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U           |CTRL_s_axi          |        0|   0|  138|  184|    0|
    |mul_8ns_9ns_16_1_1_U1  |mul_8ns_9ns_16_1_1  |        0|   0|    0|   51|    0|
    |mul_8ns_9ns_16_1_1_U2  |mul_8ns_9ns_16_1_1  |        0|   0|    0|   51|    0|
    |mul_8ns_9ns_16_1_1_U3  |mul_8ns_9ns_16_1_1  |        0|   0|    0|   51|    0|
    |mul_8ns_9ns_16_1_1_U4  |mul_8ns_9ns_16_1_1  |        0|   0|    0|   51|    0|
    |mul_8ns_9ns_16_1_1_U5  |mul_8ns_9ns_16_1_1  |        0|   0|    0|   51|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |Total                  |                    |        0|   0|  138|  439|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_16ns_17_4_1_U6   |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U7   |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U8   |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U9   |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U10  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U12  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U13  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U16  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U17  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_8ns_17ns_17_4_1_U11  |mac_muladd_8ns_8ns_17ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_17ns_17_4_1_U14  |mac_muladd_8ns_8ns_17ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_17ns_17_4_1_U15  |mac_muladd_8ns_8ns_17ns_17_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln47_1_fu_596_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln47_2_fu_628_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln47_3_fu_662_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln47_4_fu_694_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln47_5_fu_374_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln47_6_fu_523_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln47_7_fu_555_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln47_fu_463_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln93_10_fu_795_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln93_15_fu_758_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln93_1_fu_704_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln93_20_fu_773_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln93_21_fu_783_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln93_22_fu_811_p2  |         +|   0|  0|  20|          20|          20|
    |add_ln93_23_fu_817_p2  |         +|   0|  0|  20|          20|          20|
    |add_ln93_3_fu_713_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln93_4_fu_722_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln93_6_fu_728_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln93_8_fu_737_p2   |         +|   0|  0|  24|          17|          17|
    |add_ln93_9_fu_746_p2   |         +|   0|  0|  25|          18|          18|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 474|         347|         347|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  37|          7|    1|          7|
    |ap_done    |   9|          2|    1|          2|
    +-----------+----+-----------+-----+-----------+
    |Total      |  46|          9|    2|          9|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                      | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln93_15_reg_1126                                                             |  18|   0|   18|          0|
    |add_ln93_21_reg_1131                                                             |  19|   0|   19|          0|
    |add_ln93_4_reg_1116                                                              |  18|   0|   18|          0|
    |add_ln93_9_reg_1121                                                              |  18|   0|   18|          0|
    |ap_CS_fsm                                                                        |   6|   0|    6|          0|
    |ap_done_reg                                                                      |   1|   0|    1|          0|
    |ap_rst_n_inv                                                                     |   1|   0|    1|          0|
    |ap_rst_reg_1                                                                     |   1|   0|    1|          0|
    |ap_rst_reg_2                                                                     |   1|   0|    1|          0|
    |data_in_0_read_reg_1038                                                          |   8|   0|    8|          0|
    |data_in_1_read_reg_1065                                                          |   8|   0|    8|          0|
    |data_in_3_read_reg_1059                                                          |   8|   0|    8|          0|
    |data_in_4_read_reg_1032                                                          |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0               |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_1               |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2               |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2_load_reg_963  |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_3               |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_0               |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_1               |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_2               |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_2_load_reg_969  |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_3               |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_2_0               |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_2_1               |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_2_1_load_reg_937  |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_2_2               |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_2_3               |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_2_3_load_reg_932  |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_0               |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_1               |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_1_load_reg_942  |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_2               |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3               |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_load_reg_975  |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0               |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_1               |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2               |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2_load_reg_981  |   8|   0|    8|          0|
    |p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_3               |   8|   0|    8|          0|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                            | 331|   0|  331|          0|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+---------------+----------------+--------------+
|      RTL Ports     | Dir | Bits|    Protocol   |  Source Object |    C Type    |
+--------------------+-----+-----+---------------+----------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|          s_axi|            CTRL|        scalar|
|s_axi_CTRL_AWREADY  |  out|    1|          s_axi|            CTRL|        scalar|
|s_axi_CTRL_AWADDR   |   in|    6|          s_axi|            CTRL|        scalar|
|s_axi_CTRL_WVALID   |   in|    1|          s_axi|            CTRL|        scalar|
|s_axi_CTRL_WREADY   |  out|    1|          s_axi|            CTRL|        scalar|
|s_axi_CTRL_WDATA    |   in|   32|          s_axi|            CTRL|        scalar|
|s_axi_CTRL_WSTRB    |   in|    4|          s_axi|            CTRL|        scalar|
|s_axi_CTRL_ARVALID  |   in|    1|          s_axi|            CTRL|        scalar|
|s_axi_CTRL_ARREADY  |  out|    1|          s_axi|            CTRL|        scalar|
|s_axi_CTRL_ARADDR   |   in|    6|          s_axi|            CTRL|        scalar|
|s_axi_CTRL_RVALID   |  out|    1|          s_axi|            CTRL|        scalar|
|s_axi_CTRL_RREADY   |   in|    1|          s_axi|            CTRL|        scalar|
|s_axi_CTRL_RDATA    |  out|   32|          s_axi|            CTRL|        scalar|
|s_axi_CTRL_RRESP    |  out|    2|          s_axi|            CTRL|        scalar|
|s_axi_CTRL_BVALID   |  out|    1|          s_axi|            CTRL|        scalar|
|s_axi_CTRL_BREADY   |   in|    1|          s_axi|            CTRL|        scalar|
|s_axi_CTRL_BRESP    |  out|    2|          s_axi|            CTRL|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_chain|  GaussianFilter|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_chain|  GaussianFilter|  return value|
|interrupt           |  out|    1|  ap_ctrl_chain|  GaussianFilter|  return value|
+--------------------+-----+-----+---------------+----------------+--------------+

