m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/19.1
vfull_adder2
Z0 !s110 1701093893
!i10b 1
!s100 I];45?h_[EP8SXA1Hg]:E0
IdAm[H[5Ei79a@1_:Sih1Y0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Likith/Desktop/MyVerilog/full_adder2
w1701092903
8C:/Users/Likith/Desktop/MyVerilog/full_adder2/full_adder2.v
FC:/Users/Likith/Desktop/MyVerilog/full_adder2/full_adder2.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1701093893.000000
!s107 C:/Users/Likith/Desktop/MyVerilog/full_adder2/full_adder2.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Likith/Desktop/MyVerilog/full_adder2/full_adder2.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vfull_adder2_tb
R0
!i10b 1
!s100 K]D>7U3IbClc>kMm6aM?V1
Ih]B3Z^A[io>=KE;<UfhkB3
R1
R2
w1701093889
8C:/Users/Likith/Desktop/MyVerilog/full_adder2/full_adder2_tb.v
FC:/Users/Likith/Desktop/MyVerilog/full_adder2/full_adder2_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Likith/Desktop/MyVerilog/full_adder2/full_adder2_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Likith/Desktop/MyVerilog/full_adder2/full_adder2_tb.v|
!i113 1
R5
R6
