@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: FX271 :"c:\users\gazpa\desktop\prog_fpga\ip\syncore_sfifo.v":300:1:300:2|Replicating instance U1.Sync_data_counter_inst.un1_data_cnt_axb_0 (in view: work.fifo_test(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX1016 :"c:\users\gazpa\desktop\prog_fpga\ip\fifo_test.v":40:28:40:32|SB_GB_IO inserted on the port Clock.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Desktop\prog_FPGA\ip\ip_Implmnt\ip.edf
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
