Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 18 01:34:47 2024
| Host         : DESKTOP-JA1U62V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TrackerTopLevel_timing_summary_routed.rpt -pb TrackerTopLevel_timing_summary_routed.pb -rpx TrackerTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TrackerTopLevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     44          
DPIR-1     Warning           Asynchronous driver check       19          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-16  Warning           Large setup violation           99          
TIMING-20  Warning           Non-clocked latch               19          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (538)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (125)
5. checking no_input_delay (27)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (538)
--------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: camera_pixel_clock (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/X_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/X_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/X_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/X_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/X_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/X_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/X_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/X_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/X_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/X_reg_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/Y_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/Y_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/Y_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/Y_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/Y_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/Y_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/Y_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/Y_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/Y_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/accTemp_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/accTemp_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/accTemp_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/accTemp_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/accTemp_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/accTemp_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: camera_top/acc3/startedDone_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: camera_top/cam/camCapture/pixel_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: camera_top/clkDiv3/clk25_output_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (125)
--------------------------------------------------
 There are 125 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.188     -412.780                    101                 2578        0.089        0.000                      0                 2578        2.357        0.000                       0                   628  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clkin                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1  {0.000 4.000}        8.000           125.000         
  clk_out2_clk_wiz_1  {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_1  {0.000 2.857}        5.714           175.000         
  clk_out4_clk_wiz_1  {0.000 5.143}        10.286          97.222          
  clkfbout_clk_wiz_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                    5.845        0.000                       0                    10  
  clk_out2_clk_wiz_1       24.471        0.000                      0                 1016        0.106        0.000                      0                 1016       19.020        0.000                       0                   365  
  clk_out3_clk_wiz_1       -0.196       -0.238                      2                  186        0.252        0.000                      0                  186        2.357        0.000                       0                    96  
  clk_out4_clk_wiz_1        0.780        0.000                      0                 1316        0.106        0.000                      0                 1316        4.643        0.000                       0                   153  
  clkfbout_clk_wiz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_1  clk_out4_clk_wiz_1       -6.188     -412.542                     99                   99        0.089        0.000                      0                   99  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_1                      
(none)              clk_out2_clk_wiz_1                      
(none)              clk_out3_clk_wiz_1                      
(none)              clk_out4_clk_wiz_1                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  clk_out2_clk_wiz_1  
(none)                                  clk_out3_clk_wiz_1  
(none)                                  clk_out4_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkin
  To Clock:  clkin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    clk_wiz_1/inst/clkout1_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       24.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.471ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.997ns  (logic 7.279ns (48.537%)  route 7.718ns (51.463%))
  Logic Levels:           3  (DSP48E1=2 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.482 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.564    -0.965    vga_controller2/pixel_clk
    SLICE_X39Y8          FDCE                                         r  vga_controller2/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.419    -0.546 r  vga_controller2/vc_reg[8]/Q
                         net (fo=6, routed)           1.355     0.809    camera_top/frame/drawY[8]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_D[8]_PCOUT[47])
                                                      5.218     6.027 r  camera_top/frame/outAddress0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.029    camera_top/frame/outAddress0_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.547 r  camera_top/frame/outAddress/P[16]
                         net (fo=33, routed)          4.543    12.090    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124    12.214 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           1.818    14.032    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/enb_array[23]
    RAMB36_X1Y8          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.493    38.482    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.562    39.044    
                         clock uncertainty           -0.097    38.946    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.503    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.503    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                 24.471    

Slack (MET) :             24.576ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.793ns  (logic 7.279ns (49.207%)  route 7.514ns (50.793%))
  Logic Levels:           3  (DSP48E1=2 LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 38.462 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.564    -0.965    vga_controller2/pixel_clk
    SLICE_X39Y8          FDCE                                         r  vga_controller2/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.419    -0.546 r  vga_controller2/vc_reg[8]/Q
                         net (fo=6, routed)           1.355     0.809    camera_top/frame/drawY[8]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_D[8]_PCOUT[47])
                                                      5.218     6.027 r  camera_top/frame/outAddress0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.029    camera_top/frame/outAddress0_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.547 f  camera_top/frame/outAddress/P[13]
                         net (fo=33, routed)          3.984    11.531    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
    SLICE_X8Y51          LUT5 (Prop_lut5_I0_O)        0.124    11.655 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__7/O
                         net (fo=1, routed)           2.173    13.828    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y16         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.473    38.462    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y16         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482    38.944    
                         clock uncertainty           -0.097    38.847    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.404    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.404    
                         arrival time                         -13.828    
  -------------------------------------------------------------------
                         slack                                 24.576    

Slack (MET) :             24.614ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.760ns  (logic 7.279ns (49.317%)  route 7.481ns (50.683%))
  Logic Levels:           3  (DSP48E1=2 LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.467 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.564    -0.965    vga_controller2/pixel_clk
    SLICE_X39Y8          FDCE                                         r  vga_controller2/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.419    -0.546 r  vga_controller2/vc_reg[8]/Q
                         net (fo=6, routed)           1.355     0.809    camera_top/frame/drawY[8]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_D[8]_PCOUT[47])
                                                      5.218     6.027 r  camera_top/frame/outAddress0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.029    camera_top/frame/outAddress0_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.547 f  camera_top/frame/outAddress/P[13]
                         net (fo=33, routed)          4.170    11.717    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
    SLICE_X14Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.841 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__2/O
                         net (fo=1, routed)           1.954    13.795    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y13         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.478    38.467    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482    38.949    
                         clock uncertainty           -0.097    38.852    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.409    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.409    
                         arrival time                         -13.795    
  -------------------------------------------------------------------
                         slack                                 24.614    

Slack (MET) :             24.823ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.420ns  (logic 7.155ns (49.620%)  route 7.265ns (50.380%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.564    -0.965    vga_controller2/pixel_clk
    SLICE_X39Y8          FDCE                                         r  vga_controller2/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.419    -0.546 r  vga_controller2/vc_reg[8]/Q
                         net (fo=6, routed)           1.355     0.809    camera_top/frame/drawY[8]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_D[8]_PCOUT[47])
                                                      5.218     6.027 r  camera_top/frame/outAddress0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.029    camera_top/frame/outAddress0_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     7.547 r  camera_top/frame/outAddress/P[2]
                         net (fo=32, routed)          5.908    13.455    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y14         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.470    38.459    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482    38.941    
                         clock uncertainty           -0.097    38.844    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    38.278    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                         -13.455    
  -------------------------------------------------------------------
                         slack                                 24.823    

Slack (MET) :             24.969ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.273ns  (logic 7.155ns (50.130%)  route 7.118ns (49.870%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.564    -0.965    vga_controller2/pixel_clk
    SLICE_X39Y8          FDCE                                         r  vga_controller2/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.419    -0.546 r  vga_controller2/vc_reg[8]/Q
                         net (fo=6, routed)           1.355     0.809    camera_top/frame/drawY[8]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_D[8]_PCOUT[47])
                                                      5.218     6.027 r  camera_top/frame/outAddress0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.029    camera_top/frame/outAddress0_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.547 r  camera_top/frame/outAddress/P[3]
                         net (fo=32, routed)          5.761    13.308    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y14         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.470    38.459    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482    38.941    
                         clock uncertainty           -0.097    38.844    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    38.278    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                         -13.308    
  -------------------------------------------------------------------
                         slack                                 24.969    

Slack (MET) :             24.989ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.253ns  (logic 7.155ns (50.199%)  route 7.098ns (49.801%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 38.459 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.564    -0.965    vga_controller2/pixel_clk
    SLICE_X39Y8          FDCE                                         r  vga_controller2/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.419    -0.546 r  vga_controller2/vc_reg[8]/Q
                         net (fo=6, routed)           1.355     0.809    camera_top/frame/drawY[8]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_D[8]_PCOUT[47])
                                                      5.218     6.027 r  camera_top/frame/outAddress0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.029    camera_top/frame/outAddress0_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.547 r  camera_top/frame/outAddress/P[4]
                         net (fo=32, routed)          5.741    13.289    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y14         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.470    38.459    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482    38.941    
                         clock uncertainty           -0.097    38.844    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    38.278    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                         -13.289    
  -------------------------------------------------------------------
                         slack                                 24.989    

Slack (MET) :             25.087ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.104ns  (logic 7.303ns (51.779%)  route 6.801ns (48.221%))
  Logic Levels:           3  (DSP48E1=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.481 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.564    -0.965    vga_controller2/pixel_clk
    SLICE_X39Y8          FDCE                                         r  vga_controller2/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.419    -0.546 r  vga_controller2/vc_reg[8]/Q
                         net (fo=6, routed)           1.355     0.809    camera_top/frame/drawY[8]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_D[8]_PCOUT[47])
                                                      5.218     6.027 r  camera_top/frame/outAddress0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.029    camera_top/frame/outAddress0_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.547 f  camera_top/frame/outAddress/P[16]
                         net (fo=33, routed)          4.543    12.090    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X8Y28          LUT5 (Prop_lut5_I1_O)        0.148    12.238 r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15/O
                         net (fo=1, routed)           0.901    13.140    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/enb_array[2]
    RAMB36_X0Y8          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.492    38.481    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.490    38.971    
                         clock uncertainty           -0.097    38.873    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    38.226    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                         -13.140    
  -------------------------------------------------------------------
                         slack                                 25.087    

Slack (MET) :             25.093ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.152ns  (logic 7.155ns (50.557%)  route 6.997ns (49.443%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 38.462 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.564    -0.965    vga_controller2/pixel_clk
    SLICE_X39Y8          FDCE                                         r  vga_controller2/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.419    -0.546 r  vga_controller2/vc_reg[8]/Q
                         net (fo=6, routed)           1.355     0.809    camera_top/frame/drawY[8]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_D[8]_PCOUT[47])
                                                      5.218     6.027 r  camera_top/frame/outAddress0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.029    camera_top/frame/outAddress0_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     7.547 r  camera_top/frame/outAddress/P[3]
                         net (fo=32, routed)          5.641    13.188    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y16         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.473    38.462    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y16         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482    38.944    
                         clock uncertainty           -0.097    38.847    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    38.281    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.281    
                         arrival time                         -13.188    
  -------------------------------------------------------------------
                         slack                                 25.093    

Slack (MET) :             25.093ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.152ns  (logic 7.155ns (50.559%)  route 6.997ns (49.441%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 38.462 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.564    -0.965    vga_controller2/pixel_clk
    SLICE_X39Y8          FDCE                                         r  vga_controller2/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.419    -0.546 r  vga_controller2/vc_reg[8]/Q
                         net (fo=6, routed)           1.355     0.809    camera_top/frame/drawY[8]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_D[8]_PCOUT[47])
                                                      5.218     6.027 r  camera_top/frame/outAddress0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.029    camera_top/frame/outAddress0_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     7.547 r  camera_top/frame/outAddress/P[2]
                         net (fo=32, routed)          5.640    13.187    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y16         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.473    38.462    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y16         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482    38.944    
                         clock uncertainty           -0.097    38.847    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    38.281    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.281    
                         arrival time                         -13.187    
  -------------------------------------------------------------------
                         slack                                 25.093    

Slack (MET) :             25.166ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.082ns  (logic 7.155ns (50.811%)  route 6.927ns (49.189%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.464 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.564    -0.965    vga_controller2/pixel_clk
    SLICE_X39Y8          FDCE                                         r  vga_controller2/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.419    -0.546 r  vga_controller2/vc_reg[8]/Q
                         net (fo=6, routed)           1.355     0.809    camera_top/frame/drawY[8]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_D[8]_PCOUT[47])
                                                      5.218     6.027 r  camera_top/frame/outAddress0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.029    camera_top/frame/outAddress0_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     7.547 r  camera_top/frame/outAddress/P[2]
                         net (fo=32, routed)          5.570    13.117    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y13         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.475    38.464    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.482    38.946    
                         clock uncertainty           -0.097    38.849    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    38.283    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.283    
                         arrival time                         -13.117    
  -------------------------------------------------------------------
                         slack                                 25.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.590    -0.609    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y16          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  vga_to_hdmi/inst/encg/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.054    -0.414    vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[6]
    SLICE_X2Y16          LUT5 (Prop_lut5_I2_O)        0.045    -0.369 r  vga_to_hdmi/inst/encg/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.369    vga_to_hdmi/inst/encg/dout[6]_i_1__0_n_0
    SLICE_X2Y16          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.859    -0.848    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y16          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[6]/C
                         clock pessimism              0.252    -0.596    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.121    -0.475    vga_to_hdmi/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.591    -0.608    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y13          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  vga_to_hdmi/inst/encb/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.380    vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[1]
    SLICE_X2Y13          LUT6 (Prop_lut6_I2_O)        0.045    -0.335 r  vga_to_hdmi/inst/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    vga_to_hdmi/inst/encb/dout[1]_i_1_n_0
    SLICE_X2Y13          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.861    -0.846    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y13          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[1]/C
                         clock pessimism              0.251    -0.595    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.120    -0.475    vga_to_hdmi/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/config_1/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/cam/camConfig/rom1/dout_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.297%)  route 0.224ns (57.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.560    -0.639    camera_top/cam/camConfig/config_1/clk_out2
    SLICE_X8Y85          FDRE                                         r  camera_top/cam/camConfig/config_1/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.475 r  camera_top/cam/camConfig/config_1/rom_addr_reg[1]/Q
                         net (fo=7, routed)           0.224    -0.251    camera_top/cam/camConfig/rom1/ADDRARDADDR[1]
    RAMB18_X0Y32         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.869    -0.837    camera_top/cam/camConfig/rom1/clk_out2
    RAMB18_X0Y32         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.584    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.401    camera_top/cam/camConfig/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/config_1/rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/cam/camConfig/rom1/dout_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.778%)  route 0.229ns (58.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.556    -0.643    camera_top/cam/camConfig/config_1/clk_out2
    SLICE_X8Y80          FDRE                                         r  camera_top/cam/camConfig/config_1/rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.479 r  camera_top/cam/camConfig/config_1/rom_addr_reg[5]/Q
                         net (fo=3, routed)           0.229    -0.251    camera_top/cam/camConfig/rom1/ADDRARDADDR[5]
    RAMB18_X0Y32         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.869    -0.837    camera_top/cam/camConfig/rom1/clk_out2
    RAMB18_X0Y32         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.584    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.401    camera_top/cam/camConfig/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/config_1/rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/cam/camConfig/rom1/dout_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.703%)  route 0.239ns (59.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.560    -0.639    camera_top/cam/camConfig/config_1/clk_out2
    SLICE_X8Y85          FDRE                                         r  camera_top/cam/camConfig/config_1/rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.475 r  camera_top/cam/camConfig/config_1/rom_addr_reg[0]/Q
                         net (fo=8, routed)           0.239    -0.236    camera_top/cam/camConfig/rom1/ADDRARDADDR[0]
    RAMB18_X0Y32         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.869    -0.837    camera_top/cam/camConfig/rom1/clk_out2
    RAMB18_X0Y32         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.584    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.401    camera_top/cam/camConfig/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/config_1/SCCB_interface_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/cam/camConfig/SCCB1/latched_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.141ns (60.212%)  route 0.093ns (39.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.579    -0.620    camera_top/cam/camConfig/config_1/clk_out2
    SLICE_X7Y76          FDRE                                         r  camera_top/cam/camConfig/config_1/SCCB_interface_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  camera_top/cam/camConfig/config_1/SCCB_interface_addr_reg[2]/Q
                         net (fo=1, routed)           0.093    -0.386    camera_top/cam/camConfig/SCCB1/latched_address_reg[7]_0[2]
    SLICE_X5Y76          FDRE                                         r  camera_top/cam/camConfig/SCCB1/latched_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.846    -0.860    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X5Y76          FDRE                                         r  camera_top/cam/camConfig/SCCB1/latched_address_reg[2]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.047    -0.560    camera_top/cam/camConfig/SCCB1/latched_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/config_1/SCCB_interface_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/cam/camConfig/SCCB1/latched_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.579    -0.620    camera_top/cam/camConfig/config_1/clk_out2
    SLICE_X6Y76          FDRE                                         r  camera_top/cam/camConfig/config_1/SCCB_interface_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camera_top/cam/camConfig/config_1/SCCB_interface_data_reg[5]/Q
                         net (fo=1, routed)           0.100    -0.356    camera_top/cam/camConfig/SCCB1/Q[5]
    SLICE_X4Y76          FDRE                                         r  camera_top/cam/camConfig/SCCB1/latched_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.846    -0.860    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X4Y76          FDRE                                         r  camera_top/cam/camConfig/SCCB1/latched_data_reg[5]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X4Y76          FDRE (Hold_fdre_C_D)         0.076    -0.531    camera_top/cam/camConfig/SCCB1/latched_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/config_1/SCCB_interface_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/cam/camConfig/SCCB1/latched_address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.583    -0.616    camera_top/cam/camConfig/config_1/clk_out2
    SLICE_X3Y78          FDRE                                         r  camera_top/cam/camConfig/config_1/SCCB_interface_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  camera_top/cam/camConfig/config_1/SCCB_interface_addr_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.359    camera_top/cam/camConfig/SCCB1/latched_address_reg[7]_0[5]
    SLICE_X3Y76          FDRE                                         r  camera_top/cam/camConfig/SCCB1/latched_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.848    -0.858    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X3Y76          FDRE                                         r  camera_top/cam/camConfig/SCCB1/latched_address_reg[5]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.070    -0.535    camera_top/cam/camConfig/SCCB1/latched_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga_controller2/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller2/vs_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.824%)  route 0.125ns (40.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.562    -0.637    vga_controller2/pixel_clk
    SLICE_X39Y8          FDCE                                         r  vga_controller2/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.496 r  vga_controller2/vc_reg[4]/Q
                         net (fo=8, routed)           0.125    -0.371    vga_controller2/vc_reg[8]_0[4]
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.045    -0.326 r  vga_controller2/vs_i_1/O
                         net (fo=1, routed)           0.000    -0.326    vga_controller2/vs_i_1_n_0
    SLICE_X38Y8          FDCE                                         r  vga_controller2/vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.831    -0.876    vga_controller2/pixel_clk
    SLICE_X38Y8          FDCE                                         r  vga_controller2/vs_reg/C
                         clock pessimism              0.252    -0.624    
    SLICE_X38Y8          FDCE (Hold_fdce_C_D)         0.120    -0.504    vga_controller2/vs_reg
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/SCCB1/tx_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/cam/camConfig/SCCB1/tx_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.578    -0.621    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X5Y75          FDRE                                         r  camera_top/cam/camConfig/SCCB1/tx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  camera_top/cam/camConfig/SCCB1/tx_byte_reg[2]/Q
                         net (fo=1, routed)           0.097    -0.383    camera_top/cam/camConfig/SCCB1/tx_byte[2]
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.045    -0.338 r  camera_top/cam/camConfig/SCCB1/tx_byte[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    camera_top/cam/camConfig/SCCB1/tx_byte[3]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  camera_top/cam/camConfig/SCCB1/tx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.845    -0.861    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X4Y75          FDRE                                         r  camera_top/cam/camConfig/SCCB1/tx_byte_reg[3]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.091    -0.517    camera_top/cam/camConfig/SCCB1/tx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y32     camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10     camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y13     camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y16     camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y15     camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y15     camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y12     camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y12      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y12      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y11     vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y11     vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y17      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y17      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y17      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y17      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y17      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y17      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y12      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y12      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y11     vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y11     vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y17      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y17      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y17      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y17      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y17      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y17      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_1
  To Clock:  clk_out3_clk_wiz_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.196ns,  Total Violation       -0.238ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.196ns  (required time - arrival time)
  Source:                 driver1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/PWM_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 3.450ns (65.346%)  route 1.830ns (34.654%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 4.135 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.546    -0.983    driver1/clk_out3
    SLICE_X53Y70         FDRE                                         r  driver1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.527 f  driver1/count_reg[0]/Q
                         net (fo=5, routed)           0.189    -0.338    driver1/count_reg[0]
    SLICE_X52Y70         LUT1 (Prop_lut1_I0_O)        0.124    -0.214 r  driver1/p_2_out_carry_i_1/O
                         net (fo=1, routed)           0.332     0.119    driver1/p_2_out_carry_i_1_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.714 r  driver1/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     0.714    driver1/p_2_out_carry_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.831 r  driver1/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.831    driver1/p_2_out_carry__0_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.948 r  driver1/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.948    driver1/p_2_out_carry__1_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.167 r  driver1/p_2_out_carry__2/O[0]
                         net (fo=2, routed)           0.639     1.806    driver1/p_1_in[13]
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.295     2.101 r  driver1/p_2_out__61_carry__2_i_3/O
                         net (fo=1, routed)           0.000     2.101    driver1/p_2_out__61_carry__2_i_3_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.651 r  driver1/p_2_out__61_carry__2/CO[3]
                         net (fo=1, routed)           0.009     2.660    driver1/p_2_out__61_carry__2_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.774 r  driver1/p_2_out__61_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.774    driver1/p_2_out__61_carry__3_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.888 r  driver1/p_2_out__61_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.888    driver1/p_2_out__61_carry__4_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.002 r  driver1/p_2_out__61_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.002    driver1/p_2_out__61_carry__5_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.116 r  driver1/p_2_out__61_carry__6/CO[3]
                         net (fo=1, routed)           0.000     3.116    driver1/p_2_out__61_carry__6_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.338 r  driver1/p_2_out__61_carry__7/O[0]
                         net (fo=1, routed)           0.315     3.653    driver1/p_2_out[32]
    SLICE_X55Y79         LUT6 (Prop_lut6_I5_O)        0.299     3.952 r  driver1/PWM_i_1/O
                         net (fo=1, routed)           0.345     4.297    driver1/p_0_in
    SLICE_X56Y79         FDRE                                         r  driver1/PWM_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.432     4.135    driver1/clk_out3
    SLICE_X56Y79         FDRE                                         r  driver1/PWM_reg/C
                         clock pessimism              0.561     4.695    
                         clock uncertainty           -0.071     4.625    
    SLICE_X56Y79         FDRE (Setup_fdre_C_R)       -0.524     4.101    driver1/PWM_reg
  -------------------------------------------------------------------
                         required time                          4.101    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                 -0.196    

Slack (VIOLATED) :        -0.042ns  (required time - arrival time)
  Source:                 driver2/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/PWM_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 3.436ns (66.927%)  route 1.698ns (33.073%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 4.141 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.985ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.544    -0.985    driver2/clk_out3
    SLICE_X48Y78         FDRE                                         r  driver2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.529 f  driver2/count_reg[0]/Q
                         net (fo=5, routed)           0.166    -0.363    driver2/count_reg[0]
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    -0.239 r  driver2/p_2_out_carry_i_1__0/O
                         net (fo=1, routed)           0.338     0.099    driver2/p_2_out_carry_i_1__0_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.679 r  driver2/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     0.679    driver2/p_2_out_carry_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.901 r  driver2/p_2_out_carry__0/O[0]
                         net (fo=2, routed)           0.562     1.463    driver2/p_1_in__0[5]
    SLICE_X53Y81         LUT2 (Prop_lut2_I0_O)        0.299     1.762 r  driver2/p_2_out__61_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     1.762    driver2/p_2_out__61_carry__0_i_3__0_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.312 r  driver2/p_2_out__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.312    driver2/p_2_out__61_carry__0_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.426 r  driver2/p_2_out__61_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.426    driver2/p_2_out__61_carry__1_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.540 r  driver2/p_2_out__61_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.540    driver2/p_2_out__61_carry__2_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.654 r  driver2/p_2_out__61_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.654    driver2/p_2_out__61_carry__3_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.768 r  driver2/p_2_out__61_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.768    driver2/p_2_out__61_carry__4_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.882 r  driver2/p_2_out__61_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.882    driver2/p_2_out__61_carry__5_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.996 r  driver2/p_2_out__61_carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.996    driver2/p_2_out__61_carry__6_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.218 r  driver2/p_2_out__61_carry__7/O[0]
                         net (fo=1, routed)           0.302     3.520    driver2/p_2_out[32]
    SLICE_X51Y87         LUT6 (Prop_lut6_I5_O)        0.299     3.819 r  driver2/PWM_i_1__0/O
                         net (fo=1, routed)           0.330     4.149    driver2/p_0_in
    SLICE_X52Y87         FDRE                                         r  driver2/PWM_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.438     4.141    driver2/clk_out3
    SLICE_X52Y87         FDRE                                         r  driver2/PWM_reg/C
                         clock pessimism              0.561     4.701    
                         clock uncertainty           -0.071     4.631    
    SLICE_X52Y87         FDRE (Setup_fdre_C_R)       -0.524     4.107    driver2/PWM_reg
  -------------------------------------------------------------------
                         required time                          4.107    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                 -0.042    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 driver2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 0.952ns (20.436%)  route 3.706ns (79.564%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 4.133 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.547    -0.982    driver2/clk_out3
    SLICE_X53Y80         FDRE                                         r  driver2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.526 r  driver2/count_reg[11]/Q
                         net (fo=4, routed)           1.194     0.668    driver2/count_reg[11]
    SLICE_X47Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.792 r  driver2/A[13]_i_7__0/O
                         net (fo=1, routed)           0.684     1.476    driver2/A[13]_i_7__0_n_0
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.600 r  driver2/A[13]_i_5__0/O
                         net (fo=1, routed)           0.415     2.015    driver2/A[13]_i_5__0_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I0_O)        0.124     2.139 r  driver2/A[13]_i_3__0/O
                         net (fo=2, routed)           0.428     2.567    driver2/A[13]_i_3__0_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I0_O)        0.124     2.691 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.986     3.676    driver2/A[13]_i_1__0_n_0
    SLICE_X51Y78         FDRE                                         r  driver2/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.430     4.133    driver2/clk_out3
    SLICE_X51Y78         FDRE                                         r  driver2/count_reg[1]/C
                         clock pessimism              0.575     4.707    
                         clock uncertainty           -0.071     4.637    
    SLICE_X51Y78         FDRE (Setup_fdre_C_R)       -0.429     4.208    driver2/count_reg[1]
  -------------------------------------------------------------------
                         required time                          4.208    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 driver2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.952ns (20.780%)  route 3.629ns (79.220%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 4.132 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.547    -0.982    driver2/clk_out3
    SLICE_X53Y80         FDRE                                         r  driver2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.526 r  driver2/count_reg[11]/Q
                         net (fo=4, routed)           1.194     0.668    driver2/count_reg[11]
    SLICE_X47Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.792 r  driver2/A[13]_i_7__0/O
                         net (fo=1, routed)           0.684     1.476    driver2/A[13]_i_7__0_n_0
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.600 r  driver2/A[13]_i_5__0/O
                         net (fo=1, routed)           0.415     2.015    driver2/A[13]_i_5__0_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I0_O)        0.124     2.139 r  driver2/A[13]_i_3__0/O
                         net (fo=2, routed)           0.428     2.567    driver2/A[13]_i_3__0_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I0_O)        0.124     2.691 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.909     3.599    driver2/A[13]_i_1__0_n_0
    SLICE_X48Y78         FDRE                                         r  driver2/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.429     4.132    driver2/clk_out3
    SLICE_X48Y78         FDRE                                         r  driver2/count_reg[0]/C
                         clock pessimism              0.561     4.692    
                         clock uncertainty           -0.071     4.622    
    SLICE_X48Y78         FDRE (Setup_fdre_C_R)       -0.429     4.193    driver2/count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.193    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 driver2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.952ns (20.931%)  route 3.596ns (79.069%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 4.134 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.547    -0.982    driver2/clk_out3
    SLICE_X53Y80         FDRE                                         r  driver2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.526 r  driver2/count_reg[11]/Q
                         net (fo=4, routed)           1.194     0.668    driver2/count_reg[11]
    SLICE_X47Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.792 r  driver2/A[13]_i_7__0/O
                         net (fo=1, routed)           0.684     1.476    driver2/A[13]_i_7__0_n_0
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.600 r  driver2/A[13]_i_5__0/O
                         net (fo=1, routed)           0.415     2.015    driver2/A[13]_i_5__0_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I0_O)        0.124     2.139 r  driver2/A[13]_i_3__0/O
                         net (fo=2, routed)           0.428     2.567    driver2/A[13]_i_3__0_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I0_O)        0.124     2.691 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.876     3.566    driver2/A[13]_i_1__0_n_0
    SLICE_X53Y79         FDRE                                         r  driver2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.431     4.134    driver2/clk_out3
    SLICE_X53Y79         FDRE                                         r  driver2/count_reg[6]/C
                         clock pessimism              0.575     4.708    
                         clock uncertainty           -0.071     4.638    
    SLICE_X53Y79         FDRE (Setup_fdre_C_R)       -0.429     4.209    driver2/count_reg[6]
  -------------------------------------------------------------------
                         required time                          4.209    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 driver2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.952ns (20.931%)  route 3.596ns (79.069%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 4.134 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.547    -0.982    driver2/clk_out3
    SLICE_X53Y80         FDRE                                         r  driver2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.526 r  driver2/count_reg[11]/Q
                         net (fo=4, routed)           1.194     0.668    driver2/count_reg[11]
    SLICE_X47Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.792 r  driver2/A[13]_i_7__0/O
                         net (fo=1, routed)           0.684     1.476    driver2/A[13]_i_7__0_n_0
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.600 r  driver2/A[13]_i_5__0/O
                         net (fo=1, routed)           0.415     2.015    driver2/A[13]_i_5__0_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I0_O)        0.124     2.139 r  driver2/A[13]_i_3__0/O
                         net (fo=2, routed)           0.428     2.567    driver2/A[13]_i_3__0_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I0_O)        0.124     2.691 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.876     3.566    driver2/A[13]_i_1__0_n_0
    SLICE_X53Y79         FDRE                                         r  driver2/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.431     4.134    driver2/clk_out3
    SLICE_X53Y79         FDRE                                         r  driver2/count_reg[7]/C
                         clock pessimism              0.575     4.708    
                         clock uncertainty           -0.071     4.638    
    SLICE_X53Y79         FDRE (Setup_fdre_C_R)       -0.429     4.209    driver2/count_reg[7]
  -------------------------------------------------------------------
                         required time                          4.209    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 driver2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.952ns (21.088%)  route 3.562ns (78.912%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 4.135 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.547    -0.982    driver2/clk_out3
    SLICE_X53Y80         FDRE                                         r  driver2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.526 r  driver2/count_reg[11]/Q
                         net (fo=4, routed)           1.194     0.668    driver2/count_reg[11]
    SLICE_X47Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.792 r  driver2/A[13]_i_7__0/O
                         net (fo=1, routed)           0.684     1.476    driver2/A[13]_i_7__0_n_0
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.600 r  driver2/A[13]_i_5__0/O
                         net (fo=1, routed)           0.415     2.015    driver2/A[13]_i_5__0_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I0_O)        0.124     2.139 r  driver2/A[13]_i_3__0/O
                         net (fo=2, routed)           0.428     2.567    driver2/A[13]_i_3__0_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I0_O)        0.124     2.691 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.842     3.533    driver2/A[13]_i_1__0_n_0
    SLICE_X53Y81         FDRE                                         r  driver2/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.432     4.135    driver2/clk_out3
    SLICE_X53Y81         FDRE                                         r  driver2/count_reg[13]/C
                         clock pessimism              0.575     4.709    
                         clock uncertainty           -0.071     4.639    
    SLICE_X53Y81         FDRE (Setup_fdre_C_R)       -0.429     4.210    driver2/count_reg[13]
  -------------------------------------------------------------------
                         required time                          4.210    
                         arrival time                          -3.533    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 driver2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.952ns (21.088%)  route 3.562ns (78.912%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 4.135 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.547    -0.982    driver2/clk_out3
    SLICE_X53Y80         FDRE                                         r  driver2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.526 r  driver2/count_reg[11]/Q
                         net (fo=4, routed)           1.194     0.668    driver2/count_reg[11]
    SLICE_X47Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.792 r  driver2/A[13]_i_7__0/O
                         net (fo=1, routed)           0.684     1.476    driver2/A[13]_i_7__0_n_0
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.600 r  driver2/A[13]_i_5__0/O
                         net (fo=1, routed)           0.415     2.015    driver2/A[13]_i_5__0_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I0_O)        0.124     2.139 r  driver2/A[13]_i_3__0/O
                         net (fo=2, routed)           0.428     2.567    driver2/A[13]_i_3__0_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I0_O)        0.124     2.691 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.842     3.533    driver2/A[13]_i_1__0_n_0
    SLICE_X53Y81         FDRE                                         r  driver2/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.432     4.135    driver2/clk_out3
    SLICE_X53Y81         FDRE                                         r  driver2/count_reg[14]/C
                         clock pessimism              0.575     4.709    
                         clock uncertainty           -0.071     4.639    
    SLICE_X53Y81         FDRE (Setup_fdre_C_R)       -0.429     4.210    driver2/count_reg[14]
  -------------------------------------------------------------------
                         required time                          4.210    
                         arrival time                          -3.533    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 driver2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.952ns (21.088%)  route 3.562ns (78.912%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 4.135 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.547    -0.982    driver2/clk_out3
    SLICE_X53Y80         FDRE                                         r  driver2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.526 r  driver2/count_reg[11]/Q
                         net (fo=4, routed)           1.194     0.668    driver2/count_reg[11]
    SLICE_X47Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.792 r  driver2/A[13]_i_7__0/O
                         net (fo=1, routed)           0.684     1.476    driver2/A[13]_i_7__0_n_0
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.600 r  driver2/A[13]_i_5__0/O
                         net (fo=1, routed)           0.415     2.015    driver2/A[13]_i_5__0_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I0_O)        0.124     2.139 r  driver2/A[13]_i_3__0/O
                         net (fo=2, routed)           0.428     2.567    driver2/A[13]_i_3__0_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I0_O)        0.124     2.691 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.842     3.533    driver2/A[13]_i_1__0_n_0
    SLICE_X53Y81         FDRE                                         r  driver2/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.432     4.135    driver2/clk_out3
    SLICE_X53Y81         FDRE                                         r  driver2/count_reg[15]/C
                         clock pessimism              0.575     4.709    
                         clock uncertainty           -0.071     4.639    
    SLICE_X53Y81         FDRE (Setup_fdre_C_R)       -0.429     4.210    driver2/count_reg[15]
  -------------------------------------------------------------------
                         required time                          4.210    
                         arrival time                          -3.533    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 driver2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.952ns (21.088%)  route 3.562ns (78.912%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 4.135 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.547    -0.982    driver2/clk_out3
    SLICE_X53Y80         FDRE                                         r  driver2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.526 r  driver2/count_reg[11]/Q
                         net (fo=4, routed)           1.194     0.668    driver2/count_reg[11]
    SLICE_X47Y80         LUT6 (Prop_lut6_I2_O)        0.124     0.792 r  driver2/A[13]_i_7__0/O
                         net (fo=1, routed)           0.684     1.476    driver2/A[13]_i_7__0_n_0
    SLICE_X50Y82         LUT5 (Prop_lut5_I4_O)        0.124     1.600 r  driver2/A[13]_i_5__0/O
                         net (fo=1, routed)           0.415     2.015    driver2/A[13]_i_5__0_n_0
    SLICE_X50Y83         LUT6 (Prop_lut6_I0_O)        0.124     2.139 r  driver2/A[13]_i_3__0/O
                         net (fo=2, routed)           0.428     2.567    driver2/A[13]_i_3__0_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I0_O)        0.124     2.691 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.842     3.533    driver2/A[13]_i_1__0_n_0
    SLICE_X53Y81         FDRE                                         r  driver2/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.432     4.135    driver2/clk_out3
    SLICE_X53Y81         FDRE                                         r  driver2/count_reg[16]/C
                         clock pessimism              0.575     4.709    
                         clock uncertainty           -0.071     4.639    
    SLICE_X53Y81         FDRE (Setup_fdre_C_R)       -0.429     4.210    driver2/count_reg[16]
  -------------------------------------------------------------------
                         required time                          4.210    
                         arrival time                          -3.533    
  -------------------------------------------------------------------
                         slack                                  0.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 driver2/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/A[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.251ns (67.433%)  route 0.121ns (32.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.560    -0.639    driver2/clk_out3
    SLICE_X48Y84         FDRE                                         r  driver2/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  driver2/count_reg[26]/Q
                         net (fo=3, routed)           0.121    -0.377    driver2/count_reg[26]
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.267 r  driver2/A[10]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.267    driver2/A_0[8]
    SLICE_X49Y85         FDRE                                         r  driver2/A[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.828    -0.878    driver2/clk_out3
    SLICE_X49Y85         FDRE                                         r  driver2/A[8]/C
                         clock pessimism              0.254    -0.624    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.105    -0.519    driver2/A[8]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 driver2/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/A[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.251ns (65.692%)  route 0.131ns (34.308%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.558    -0.641    driver2/clk_out3
    SLICE_X48Y82         FDRE                                         r  driver2/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  driver2/count_reg[18]/Q
                         net (fo=3, routed)           0.131    -0.369    driver2/count_reg[18]
    SLICE_X49Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.259 r  driver2/A[2]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.259    driver2/A_0[0]
    SLICE_X49Y83         FDRE                                         r  driver2/A[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.826    -0.880    driver2/clk_out3
    SLICE_X49Y83         FDRE                                         r  driver2/A[0]/C
                         clock pessimism              0.254    -0.626    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.105    -0.521    driver2/A[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver2/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/A[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.251ns (65.515%)  route 0.132ns (34.485%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.559    -0.640    driver2/clk_out3
    SLICE_X48Y83         FDRE                                         r  driver2/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  driver2/count_reg[22]/Q
                         net (fo=3, routed)           0.132    -0.367    driver2/count_reg[22]
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.257 r  driver2/A[6]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.257    driver2/A_0[4]
    SLICE_X49Y84         FDRE                                         r  driver2/A[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.827    -0.879    driver2/clk_out3
    SLICE_X49Y84         FDRE                                         r  driver2/A[4]/C
                         clock pessimism              0.254    -0.625    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.105    -0.520    driver2/A[4]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 driver1/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.560    -0.639    driver1/clk_out3
    SLICE_X52Y85         FDRE                                         r  driver1/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.475 r  driver1/count_reg[26]/Q
                         net (fo=3, routed)           0.127    -0.349    driver1/count_reg[26]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.239 r  driver1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.239    driver1/count_reg[24]_i_1_n_5
    SLICE_X52Y85         FDRE                                         r  driver1/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.829    -0.877    driver1/clk_out3
    SLICE_X52Y85         FDRE                                         r  driver1/count_reg[26]/C
                         clock pessimism              0.238    -0.639    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.134    -0.505    driver1/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 driver1/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.560    -0.639    driver1/clk_out3
    SLICE_X52Y86         FDRE                                         r  driver1/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.475 r  driver1/count_reg[30]/Q
                         net (fo=4, routed)           0.129    -0.346    driver1/count_reg[30]
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.236 r  driver1/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.236    driver1/count_reg[28]_i_1_n_5
    SLICE_X52Y86         FDRE                                         r  driver1/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.829    -0.877    driver1/clk_out3
    SLICE_X52Y86         FDRE                                         r  driver1/count_reg[30]/C
                         clock pessimism              0.238    -0.639    
    SLICE_X52Y86         FDRE (Hold_fdre_C_D)         0.134    -0.505    driver1/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 driver2/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/A[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.251ns (63.514%)  route 0.144ns (36.486%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.560    -0.639    driver2/clk_out3
    SLICE_X48Y85         FDRE                                         r  driver2/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  driver2/count_reg[30]/Q
                         net (fo=4, routed)           0.144    -0.354    driver2/count_reg[30]
    SLICE_X49Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.244 r  driver2/A[13]_i_2__0/O[1]
                         net (fo=1, routed)           0.000    -0.244    driver2/A_0[12]
    SLICE_X49Y86         FDRE                                         r  driver2/A[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.828    -0.878    driver2/clk_out3
    SLICE_X49Y86         FDRE                                         r  driver2/A[12]/C
                         clock pessimism              0.254    -0.624    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.105    -0.519    driver2/A[12]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 driver2/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.559    -0.640    driver2/clk_out3
    SLICE_X48Y83         FDRE                                         r  driver2/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  driver2/count_reg[22]/Q
                         net (fo=3, routed)           0.146    -0.353    driver2/count_reg[22]
    SLICE_X48Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.242 r  driver2/count_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.242    driver2/count_reg[20]_i_1__0_n_5
    SLICE_X48Y83         FDRE                                         r  driver2/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.826    -0.880    driver2/clk_out3
    SLICE_X48Y83         FDRE                                         r  driver2/count_reg[22]/C
                         clock pessimism              0.240    -0.640    
    SLICE_X48Y83         FDRE (Hold_fdre_C_D)         0.105    -0.535    driver2/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 driver1/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.560    -0.639    driver1/clk_out3
    SLICE_X52Y85         FDRE                                         r  driver1/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.475 r  driver1/count_reg[26]/Q
                         net (fo=3, routed)           0.127    -0.349    driver1/count_reg[26]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.203 r  driver1/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    driver1/count_reg[24]_i_1_n_4
    SLICE_X52Y85         FDRE                                         r  driver1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.829    -0.877    driver1/clk_out3
    SLICE_X52Y85         FDRE                                         r  driver1/count_reg[27]/C
                         clock pessimism              0.238    -0.639    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.134    -0.505    driver1/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 driver1/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.310ns (70.656%)  route 0.129ns (29.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.560    -0.639    driver1/clk_out3
    SLICE_X52Y86         FDRE                                         r  driver1/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.475 r  driver1/count_reg[30]/Q
                         net (fo=4, routed)           0.129    -0.346    driver1/count_reg[30]
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.200 r  driver1/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.200    driver1/count_reg[28]_i_1_n_4
    SLICE_X52Y86         FDRE                                         r  driver1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.829    -0.877    driver1/clk_out3
    SLICE_X52Y86         FDRE                                         r  driver1/count_reg[31]/C
                         clock pessimism              0.238    -0.639    
    SLICE_X52Y86         FDRE (Hold_fdre_C_D)         0.134    -0.505    driver1/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 driver2/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.252ns (61.484%)  route 0.158ns (38.516%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.560    -0.639    driver2/clk_out3
    SLICE_X48Y85         FDRE                                         r  driver2/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  driver2/count_reg[30]/Q
                         net (fo=4, routed)           0.158    -0.340    driver2/count_reg[30]
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.229 r  driver2/count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.229    driver2/count_reg[28]_i_1__0_n_5
    SLICE_X48Y85         FDRE                                         r  driver2/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.828    -0.878    driver2/clk_out3
    SLICE_X48Y85         FDRE                                         r  driver2/count_reg[30]/C
                         clock pessimism              0.239    -0.639    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.105    -0.534    driver2/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_1
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.714       3.559      BUFGCTRL_X0Y3    clk_wiz_1/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.714       4.465      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X50Y78     driver1/A[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X50Y80     driver1/A[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X50Y81     driver1/A[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X50Y81     driver1/A[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X50Y81     driver1/A[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X50Y78     driver1/A[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X50Y78     driver1/A[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X50Y79     driver1/A[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.714       207.646    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X50Y78     driver1/A[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X50Y78     driver1/A[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X50Y80     driver1/A[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X50Y80     driver1/A[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X50Y81     driver1/A[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X50Y81     driver1/A[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X50Y81     driver1/A[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X50Y81     driver1/A[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X50Y81     driver1/A[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X50Y81     driver1/A[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X50Y78     driver1/A[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X50Y78     driver1/A[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X50Y80     driver1/A[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X50Y80     driver1/A[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X50Y81     driver1/A[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X50Y81     driver1/A[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X50Y81     driver1/A[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X50Y81     driver1/A[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X50Y81     driver1/A[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X50Y81     driver1/A[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_1
  To Clock:  clk_out4_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/accTemp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 3.775ns (41.667%)  route 5.285ns (58.333%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 8.712 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.600    -0.928    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.944 r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.009    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.434 r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.654     6.087    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_0[0]
    SLICE_X54Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.237 r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=2, routed)           0.806     7.043    camera_top/acc3/accumulator_n_5
    SLICE_X54Y26         LUT6 (Prop_lut6_I3_O)        0.328     7.371 r  camera_top/acc3/accTemp[5]_i_1/O
                         net (fo=6, routed)           0.760     8.132    camera_top/acc3/accTemp[5]_i_1_n_0
    SLICE_X49Y27         FDRE                                         r  camera_top/acc3/accTemp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.437     8.712    camera_top/acc3/clk_out4
    SLICE_X49Y27         FDRE                                         r  camera_top/acc3/accTemp_reg[1]/C
                         clock pessimism              0.482     9.194    
                         clock uncertainty           -0.077     9.117    
    SLICE_X49Y27         FDRE (Setup_fdre_C_CE)      -0.205     8.912    camera_top/acc3/accTemp_reg[1]
  -------------------------------------------------------------------
                         required time                          8.912    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/accTemp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 3.775ns (41.667%)  route 5.285ns (58.333%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 8.712 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.600    -0.928    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.944 r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.009    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.434 r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.654     6.087    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_0[0]
    SLICE_X54Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.237 r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=2, routed)           0.806     7.043    camera_top/acc3/accumulator_n_5
    SLICE_X54Y26         LUT6 (Prop_lut6_I3_O)        0.328     7.371 r  camera_top/acc3/accTemp[5]_i_1/O
                         net (fo=6, routed)           0.760     8.132    camera_top/acc3/accTemp[5]_i_1_n_0
    SLICE_X49Y27         FDRE                                         r  camera_top/acc3/accTemp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.437     8.712    camera_top/acc3/clk_out4
    SLICE_X49Y27         FDRE                                         r  camera_top/acc3/accTemp_reg[2]/C
                         clock pessimism              0.482     9.194    
                         clock uncertainty           -0.077     9.117    
    SLICE_X49Y27         FDRE (Setup_fdre_C_CE)      -0.205     8.912    camera_top/acc3/accTemp_reg[2]
  -------------------------------------------------------------------
                         required time                          8.912    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/accTemp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 3.775ns (41.667%)  route 5.285ns (58.333%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 8.712 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.600    -0.928    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.944 r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.009    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.434 r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.654     6.087    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_0[0]
    SLICE_X54Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.237 r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=2, routed)           0.806     7.043    camera_top/acc3/accumulator_n_5
    SLICE_X54Y26         LUT6 (Prop_lut6_I3_O)        0.328     7.371 r  camera_top/acc3/accTemp[5]_i_1/O
                         net (fo=6, routed)           0.760     8.132    camera_top/acc3/accTemp[5]_i_1_n_0
    SLICE_X49Y27         FDRE                                         r  camera_top/acc3/accTemp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.437     8.712    camera_top/acc3/clk_out4
    SLICE_X49Y27         FDRE                                         r  camera_top/acc3/accTemp_reg[3]/C
                         clock pessimism              0.482     9.194    
                         clock uncertainty           -0.077     9.117    
    SLICE_X49Y27         FDRE (Setup_fdre_C_CE)      -0.205     8.912    camera_top/acc3/accTemp_reg[3]
  -------------------------------------------------------------------
                         required time                          8.912    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/accTemp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 3.775ns (41.667%)  route 5.285ns (58.333%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 8.712 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.600    -0.928    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.944 r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.009    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.434 r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.654     6.087    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_0[0]
    SLICE_X54Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.237 r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=2, routed)           0.806     7.043    camera_top/acc3/accumulator_n_5
    SLICE_X54Y26         LUT6 (Prop_lut6_I3_O)        0.328     7.371 r  camera_top/acc3/accTemp[5]_i_1/O
                         net (fo=6, routed)           0.760     8.132    camera_top/acc3/accTemp[5]_i_1_n_0
    SLICE_X49Y27         FDRE                                         r  camera_top/acc3/accTemp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.437     8.712    camera_top/acc3/clk_out4
    SLICE_X49Y27         FDRE                                         r  camera_top/acc3/accTemp_reg[4]/C
                         clock pessimism              0.482     9.194    
                         clock uncertainty           -0.077     9.117    
    SLICE_X49Y27         FDRE (Setup_fdre_C_CE)      -0.205     8.912    camera_top/acc3/accTemp_reg[4]
  -------------------------------------------------------------------
                         required time                          8.912    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/accTemp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 3.775ns (41.667%)  route 5.285ns (58.333%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 8.712 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.600    -0.928    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.944 r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.009    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.434 r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.654     6.087    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_0[0]
    SLICE_X54Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.237 r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=2, routed)           0.806     7.043    camera_top/acc3/accumulator_n_5
    SLICE_X54Y26         LUT6 (Prop_lut6_I3_O)        0.328     7.371 r  camera_top/acc3/accTemp[5]_i_1/O
                         net (fo=6, routed)           0.760     8.132    camera_top/acc3/accTemp[5]_i_1_n_0
    SLICE_X49Y27         FDRE                                         r  camera_top/acc3/accTemp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.437     8.712    camera_top/acc3/clk_out4
    SLICE_X49Y27         FDRE                                         r  camera_top/acc3/accTemp_reg[5]/C
                         clock pessimism              0.482     9.194    
                         clock uncertainty           -0.077     9.117    
    SLICE_X49Y27         FDRE (Setup_fdre_C_CE)      -0.205     8.912    camera_top/acc3/accTemp_reg[5]
  -------------------------------------------------------------------
                         required time                          8.912    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/accTemp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 3.775ns (42.352%)  route 5.138ns (57.648%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 8.712 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.600    -0.928    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.944 r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.009    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.434 r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.654     6.087    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_0[0]
    SLICE_X54Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.237 r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=2, routed)           0.806     7.043    camera_top/acc3/accumulator_n_5
    SLICE_X54Y26         LUT6 (Prop_lut6_I3_O)        0.328     7.371 r  camera_top/acc3/accTemp[5]_i_1/O
                         net (fo=6, routed)           0.614     7.985    camera_top/acc3/accTemp[5]_i_1_n_0
    SLICE_X54Y26         FDRE                                         r  camera_top/acc3/accTemp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.437     8.712    camera_top/acc3/clk_out4
    SLICE_X54Y26         FDRE                                         r  camera_top/acc3/accTemp_reg[0]/C
                         clock pessimism              0.482     9.194    
                         clock uncertainty           -0.077     9.117    
    SLICE_X54Y26         FDRE (Setup_fdre_C_CE)      -0.169     8.948    camera_top/acc3/accTemp_reg[0]
  -------------------------------------------------------------------
                         required time                          8.948    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 camera_top/acc3/writeEnable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.447ns  (logic 0.802ns (9.495%)  route 7.645ns (90.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.761 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.549    -0.980    camera_top/acc3/clk_out4
    SLICE_X14Y25         FDRE                                         r  camera_top/acc3/writeEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.502 r  camera_top/acc3/writeEnable_reg/Q
                         net (fo=32, routed)          6.127     5.625    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wea[0]
    SLICE_X48Y74         LUT3 (Prop_lut3_I0_O)        0.324     5.949 f  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           1.518     7.467    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_3
    RAMB36_X2Y19         RAMB36E1                                     r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.486     8.761    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.482     9.243    
                         clock uncertainty           -0.077     9.166    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.672     8.494    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.644ns  (required time - arrival time)
  Source:                 camera_top/acc3/writeEnable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 0.478ns (6.132%)  route 7.317ns (93.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.761 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.549    -0.980    camera_top/acc3/clk_out4
    SLICE_X14Y25         FDRE                                         r  camera_top/acc3/writeEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.502 r  camera_top/acc3/writeEnable_reg/Q
                         net (fo=32, routed)          7.317     6.815    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y19         RAMB36E1                                     r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.486     8.761    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.482     9.243    
                         clock uncertainty           -0.077     9.166    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.706     8.460    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 camera_top/acc3/writeEnable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.752ns  (logic 0.478ns (6.166%)  route 7.274ns (93.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.760 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.980ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.549    -0.980    camera_top/acc3/clk_out4
    SLICE_X14Y25         FDRE                                         r  camera_top/acc3/writeEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.502 r  camera_top/acc3/writeEnable_reg/Q
                         net (fo=32, routed)          7.274     6.772    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y18         RAMB36E1                                     r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.485     8.760    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.482     9.242    
                         clock uncertainty           -0.077     9.165    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.706     8.459    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -6.772    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/accTemp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.308ns  (logic 3.775ns (45.441%)  route 4.533ns (54.559%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 8.712 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.600    -0.928    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.944 r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.009    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.434 r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.654     6.087    camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_0[0]
    SLICE_X54Y25         LUT3 (Prop_lut3_I2_O)        0.150     6.237 r  camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=2, routed)           0.814     7.051    camera_top/acc3/accumulator_n_5
    SLICE_X54Y26         LUT6 (Prop_lut6_I3_O)        0.328     7.379 r  camera_top/acc3/accTemp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.379    camera_top/acc3/accTemp[0]
    SLICE_X54Y26         FDRE                                         r  camera_top/acc3/accTemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.437     8.712    camera_top/acc3/clk_out4
    SLICE_X54Y26         FDRE                                         r  camera_top/acc3/accTemp_reg[0]/C
                         clock pessimism              0.482     9.194    
                         clock uncertainty           -0.077     9.117    
    SLICE_X54Y26         FDRE (Setup_fdre_C_D)        0.077     9.194    camera_top/acc3/accTemp_reg[0]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  1.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 camera_top/frame/inputPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.848%)  route 0.321ns (66.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.562    -0.637    camera_top/frame/clk_out4
    SLICE_X50Y35         FDRE                                         r  camera_top/frame/inputPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.473 r  camera_top/frame/inputPixel_reg[1]/Q
                         net (fo=32, routed)          0.321    -0.153    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y8          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.878    -0.828    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.555    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.259    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 camera_top/frame/inputPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.213%)  route 0.345ns (67.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.562    -0.637    camera_top/frame/clk_out4
    SLICE_X50Y35         FDRE                                         r  camera_top/frame/inputPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.473 r  camera_top/frame/inputPixel_reg[1]/Q
                         net (fo=32, routed)          0.345    -0.128    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y9          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.879    -0.827    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.554    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.258    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 camera_top/frame/inputPixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.434%)  route 0.373ns (72.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.562    -0.637    camera_top/frame/clk_out4
    SLICE_X51Y34         FDRE                                         r  camera_top/frame/inputPixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  camera_top/frame/inputPixel_reg[3]/Q
                         net (fo=32, routed)          0.373    -0.123    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y8          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.878    -0.828    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.555    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.259    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 camera_top/frame/inputPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.164ns (31.193%)  route 0.362ns (68.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.562    -0.637    camera_top/frame/clk_out4
    SLICE_X50Y35         FDRE                                         r  camera_top/frame/inputPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.473 r  camera_top/frame/inputPixel_reg[2]/Q
                         net (fo=32, routed)          0.362    -0.111    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y6          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.872    -0.834    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.561    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.265    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 camera_top/frame/inputPixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.141ns (25.217%)  route 0.418ns (74.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.562    -0.637    camera_top/frame/clk_out4
    SLICE_X51Y34         FDRE                                         r  camera_top/frame/inputPixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  camera_top/frame/inputPixel_reg[3]/Q
                         net (fo=32, routed)          0.418    -0.078    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y7          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.877    -0.829    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.556    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.260    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 camera_top/frame/inputPixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.141ns (24.766%)  route 0.428ns (75.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.562    -0.637    camera_top/frame/clk_out4
    SLICE_X51Y34         FDRE                                         r  camera_top/frame/inputPixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  camera_top/frame/inputPixel_reg[3]/Q
                         net (fo=32, routed)          0.428    -0.068    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y8          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.879    -0.827    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.554    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.258    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 camera_top/acc3/FSM_sequential_caseReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/FSM_sequential_caseReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.210ns (35.845%)  route 0.376ns (64.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.553    -0.646    camera_top/acc3/clk_out4
    SLICE_X30Y22         FDRE                                         r  camera_top/acc3/FSM_sequential_caseReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.482 r  camera_top/acc3/FSM_sequential_caseReg_reg[0]/Q
                         net (fo=31, routed)          0.376    -0.106    camera_top/acc3/FSM_sequential_caseReg_reg[0]_0[0]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.046    -0.060 r  camera_top/acc3/FSM_sequential_caseReg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.060    camera_top/acc3/caseReg[2]
    SLICE_X42Y22         FDRE                                         r  camera_top/acc3/FSM_sequential_caseReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.820    -0.887    camera_top/acc3/clk_out4
    SLICE_X42Y22         FDRE                                         r  camera_top/acc3/FSM_sequential_caseReg_reg[2]/C
                         clock pessimism              0.503    -0.384    
    SLICE_X42Y22         FDRE (Hold_fdre_C_D)         0.131    -0.253    camera_top/acc3/FSM_sequential_caseReg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 camera_top/frame/inputPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.985%)  route 0.402ns (71.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.562    -0.637    camera_top/frame/clk_out4
    SLICE_X50Y35         FDRE                                         r  camera_top/frame/inputPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.473 r  camera_top/frame/inputPixel_reg[2]/Q
                         net (fo=32, routed)          0.402    -0.071    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y6          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.871    -0.835    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.562    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.266    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 camera_top/acc3/FSM_sequential_caseReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/FSM_sequential_caseReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.735%)  route 0.376ns (64.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.553    -0.646    camera_top/acc3/clk_out4
    SLICE_X30Y22         FDRE                                         r  camera_top/acc3/FSM_sequential_caseReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.482 r  camera_top/acc3/FSM_sequential_caseReg_reg[0]/Q
                         net (fo=31, routed)          0.376    -0.106    camera_top/acc3/FSM_sequential_caseReg_reg[0]_0[0]
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.061 r  camera_top/acc3/FSM_sequential_caseReg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.061    camera_top/acc3/caseReg[1]
    SLICE_X42Y22         FDRE                                         r  camera_top/acc3/FSM_sequential_caseReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.820    -0.887    camera_top/acc3/clk_out4
    SLICE_X42Y22         FDRE                                         r  camera_top/acc3/FSM_sequential_caseReg_reg[1]/C
                         clock pessimism              0.503    -0.384    
    SLICE_X42Y22         FDRE (Hold_fdre_C_D)         0.120    -0.264    camera_top/acc3/FSM_sequential_caseReg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 camera_top/frame/inputPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.164ns (28.074%)  route 0.420ns (71.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.562    -0.637    camera_top/frame/clk_out4
    SLICE_X50Y35         FDRE                                         r  camera_top/frame/inputPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.473 r  camera_top/frame/inputPixel_reg[2]/Q
                         net (fo=32, routed)          0.420    -0.053    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y8          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.878    -0.828    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.555    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.259    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_1
Waveform(ns):       { 0.000 5.143 }
Period(ns):         10.286
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X0Y4      camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.286      7.394      RAMB36_X0Y4      camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X0Y5      camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.286      7.394      RAMB36_X0Y5      camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X2Y2      camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.286      7.394      RAMB36_X2Y2      camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X2Y3      camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.286      7.394      RAMB36_X2Y3      camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X1Y2      camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.286      7.394      RAMB36_X1Y2      camera_top/acc3/accumulator/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.286      203.074    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X30Y22     camera_top/acc3/FSM_sequential_caseReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X30Y22     camera_top/acc3/FSM_sequential_caseReg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X42Y22     camera_top/acc3/FSM_sequential_caseReg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X42Y22     camera_top/acc3/FSM_sequential_caseReg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X42Y22     camera_top/acc3/FSM_sequential_caseReg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X42Y22     camera_top/acc3/FSM_sequential_caseReg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X15Y23     camera_top/acc3/X_reg[0]_i_1_psdsp/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X15Y23     camera_top/acc3/X_reg[0]_i_1_psdsp/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X15Y23     camera_top/acc3/X_reg[1]_i_1_psdsp/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X15Y23     camera_top/acc3/X_reg[1]_i_1_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X30Y22     camera_top/acc3/FSM_sequential_caseReg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X30Y22     camera_top/acc3/FSM_sequential_caseReg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X42Y22     camera_top/acc3/FSM_sequential_caseReg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X42Y22     camera_top/acc3/FSM_sequential_caseReg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X42Y22     camera_top/acc3/FSM_sequential_caseReg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X42Y22     camera_top/acc3/FSM_sequential_caseReg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X15Y23     camera_top/acc3/X_reg[0]_i_1_psdsp/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X15Y23     camera_top/acc3/X_reg[0]_i_1_psdsp/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X15Y23     camera_top/acc3/X_reg[1]_i_1_psdsp/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X15Y23     camera_top/acc3/X_reg[1]_i_1_psdsp/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out4_clk_wiz_1

Setup :           99  Failing Endpoints,  Worst Slack       -6.188ns,  Total Violation     -412.542ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.188ns  (required time - arrival time)
  Source:                 camera_top/acc3/inAddress1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/acc3/inAddress_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk_out4_clk_wiz_1 rise@41.143ns - clk_out2_clk_wiz_1 rise@40.000ns)
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 39.660 - 41.143 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 39.112 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    41.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    35.709 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    37.375    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.471 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.641    39.112    camera_top/acc3/clk_out2
    DSP48_X0Y10          DSP48E1                                      r  camera_top/acc3/inAddress1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      5.515    44.627 r  camera_top/acc3/inAddress1/PCOUT[0]
                         net (fo=1, routed)           0.002    44.629    camera_top/acc3/inAddress1_n_153
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     41.143    41.143 r  
    N15                                               0.000    41.143 r  clkin (IN)
                         net (fo=0)                   0.000    41.143    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    42.513 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.675    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    36.453 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    38.041    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.132 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.529    39.660    camera_top/acc3/clk_out4
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/CLK
                         clock pessimism              0.398    40.058    
                         clock uncertainty           -0.217    39.841    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    38.441    camera_top/acc3/inAddress_reg
  -------------------------------------------------------------------
                         required time                         38.441    
                         arrival time                         -44.629    
  -------------------------------------------------------------------
                         slack                                 -6.188    

Slack (VIOLATED) :        -6.188ns  (required time - arrival time)
  Source:                 camera_top/acc3/inAddress1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/acc3/inAddress_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk_out4_clk_wiz_1 rise@41.143ns - clk_out2_clk_wiz_1 rise@40.000ns)
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 39.660 - 41.143 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 39.112 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    41.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    35.709 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    37.375    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.471 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.641    39.112    camera_top/acc3/clk_out2
    DSP48_X0Y10          DSP48E1                                      r  camera_top/acc3/inAddress1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      5.515    44.627 r  camera_top/acc3/inAddress1/PCOUT[10]
                         net (fo=1, routed)           0.002    44.629    camera_top/acc3/inAddress1_n_143
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     41.143    41.143 r  
    N15                                               0.000    41.143 r  clkin (IN)
                         net (fo=0)                   0.000    41.143    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    42.513 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.675    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    36.453 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    38.041    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.132 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.529    39.660    camera_top/acc3/clk_out4
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/CLK
                         clock pessimism              0.398    40.058    
                         clock uncertainty           -0.217    39.841    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    38.441    camera_top/acc3/inAddress_reg
  -------------------------------------------------------------------
                         required time                         38.441    
                         arrival time                         -44.629    
  -------------------------------------------------------------------
                         slack                                 -6.188    

Slack (VIOLATED) :        -6.188ns  (required time - arrival time)
  Source:                 camera_top/acc3/inAddress1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/acc3/inAddress_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk_out4_clk_wiz_1 rise@41.143ns - clk_out2_clk_wiz_1 rise@40.000ns)
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 39.660 - 41.143 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 39.112 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    41.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    35.709 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    37.375    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.471 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.641    39.112    camera_top/acc3/clk_out2
    DSP48_X0Y10          DSP48E1                                      r  camera_top/acc3/inAddress1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      5.515    44.627 r  camera_top/acc3/inAddress1/PCOUT[11]
                         net (fo=1, routed)           0.002    44.629    camera_top/acc3/inAddress1_n_142
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     41.143    41.143 r  
    N15                                               0.000    41.143 r  clkin (IN)
                         net (fo=0)                   0.000    41.143    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    42.513 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.675    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    36.453 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    38.041    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.132 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.529    39.660    camera_top/acc3/clk_out4
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/CLK
                         clock pessimism              0.398    40.058    
                         clock uncertainty           -0.217    39.841    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    38.441    camera_top/acc3/inAddress_reg
  -------------------------------------------------------------------
                         required time                         38.441    
                         arrival time                         -44.629    
  -------------------------------------------------------------------
                         slack                                 -6.188    

Slack (VIOLATED) :        -6.188ns  (required time - arrival time)
  Source:                 camera_top/acc3/inAddress1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/acc3/inAddress_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk_out4_clk_wiz_1 rise@41.143ns - clk_out2_clk_wiz_1 rise@40.000ns)
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 39.660 - 41.143 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 39.112 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    41.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    35.709 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    37.375    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.471 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.641    39.112    camera_top/acc3/clk_out2
    DSP48_X0Y10          DSP48E1                                      r  camera_top/acc3/inAddress1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      5.515    44.627 r  camera_top/acc3/inAddress1/PCOUT[12]
                         net (fo=1, routed)           0.002    44.629    camera_top/acc3/inAddress1_n_141
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     41.143    41.143 r  
    N15                                               0.000    41.143 r  clkin (IN)
                         net (fo=0)                   0.000    41.143    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    42.513 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.675    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    36.453 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    38.041    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.132 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.529    39.660    camera_top/acc3/clk_out4
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/CLK
                         clock pessimism              0.398    40.058    
                         clock uncertainty           -0.217    39.841    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    38.441    camera_top/acc3/inAddress_reg
  -------------------------------------------------------------------
                         required time                         38.441    
                         arrival time                         -44.629    
  -------------------------------------------------------------------
                         slack                                 -6.188    

Slack (VIOLATED) :        -6.188ns  (required time - arrival time)
  Source:                 camera_top/acc3/inAddress1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/acc3/inAddress_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk_out4_clk_wiz_1 rise@41.143ns - clk_out2_clk_wiz_1 rise@40.000ns)
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 39.660 - 41.143 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 39.112 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    41.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    35.709 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    37.375    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.471 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.641    39.112    camera_top/acc3/clk_out2
    DSP48_X0Y10          DSP48E1                                      r  camera_top/acc3/inAddress1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      5.515    44.627 r  camera_top/acc3/inAddress1/PCOUT[13]
                         net (fo=1, routed)           0.002    44.629    camera_top/acc3/inAddress1_n_140
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     41.143    41.143 r  
    N15                                               0.000    41.143 r  clkin (IN)
                         net (fo=0)                   0.000    41.143    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    42.513 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.675    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    36.453 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    38.041    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.132 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.529    39.660    camera_top/acc3/clk_out4
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/CLK
                         clock pessimism              0.398    40.058    
                         clock uncertainty           -0.217    39.841    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    38.441    camera_top/acc3/inAddress_reg
  -------------------------------------------------------------------
                         required time                         38.441    
                         arrival time                         -44.629    
  -------------------------------------------------------------------
                         slack                                 -6.188    

Slack (VIOLATED) :        -6.188ns  (required time - arrival time)
  Source:                 camera_top/acc3/inAddress1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/acc3/inAddress_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk_out4_clk_wiz_1 rise@41.143ns - clk_out2_clk_wiz_1 rise@40.000ns)
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 39.660 - 41.143 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 39.112 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    41.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    35.709 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    37.375    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.471 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.641    39.112    camera_top/acc3/clk_out2
    DSP48_X0Y10          DSP48E1                                      r  camera_top/acc3/inAddress1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      5.515    44.627 r  camera_top/acc3/inAddress1/PCOUT[14]
                         net (fo=1, routed)           0.002    44.629    camera_top/acc3/inAddress1_n_139
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     41.143    41.143 r  
    N15                                               0.000    41.143 r  clkin (IN)
                         net (fo=0)                   0.000    41.143    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    42.513 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.675    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    36.453 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    38.041    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.132 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.529    39.660    camera_top/acc3/clk_out4
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/CLK
                         clock pessimism              0.398    40.058    
                         clock uncertainty           -0.217    39.841    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    38.441    camera_top/acc3/inAddress_reg
  -------------------------------------------------------------------
                         required time                         38.441    
                         arrival time                         -44.629    
  -------------------------------------------------------------------
                         slack                                 -6.188    

Slack (VIOLATED) :        -6.188ns  (required time - arrival time)
  Source:                 camera_top/acc3/inAddress1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/acc3/inAddress_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk_out4_clk_wiz_1 rise@41.143ns - clk_out2_clk_wiz_1 rise@40.000ns)
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 39.660 - 41.143 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 39.112 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    41.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    35.709 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    37.375    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.471 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.641    39.112    camera_top/acc3/clk_out2
    DSP48_X0Y10          DSP48E1                                      r  camera_top/acc3/inAddress1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      5.515    44.627 r  camera_top/acc3/inAddress1/PCOUT[15]
                         net (fo=1, routed)           0.002    44.629    camera_top/acc3/inAddress1_n_138
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     41.143    41.143 r  
    N15                                               0.000    41.143 r  clkin (IN)
                         net (fo=0)                   0.000    41.143    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    42.513 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.675    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    36.453 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    38.041    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.132 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.529    39.660    camera_top/acc3/clk_out4
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/CLK
                         clock pessimism              0.398    40.058    
                         clock uncertainty           -0.217    39.841    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    38.441    camera_top/acc3/inAddress_reg
  -------------------------------------------------------------------
                         required time                         38.441    
                         arrival time                         -44.629    
  -------------------------------------------------------------------
                         slack                                 -6.188    

Slack (VIOLATED) :        -6.188ns  (required time - arrival time)
  Source:                 camera_top/acc3/inAddress1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/acc3/inAddress_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk_out4_clk_wiz_1 rise@41.143ns - clk_out2_clk_wiz_1 rise@40.000ns)
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 39.660 - 41.143 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 39.112 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    41.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    35.709 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    37.375    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.471 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.641    39.112    camera_top/acc3/clk_out2
    DSP48_X0Y10          DSP48E1                                      r  camera_top/acc3/inAddress1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      5.515    44.627 r  camera_top/acc3/inAddress1/PCOUT[16]
                         net (fo=1, routed)           0.002    44.629    camera_top/acc3/inAddress1_n_137
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     41.143    41.143 r  
    N15                                               0.000    41.143 r  clkin (IN)
                         net (fo=0)                   0.000    41.143    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    42.513 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.675    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    36.453 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    38.041    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.132 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.529    39.660    camera_top/acc3/clk_out4
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/CLK
                         clock pessimism              0.398    40.058    
                         clock uncertainty           -0.217    39.841    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    38.441    camera_top/acc3/inAddress_reg
  -------------------------------------------------------------------
                         required time                         38.441    
                         arrival time                         -44.629    
  -------------------------------------------------------------------
                         slack                                 -6.188    

Slack (VIOLATED) :        -6.188ns  (required time - arrival time)
  Source:                 camera_top/acc3/inAddress1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/acc3/inAddress_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk_out4_clk_wiz_1 rise@41.143ns - clk_out2_clk_wiz_1 rise@40.000ns)
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 39.660 - 41.143 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 39.112 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    41.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    35.709 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    37.375    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.471 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.641    39.112    camera_top/acc3/clk_out2
    DSP48_X0Y10          DSP48E1                                      r  camera_top/acc3/inAddress1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      5.515    44.627 r  camera_top/acc3/inAddress1/PCOUT[17]
                         net (fo=1, routed)           0.002    44.629    camera_top/acc3/inAddress1_n_136
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     41.143    41.143 r  
    N15                                               0.000    41.143 r  clkin (IN)
                         net (fo=0)                   0.000    41.143    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    42.513 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.675    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    36.453 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    38.041    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.132 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.529    39.660    camera_top/acc3/clk_out4
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/CLK
                         clock pessimism              0.398    40.058    
                         clock uncertainty           -0.217    39.841    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    38.441    camera_top/acc3/inAddress_reg
  -------------------------------------------------------------------
                         required time                         38.441    
                         arrival time                         -44.629    
  -------------------------------------------------------------------
                         slack                                 -6.188    

Slack (VIOLATED) :        -6.188ns  (required time - arrival time)
  Source:                 camera_top/acc3/inAddress1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/acc3/inAddress_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.143ns  (clk_out4_clk_wiz_1 rise@41.143ns - clk_out2_clk_wiz_1 rise@40.000ns)
  Data Path Delay:        5.517ns  (logic 5.515ns (99.964%)  route 0.002ns (0.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 39.660 - 41.143 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 39.112 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    41.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    35.709 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    37.375    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.471 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.641    39.112    camera_top/acc3/clk_out2
    DSP48_X0Y10          DSP48E1                                      r  camera_top/acc3/inAddress1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      5.515    44.627 r  camera_top/acc3/inAddress1/PCOUT[18]
                         net (fo=1, routed)           0.002    44.629    camera_top/acc3/inAddress1_n_135
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     41.143    41.143 r  
    N15                                               0.000    41.143 r  clkin (IN)
                         net (fo=0)                   0.000    41.143    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    42.513 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.675    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    36.453 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    38.041    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    38.132 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.529    39.660    camera_top/acc3/clk_out4
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/CLK
                         clock pessimism              0.398    40.058    
                         clock uncertainty           -0.217    39.841    
    DSP48_X0Y11          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    38.441    camera_top/acc3/inAddress_reg
  -------------------------------------------------------------------
                         required time                         38.441    
                         arrival time                         -44.629    
  -------------------------------------------------------------------
                         slack                                 -6.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 camera_top/display/vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/acc3/Y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.209ns (28.221%)  route 0.532ns (71.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.554    -0.645    camera_top/display/vga_control/clk_out2
    SLICE_X12Y23         FDRE                                         r  camera_top/display/vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.481 r  camera_top/display/vga_control/vcounter_reg[3]/Q
                         net (fo=16, routed)          0.532     0.050    camera_top/acc3/outAddress1_0[3]
    SLICE_X10Y25         LUT6 (Prop_lut6_I3_O)        0.045     0.095 r  camera_top/acc3/Y_reg[3]_i_1/O
                         net (fo=2, routed)           0.000     0.095    camera_top/acc3/Y_reg[3]
    SLICE_X10Y25         FDRE                                         r  camera_top/acc3/Y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.820    -0.887    camera_top/acc3/clk_out4
    SLICE_X10Y25         FDRE                                         r  camera_top/acc3/Y_reg_reg[3]/C
                         clock pessimism              0.555    -0.332    
                         clock uncertainty            0.217    -0.114    
    SLICE_X10Y25         FDRE (Hold_fdre_C_D)         0.120     0.006    camera_top/acc3/Y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 camera_top/display/vga_control/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/acc3/Y_reg[8]_i_1_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.259ns (40.330%)  route 0.383ns (59.670%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.556    -0.643    camera_top/display/vga_control/clk_out2
    SLICE_X13Y22         FDRE                                         r  camera_top/display/vga_control/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  camera_top/display/vga_control/vcounter_reg[6]/Q
                         net (fo=16, routed)          0.264    -0.238    camera_top/acc3/outAddress1_0[6]
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  camera_top/acc3/Y_reg[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.193    camera_top/acc3/Y_reg[6]_i_2_n_0
    SLICE_X14Y20         MUXF7 (Prop_muxf7_I0_O)      0.073    -0.120 r  camera_top/acc3/Y_reg_reg[6]_i_1/O
                         net (fo=2, routed)           0.119    -0.001    camera_top/acc3/Y_reg[6]
    SLICE_X13Y19         FDRE                                         r  camera_top/acc3/Y_reg[8]_i_1_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.826    -0.881    camera_top/acc3/clk_out4
    SLICE_X13Y19         FDRE                                         r  camera_top/acc3/Y_reg[8]_i_1_psdsp_2/C
                         clock pessimism              0.555    -0.326    
                         clock uncertainty            0.217    -0.108    
    SLICE_X13Y19         FDRE (Hold_fdre_C_D)         0.015    -0.093    camera_top/acc3/Y_reg[8]_i_1_psdsp_2
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 camera_top/display/vga_control/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/acc3/Y_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.259ns (40.382%)  route 0.382ns (59.618%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.556    -0.643    camera_top/display/vga_control/clk_out2
    SLICE_X13Y22         FDRE                                         r  camera_top/display/vga_control/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  camera_top/display/vga_control/vcounter_reg[6]/Q
                         net (fo=16, routed)          0.264    -0.238    camera_top/acc3/outAddress1_0[6]
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  camera_top/acc3/Y_reg[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.193    camera_top/acc3/Y_reg[6]_i_2_n_0
    SLICE_X14Y20         MUXF7 (Prop_muxf7_I0_O)      0.073    -0.120 r  camera_top/acc3/Y_reg_reg[6]_i_1/O
                         net (fo=2, routed)           0.118    -0.002    camera_top/acc3/Y_reg[6]
    SLICE_X13Y20         FDRE                                         r  camera_top/acc3/Y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.825    -0.882    camera_top/acc3/clk_out4
    SLICE_X13Y20         FDRE                                         r  camera_top/acc3/Y_reg_reg[6]/C
                         clock pessimism              0.555    -0.327    
                         clock uncertainty            0.217    -0.109    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.015    -0.094    camera_top/acc3/Y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 camera_top/display/vga_control/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/acc3/X_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.212ns (27.829%)  route 0.550ns (72.171%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.554    -0.645    camera_top/display/vga_control/clk_out2
    SLICE_X14Y23         FDRE                                         r  camera_top/display/vga_control/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.481 r  camera_top/display/vga_control/hcounter_reg[0]/Q
                         net (fo=17, routed)          0.550     0.069    camera_top/acc3/Q[0]
    SLICE_X15Y23         LUT5 (Prop_lut5_I0_O)        0.048     0.117 r  camera_top/acc3/X_reg[0]_i_1/O
                         net (fo=2, routed)           0.000     0.117    camera_top/acc3/X_reg[0]
    SLICE_X15Y23         FDRE                                         r  camera_top/acc3/X_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.821    -0.886    camera_top/acc3/clk_out4
    SLICE_X15Y23         FDRE                                         r  camera_top/acc3/X_reg_reg[0]/C
                         clock pessimism              0.555    -0.331    
                         clock uncertainty            0.217    -0.113    
    SLICE_X15Y23         FDRE (Hold_fdre_C_D)         0.101    -0.012    camera_top/acc3/X_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 camera_top/display/vga_control/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/acc3/X_reg[0]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.212ns (27.829%)  route 0.550ns (72.171%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.554    -0.645    camera_top/display/vga_control/clk_out2
    SLICE_X14Y23         FDRE                                         r  camera_top/display/vga_control/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.481 r  camera_top/display/vga_control/hcounter_reg[0]/Q
                         net (fo=17, routed)          0.550     0.069    camera_top/acc3/Q[0]
    SLICE_X15Y23         LUT5 (Prop_lut5_I0_O)        0.048     0.117 r  camera_top/acc3/X_reg[0]_i_1/O
                         net (fo=2, routed)           0.000     0.117    camera_top/acc3/X_reg[0]
    SLICE_X15Y23         FDRE                                         r  camera_top/acc3/X_reg[0]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.821    -0.886    camera_top/acc3/clk_out4
    SLICE_X15Y23         FDRE                                         r  camera_top/acc3/X_reg[0]_i_1_psdsp/C
                         clock pessimism              0.555    -0.331    
                         clock uncertainty            0.217    -0.113    
    SLICE_X15Y23         FDRE (Hold_fdre_C_D)         0.100    -0.013    camera_top/acc3/X_reg[0]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 camera_top/display/vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/acc3/X_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.248ns (31.113%)  route 0.549ns (68.887%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.553    -0.646    camera_top/display/vga_control/clk_out2
    SLICE_X15Y24         FDRE                                         r  camera_top/display/vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  camera_top/display/vga_control/hcounter_reg[6]/Q
                         net (fo=20, routed)          0.549     0.044    camera_top/acc3/Q[6]
    SLICE_X10Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.089 r  camera_top/acc3/X_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     0.089    camera_top/acc3/X_reg[6]_i_2_n_0
    SLICE_X10Y21         MUXF7 (Prop_muxf7_I0_O)      0.062     0.151 r  camera_top/acc3/X_reg_reg[6]_i_1/O
                         net (fo=2, routed)           0.000     0.151    camera_top/acc3/X_reg[6]
    SLICE_X10Y21         FDRE                                         r  camera_top/acc3/X_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.824    -0.883    camera_top/acc3/clk_out4
    SLICE_X10Y21         FDRE                                         r  camera_top/acc3/X_reg_reg[6]/C
                         clock pessimism              0.555    -0.328    
                         clock uncertainty            0.217    -0.110    
    SLICE_X10Y21         FDRE (Hold_fdre_C_D)         0.130     0.020    camera_top/acc3/X_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 camera_top/display/vga_control/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/acc3/Y_reg[2]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.209ns (28.263%)  route 0.530ns (71.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.554    -0.645    camera_top/display/vga_control/clk_out2
    SLICE_X12Y23         FDRE                                         r  camera_top/display/vga_control/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.481 r  camera_top/display/vga_control/vcounter_reg[2]/Q
                         net (fo=16, routed)          0.260    -0.222    camera_top/acc3/outAddress1_0[2]
    SLICE_X10Y23         LUT5 (Prop_lut5_I4_O)        0.045    -0.177 r  camera_top/acc3/Y_reg[2]_i_1/O
                         net (fo=2, routed)           0.271     0.094    camera_top/acc3/Y_reg[2]
    SLICE_X11Y22         FDRE                                         r  camera_top/acc3/Y_reg[2]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.823    -0.884    camera_top/acc3/clk_out4
    SLICE_X11Y22         FDRE                                         r  camera_top/acc3/Y_reg[2]_i_1_psdsp/C
                         clock pessimism              0.555    -0.329    
                         clock uncertainty            0.217    -0.111    
    SLICE_X11Y22         FDRE (Hold_fdre_C_D)         0.070    -0.041    camera_top/acc3/Y_reg[2]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 camera_top/display/vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/acc3/inAddress_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.557%)  route 0.371ns (72.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.553    -0.646    camera_top/display/vga_control/clk_out2
    SLICE_X15Y24         FDRE                                         r  camera_top/display/vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  camera_top/display/vga_control/hcounter_reg[6]/Q
                         net (fo=20, routed)          0.371    -0.135    camera_top/acc3/Q[6]
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.913    -0.793    camera_top/acc3/clk_out4
    DSP48_X0Y11          DSP48E1                                      r  camera_top/acc3/inAddress_reg/CLK
                         clock pessimism              0.555    -0.238    
                         clock uncertainty            0.217    -0.021    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                     -0.253    -0.274    camera_top/acc3/inAddress_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 camera_top/display/vga_control/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/acc3/Y_reg[1]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.190ns (24.705%)  route 0.579ns (75.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.556    -0.643    camera_top/display/vga_control/clk_out2
    SLICE_X13Y22         FDRE                                         r  camera_top/display/vga_control/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  camera_top/display/vga_control/vcounter_reg[1]/Q
                         net (fo=15, routed)          0.579     0.077    camera_top/acc3/outAddress1_0[1]
    SLICE_X28Y22         LUT4 (Prop_lut4_I0_O)        0.049     0.126 r  camera_top/acc3/Y_reg[1]_i_1/O
                         net (fo=2, routed)           0.000     0.126    camera_top/acc3/Y_reg[1]
    SLICE_X28Y22         FDRE                                         r  camera_top/acc3/Y_reg[1]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.820    -0.887    camera_top/acc3/clk_out4
    SLICE_X28Y22         FDRE                                         r  camera_top/acc3/Y_reg[1]_i_1_psdsp/C
                         clock pessimism              0.555    -0.332    
                         clock uncertainty            0.217    -0.114    
    SLICE_X28Y22         FDRE (Hold_fdre_C_D)         0.100    -0.014    camera_top/acc3/Y_reg[1]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 camera_top/display/vga_control/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/acc3/Y_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.190ns (24.705%)  route 0.579ns (75.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.556    -0.643    camera_top/display/vga_control/clk_out2
    SLICE_X13Y22         FDRE                                         r  camera_top/display/vga_control/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  camera_top/display/vga_control/vcounter_reg[1]/Q
                         net (fo=15, routed)          0.579     0.077    camera_top/acc3/outAddress1_0[1]
    SLICE_X28Y22         LUT4 (Prop_lut4_I0_O)        0.049     0.126 r  camera_top/acc3/Y_reg[1]_i_1/O
                         net (fo=2, routed)           0.000     0.126    camera_top/acc3/Y_reg[1]
    SLICE_X28Y22         FDRE                                         r  camera_top/acc3/Y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.820    -0.887    camera_top/acc3/clk_out4
    SLICE_X28Y22         FDRE                                         r  camera_top/acc3/Y_reg_reg[1]/C
                         clock pessimism              0.555    -0.332    
                         clock uncertainty            0.217    -0.114    
    SLICE_X28Y22         FDRE (Hold_fdre_C_D)         0.099    -0.015    camera_top/acc3/Y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.141    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/vIdx_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.467ns  (logic 1.690ns (22.631%)  route 5.777ns (77.369%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           4.084     5.526    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.650 r  camera_top/cam/camCapture/inAddress1_i_12__0/O
                         net (fo=1, routed)           0.646     6.296    camera_top/cam/camCapture/inAddress1_i_12__0_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  camera_top/cam/camCapture/inAddress1_i_1__0/O
                         net (fo=10, routed)          1.048     7.467    camera_top/cam/camCapture/E[0]
    SLICE_X49Y16         FDRE                                         r  camera_top/cam/camCapture/vIdx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/vIdx_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.467ns  (logic 1.690ns (22.631%)  route 5.777ns (77.369%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           4.084     5.526    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.650 r  camera_top/cam/camCapture/inAddress1_i_12__0/O
                         net (fo=1, routed)           0.646     6.296    camera_top/cam/camCapture/inAddress1_i_12__0_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  camera_top/cam/camCapture/inAddress1_i_1__0/O
                         net (fo=10, routed)          1.048     7.467    camera_top/cam/camCapture/E[0]
    SLICE_X49Y16         FDRE                                         r  camera_top/cam/camCapture/vIdx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/vIdx_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.428ns  (logic 1.690ns (22.751%)  route 5.738ns (77.249%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           4.084     5.526    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.650 r  camera_top/cam/camCapture/inAddress1_i_12__0/O
                         net (fo=1, routed)           0.646     6.296    camera_top/cam/camCapture/inAddress1_i_12__0_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  camera_top/cam/camCapture/inAddress1_i_1__0/O
                         net (fo=10, routed)          1.008     7.428    camera_top/cam/camCapture/E[0]
    SLICE_X51Y16         FDRE                                         r  camera_top/cam/camCapture/vIdx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/vIdx_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.428ns  (logic 1.690ns (22.751%)  route 5.738ns (77.249%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           4.084     5.526    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.650 r  camera_top/cam/camCapture/inAddress1_i_12__0/O
                         net (fo=1, routed)           0.646     6.296    camera_top/cam/camCapture/inAddress1_i_12__0_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  camera_top/cam/camCapture/inAddress1_i_1__0/O
                         net (fo=10, routed)          1.008     7.428    camera_top/cam/camCapture/E[0]
    SLICE_X51Y16         FDRE                                         r  camera_top/cam/camCapture/vIdx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/vIdx_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.255ns  (logic 1.690ns (23.294%)  route 5.565ns (76.706%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           4.084     5.526    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.650 r  camera_top/cam/camCapture/inAddress1_i_12__0/O
                         net (fo=1, routed)           0.646     6.296    camera_top/cam/camCapture/inAddress1_i_12__0_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  camera_top/cam/camCapture/inAddress1_i_1__0/O
                         net (fo=10, routed)          0.835     7.255    camera_top/cam/camCapture/E[0]
    SLICE_X52Y15         FDRE                                         r  camera_top/cam/camCapture/vIdx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/vIdx_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.255ns  (logic 1.690ns (23.294%)  route 5.565ns (76.706%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           4.084     5.526    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.650 r  camera_top/cam/camCapture/inAddress1_i_12__0/O
                         net (fo=1, routed)           0.646     6.296    camera_top/cam/camCapture/inAddress1_i_12__0_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  camera_top/cam/camCapture/inAddress1_i_1__0/O
                         net (fo=10, routed)          0.835     7.255    camera_top/cam/camCapture/E[0]
    SLICE_X52Y15         FDRE                                         r  camera_top/cam/camCapture/vIdx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/frame/inAddress1/CED
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.946ns  (logic 1.690ns (24.331%)  route 5.256ns (75.669%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           4.084     5.526    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.650 r  camera_top/cam/camCapture/inAddress1_i_12__0/O
                         net (fo=1, routed)           0.646     6.296    camera_top/cam/camCapture/inAddress1_i_12__0_n_0
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  camera_top/cam/camCapture/inAddress1_i_1__0/O
                         net (fo=10, routed)          0.526     6.946    camera_top/frame/inAddress1_0[0]
    DSP48_X1Y6           DSP48E1                                      r  camera_top/frame/inAddress1/CED
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_datain[1]
                            (input port)
  Destination:            camera_top/cam/camCapture/firstHalfPixel_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.833ns  (logic 1.436ns (21.012%)  route 5.397ns (78.988%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D11                                               0.000     0.000 r  camera_datain[1] (IN)
                         net (fo=0)                   0.000     0.000    camera_datain[1]
    D11                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  camera_datain_IBUF[1]_inst/O
                         net (fo=2, routed)           5.397     6.833    camera_top/cam/camCapture/camera_datain_IBUF[1]
    SLICE_X48Y34         FDRE                                         r  camera_top/cam/camCapture/firstHalfPixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_datain[1]
                            (input port)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.827ns  (logic 1.436ns (21.030%)  route 5.391ns (78.970%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D11                                               0.000     0.000 r  camera_datain[1] (IN)
                         net (fo=0)                   0.000     0.000    camera_datain[1]
    D11                  IBUF (Prop_ibuf_I_O)         1.436     1.436 r  camera_datain_IBUF[1]_inst/O
                         net (fo=2, routed)           5.391     6.827    camera_top/cam/camCapture/camera_datain_IBUF[1]
    SLICE_X49Y34         FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/firstHalfPixel_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.816ns  (logic 1.566ns (22.973%)  route 5.250ns (77.027%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           3.722     5.164    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.288 r  camera_top/cam/camCapture/firstHalfPixel[7]_i_1/O
                         net (fo=7, routed)           1.528     6.816    camera_top/cam/camCapture/firstHalfPixel[7]_i_1_n_0
    SLICE_X48Y34         FDRE                                         r  camera_top/cam/camCapture/firstHalfPixel_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.303%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[5]/C
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/firstHalfPixel_reg[5]/Q
                         net (fo=1, routed)           0.053     0.194    camera_top/cam/camCapture/firstHalfPixel[5]
    SLICE_X49Y34         FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.356%)  route 0.116ns (47.644%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[7]/C
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  camera_top/cam/camCapture/firstHalfPixel_reg[7]/Q
                         net (fo=1, routed)           0.116     0.244    camera_top/cam/camCapture/firstHalfPixel[7]
    SLICE_X49Y34         FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.881%)  route 0.166ns (54.119%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[6]/C
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/firstHalfPixel_reg[6]/Q
                         net (fo=1, routed)           0.166     0.307    camera_top/cam/camCapture/firstHalfPixel[6]
    SLICE_X49Y34         FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.733%)  route 0.167ns (54.267%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[2]/C
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/firstHalfPixel_reg[2]/Q
                         net (fo=1, routed)           0.167     0.308    camera_top/cam/camCapture/firstHalfPixel[2]
    SLICE_X49Y34         FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.501%)  route 0.176ns (55.499%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[1]/C
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/firstHalfPixel_reg[1]/Q
                         net (fo=1, routed)           0.176     0.317    camera_top/cam/camCapture/firstHalfPixel[1]
    SLICE_X49Y34         FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.164ns (51.109%)  route 0.157ns (48.891%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[0]/C
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/firstHalfPixel_reg[0]/Q
                         net (fo=1, routed)           0.157     0.321    camera_top/cam/camCapture/firstHalfPixel[0]
    SLICE_X52Y34         FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/vIdx_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[2]/C
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/vIdx_reg[2]/Q
                         net (fo=7, routed)           0.179     0.320    camera_top/cam/camCapture/outY[2]
    SLICE_X51Y15         LUT3 (Prop_lut3_I2_O)        0.045     0.365 r  camera_top/cam/camCapture/inAddress1_i_9__0/O
                         net (fo=2, routed)           0.000     0.365    camera_top/cam/camCapture/vIdx_reg[8]_0[2]
    SLICE_X51Y15         FDRE                                         r  camera_top/cam/camCapture/vIdx_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/hIdx_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[7]/C
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/hIdx_reg[7]/Q
                         net (fo=7, routed)           0.175     0.339    camera_top/cam/camCapture/out[7]
    SLICE_X50Y18         LUT5 (Prop_lut5_I4_O)        0.043     0.382 r  camera_top/cam/camCapture/hIdx[8]_i_1/O
                         net (fo=1, routed)           0.000     0.382    camera_top/cam/camCapture/p_0_in__1[8]
    SLICE_X50Y18         FDRE                                         r  camera_top/cam/camCapture/hIdx_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/hIdx_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.630%)  route 0.174ns (45.370%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[6]/C
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/hIdx_reg[6]/Q
                         net (fo=8, routed)           0.174     0.338    camera_top/cam/camCapture/out[6]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.045     0.383 r  camera_top/cam/camCapture/hIdx[6]_i_1/O
                         net (fo=1, routed)           0.000     0.383    camera_top/cam/camCapture/p_0_in__1[6]
    SLICE_X50Y17         FDRE                                         r  camera_top/cam/camCapture/hIdx_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/pixel_half_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_valid_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.549%)  route 0.197ns (51.451%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/pixel_half_reg/C
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/pixel_half_reg/Q
                         net (fo=4, routed)           0.197     0.338    camera_top/cam/camCapture/pixel_half_reg_n_0
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.045     0.383 r  camera_top/cam/camCapture/pixel_valid_i_1/O
                         net (fo=1, routed)           0.000     0.383    camera_top/cam/camCapture/pixel_valid_i_1_n_0
    SLICE_X48Y19         FDRE                                         r  camera_top/cam/camCapture/pixel_valid_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.671    -0.858    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     1.453 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.453    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.671    -0.858    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     1.452 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.452    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.665    -0.864    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     1.447 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.447    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.666    -0.863    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     1.447 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.447    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.665    -0.864    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     1.446 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.446    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.666    -0.863    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     1.446 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.446    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.663    -0.866    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     1.433 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.433    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.663    -0.866    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     1.432 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.432    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.580    -0.619    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     0.333 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     0.333    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.580    -0.619    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     0.334 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.334    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.582    -0.617    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     0.346 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     0.346    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.581    -0.618    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     0.346 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     0.346    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.582    -0.617    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     0.347 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.347    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.581    -0.618    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     0.347 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.347    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.584    -0.615    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     0.349 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.349    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.584    -0.615    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     0.350 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.350    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.219ns  (logic 3.624ns (44.094%)  route 4.595ns (55.906%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    N15                                               0.000    20.000 f  clkin (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    21.440 f  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.709 f  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.375    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.471 f  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         2.929    20.400    camera_clock_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.528    23.928 f  camera_clock_OBUF_inst/O
                         net (fo=0)                   0.000    23.928    camera_clock
    H17                                                               f  camera_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.060ns  (logic 3.986ns (65.787%)  route 2.073ns (34.213%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.612    -0.917    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X4Y68          FDRE                                         r  camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/Q
                         net (fo=2, routed)           2.073     1.612    i2c_scl_TRI
    J15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.530     5.143 r  i2c_scl_OBUFT_inst/O
                         net (fo=0)                   0.000     5.143    i2c_scl
    J15                                                               r  i2c_scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 3.968ns (68.222%)  route 1.848ns (31.778%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.612    -0.917    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X5Y68          FDRE                                         r  camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/Q
                         net (fo=2, routed)           1.848     1.387    i2c_sda_TRI
    J16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.512     4.899 r  i2c_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     4.899    i2c_sda
    J16                                                               r  i2c_sda (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.255ns (50.377%)  route 1.236ns (49.623%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.747    -0.451    camera_clock_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.229     0.778 r  camera_clock_OBUF_inst/O
                         net (fo=0)                   0.000     0.778    camera_clock
    H17                                                               r  camera_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.643ns  (logic 0.965ns (58.730%)  route 0.678ns (41.270%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.584    -0.615    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X5Y68          FDRE                                         r  camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/Q
                         net (fo=2, routed)           0.678     0.204    i2c_sda_TRI
    J16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.028 r  i2c_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     1.028    i2c_sda
    J16                                                               r  i2c_sda (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 0.965ns (55.106%)  route 0.786ns (44.894%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.584    -0.615    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X4Y68          FDRE                                         r  camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/Q
                         net (fo=2, routed)           0.786     0.312    i2c_scl_TRI
    J15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.136 r  i2c_scl_OBUFT_inst/O
                         net (fo=0)                   0.000     1.136    i2c_scl
    J15                                                               r  i2c_scl (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver2/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            Servo2PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.690ns  (logic 4.327ns (49.793%)  route 4.363ns (50.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.555    -0.974    driver2/clk_out3
    SLICE_X52Y87         FDRE                                         r  driver2/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.456 r  driver2/PWM_reg/Q
                         net (fo=1, routed)           4.363     3.907    Servo2PWM_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.809     7.716 r  Servo2PWM_OBUF_inst/O
                         net (fo=0)                   0.000     7.716    Servo2PWM
    M14                                                               r  Servo2PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver1/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            Servo1PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.678ns  (logic 4.338ns (49.988%)  route 4.340ns (50.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.546    -0.983    driver1/clk_out3
    SLICE_X56Y79         FDRE                                         r  driver1/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.465 r  driver1/PWM_reg/Q
                         net (fo=1, routed)           4.340     3.875    Servo1PWM_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.820     7.695 r  Servo1PWM_OBUF_inst/O
                         net (fo=0)                   0.000     7.695    Servo1PWM
    L18                                                               r  Servo1PWM (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver1/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            Servo1PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.957ns  (logic 1.313ns (44.406%)  route 1.644ns (55.594%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.557    -0.642    driver1/clk_out3
    SLICE_X56Y79         FDRE                                         r  driver1/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.478 r  driver1/PWM_reg/Q
                         net (fo=1, routed)           1.644     1.166    Servo1PWM_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.149     2.315 r  Servo1PWM_OBUF_inst/O
                         net (fo=0)                   0.000     2.315    Servo1PWM
    L18                                                               r  Servo1PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver2/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            Servo2PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.956ns  (logic 1.302ns (44.048%)  route 1.654ns (55.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.561    -0.638    driver2/clk_out3
    SLICE_X52Y87         FDRE                                         r  driver2/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  driver2/PWM_reg/Q
                         net (fo=1, routed)           1.654     1.180    Servo2PWM_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.138     2.318 r  Servo2PWM_OBUF_inst/O
                         net (fo=0)                   0.000     2.318    Servo2PWM
    M14                                                               r  Servo2PWM (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out4_clk_wiz_1
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_top/acc3/X_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/idealX_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.369ns  (logic 0.766ns (17.534%)  route 3.603ns (82.466%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.555    -0.974    camera_top/acc3/clk_out4
    SLICE_X10Y21         FDRE                                         r  camera_top/acc3/X_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.456 r  camera_top/acc3/X_reg_reg[3]/Q
                         net (fo=27, routed)          1.050     0.594    camera_top/acc3/X_reg_reg_n_0_[3]
    SLICE_X14Y21         LUT3 (Prop_lut3_I2_O)        0.124     0.718 r  camera_top/acc3/idealX_reg[9]_i_3/O
                         net (fo=5, routed)           2.052     2.770    camera_top/acc3/idealX_reg[9]_i_3_n_0
    SLICE_X46Y23         LUT5 (Prop_lut5_I2_O)        0.124     2.894 r  camera_top/acc3/idealX_reg[8]_i_1/O
                         net (fo=1, routed)           0.502     3.395    camera_top/acc3/idealX_reg[8]_i_1_n_0
    SLICE_X46Y25         LDCE                                         r  camera_top/acc3/idealX_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/acc3/X_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/idealX_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.310ns  (logic 0.766ns (17.772%)  route 3.544ns (82.228%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.555    -0.974    camera_top/acc3/clk_out4
    SLICE_X10Y21         FDRE                                         r  camera_top/acc3/X_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.456 r  camera_top/acc3/X_reg_reg[3]/Q
                         net (fo=27, routed)          1.050     0.594    camera_top/acc3/X_reg_reg_n_0_[3]
    SLICE_X14Y21         LUT3 (Prop_lut3_I2_O)        0.124     0.718 r  camera_top/acc3/idealX_reg[9]_i_3/O
                         net (fo=5, routed)           1.765     2.483    camera_top/acc3/idealX_reg[9]_i_3_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I3_O)        0.124     2.607 r  camera_top/acc3/idealX_reg[9]_i_1/O
                         net (fo=3, routed)           0.730     3.337    camera_top/acc3/idealX_reg[9]_i_1_n_0
    SLICE_X37Y25         LDCE                                         r  camera_top/acc3/idealX_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/acc3/Y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/idealY_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.222ns  (logic 0.954ns (22.597%)  route 3.268ns (77.403%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.551    -0.978    camera_top/acc3/clk_out4
    SLICE_X11Y23         FDRE                                         r  camera_top/acc3/Y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  camera_top/acc3/Y_reg_reg[2]/Q
                         net (fo=19, routed)          2.290     1.769    camera_top/acc3/Y_reg_reg_n_0_[2]
    SLICE_X46Y25         LUT5 (Prop_lut5_I2_O)        0.150     1.919 r  camera_top/acc3/idealY_reg[8]_i_2/O
                         net (fo=1, routed)           0.286     2.204    camera_top/acc3/idealY_reg[8]_i_2_n_0
    SLICE_X46Y25         LUT3 (Prop_lut3_I2_O)        0.348     2.552 r  camera_top/acc3/idealY_reg[8]_i_1/O
                         net (fo=1, routed)           0.692     3.244    camera_top/acc3/idealY_reg[8]_i_1_n_0
    SLICE_X46Y25         LDCE                                         r  camera_top/acc3/idealY_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/acc3/Y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/idealY_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.671ns  (logic 0.608ns (16.563%)  route 3.063ns (83.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.551    -0.978    camera_top/acc3/clk_out4
    SLICE_X11Y23         FDRE                                         r  camera_top/acc3/Y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  camera_top/acc3/Y_reg_reg[2]/Q
                         net (fo=19, routed)          2.497     1.976    camera_top/acc3/Y_reg_reg_n_0_[2]
    SLICE_X47Y25         LUT4 (Prop_lut4_I2_O)        0.152     2.128 r  camera_top/acc3/idealY_reg[5]_i_1/O
                         net (fo=1, routed)           0.566     2.693    camera_top/acc3/idealY_reg[5]_i_1_n_0
    SLICE_X44Y25         LDCE                                         r  camera_top/acc3/idealY_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/acc3/Y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/idealY_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.580ns (16.868%)  route 2.858ns (83.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.551    -0.978    camera_top/acc3/clk_out4
    SLICE_X11Y23         FDRE                                         r  camera_top/acc3/Y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  camera_top/acc3/Y_reg_reg[2]/Q
                         net (fo=19, routed)          2.290     1.769    camera_top/acc3/Y_reg_reg_n_0_[2]
    SLICE_X46Y25         LUT5 (Prop_lut5_I3_O)        0.124     1.893 r  camera_top/acc3/idealY_reg[6]_i_1/O
                         net (fo=1, routed)           0.568     2.461    camera_top/acc3/idealY_reg[6]_i_1_n_0
    SLICE_X46Y25         LDCE                                         r  camera_top/acc3/idealY_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/acc3/X_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/idealX_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.417ns  (logic 0.609ns (17.824%)  route 2.808ns (82.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.556    -0.973    camera_top/acc3/clk_out4
    SLICE_X11Y20         FDRE                                         r  camera_top/acc3/X_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.517 r  camera_top/acc3/X_reg_reg[2]/Q
                         net (fo=24, routed)          1.863     1.346    camera_top/acc3/X_reg_reg_n_0_[2]
    SLICE_X15Y23         LUT5 (Prop_lut5_I4_O)        0.153     1.499 r  camera_top/acc3/idealX_reg[6]_i_1/O
                         net (fo=3, routed)           0.945     2.444    camera_top/acc3/idealX_reg[6]_i_1_n_0
    SLICE_X39Y24         LDCE                                         r  camera_top/acc3/idealX_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/acc3/Y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/idealY_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.419ns  (logic 0.580ns (16.964%)  route 2.839ns (83.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.551    -0.978    camera_top/acc3/clk_out4
    SLICE_X11Y23         FDRE                                         r  camera_top/acc3/Y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  camera_top/acc3/Y_reg_reg[2]/Q
                         net (fo=19, routed)          2.410     1.889    camera_top/acc3/Y_reg_reg_n_0_[2]
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124     2.013 r  camera_top/acc3/idealY_reg[7]_i_1/O
                         net (fo=1, routed)           0.429     2.442    camera_top/acc3/idealY_reg[7]_i_1_n_0
    SLICE_X48Y25         LDCE                                         r  camera_top/acc3/idealY_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/acc3/Y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/idealY_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.417ns  (logic 0.580ns (16.974%)  route 2.837ns (83.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.551    -0.978    camera_top/acc3/clk_out4
    SLICE_X11Y23         FDRE                                         r  camera_top/acc3/Y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.522 f  camera_top/acc3/Y_reg_reg[2]/Q
                         net (fo=19, routed)          2.837     2.315    camera_top/acc3/Y_reg_reg_n_0_[2]
    SLICE_X48Y26         LUT1 (Prop_lut1_I0_O)        0.124     2.439 r  camera_top/acc3/idealY_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.439    camera_top/acc3/idealY_reg[2]_i_1_n_0
    SLICE_X48Y26         LDCE                                         r  camera_top/acc3/idealY_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/acc3/Y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/idealY_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.345ns  (logic 0.580ns (17.339%)  route 2.765ns (82.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.551    -0.978    camera_top/acc3/clk_out4
    SLICE_X11Y23         FDRE                                         r  camera_top/acc3/Y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  camera_top/acc3/Y_reg_reg[2]/Q
                         net (fo=19, routed)          2.293     1.772    camera_top/acc3/Y_reg_reg_n_0_[2]
    SLICE_X46Y25         LUT3 (Prop_lut3_I1_O)        0.124     1.896 r  camera_top/acc3/idealY_reg[4]_i_1/O
                         net (fo=1, routed)           0.472     2.368    camera_top/acc3/idealY_reg[4]_i_1_n_0
    SLICE_X44Y26         LDCE                                         r  camera_top/acc3/idealY_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/acc3/Y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/idealY_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.281ns  (logic 0.606ns (18.468%)  route 2.675ns (81.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.551    -0.978    camera_top/acc3/clk_out4
    SLICE_X11Y23         FDRE                                         r  camera_top/acc3/Y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.522 r  camera_top/acc3/Y_reg_reg[2]/Q
                         net (fo=19, routed)          2.293     1.772    camera_top/acc3/Y_reg_reg_n_0_[2]
    SLICE_X46Y25         LUT2 (Prop_lut2_I1_O)        0.150     1.922 r  camera_top/acc3/idealY_reg[3]_i_1/O
                         net (fo=1, routed)           0.382     2.304    camera_top/acc3/idealY_reg[3]_i_1_n_0
    SLICE_X46Y25         LDCE                                         r  camera_top/acc3/idealY_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_top/acc3/X_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/idealX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.914ns  (logic 0.337ns (36.864%)  route 0.577ns (63.136%))
  Logic Levels:           0  
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.435    -1.576    camera_top/acc3/clk_out4
    SLICE_X15Y23         FDRE                                         r  camera_top/acc3/X_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.337    -1.239 r  camera_top/acc3/X_reg_reg[1]/Q
                         net (fo=6, routed)           0.577    -0.662    camera_top/acc3/X_reg_reg_n_0_[1]
    SLICE_X12Y24         LDCE                                         r  camera_top/acc3/idealX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/acc3/X_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/idealX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.919ns  (logic 0.367ns (39.925%)  route 0.552ns (60.075%))
  Logic Levels:           0  
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.435    -1.576    camera_top/acc3/clk_out4
    SLICE_X15Y23         FDRE                                         r  camera_top/acc3/X_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.367    -1.209 r  camera_top/acc3/X_reg_reg[0]/Q
                         net (fo=6, routed)           0.552    -0.657    camera_top/acc3/X_reg_reg_n_0_[0]
    SLICE_X29Y22         LDCE                                         r  camera_top/acc3/idealX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/acc3/Y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/idealY_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.031ns  (logic 0.337ns (32.679%)  route 0.694ns (67.321%))
  Logic Levels:           0  
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.433    -1.578    camera_top/acc3/clk_out4
    SLICE_X15Y25         FDRE                                         r  camera_top/acc3/Y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.337    -1.241 r  camera_top/acc3/Y_reg_reg[0]/Q
                         net (fo=6, routed)           0.694    -0.547    camera_top/acc3/Y_reg_reg_n_0_[0]
    SLICE_X37Y25         LDCE                                         r  camera_top/acc3/idealY_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/acc3/Y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/idealY_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.063ns  (logic 0.337ns (31.698%)  route 0.726ns (68.302%))
  Logic Levels:           0  
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.433    -1.578    camera_top/acc3/clk_out4
    SLICE_X28Y22         FDRE                                         r  camera_top/acc3/Y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.337    -1.241 r  camera_top/acc3/Y_reg_reg[1]/Q
                         net (fo=6, routed)           0.726    -0.515    camera_top/acc3/Y_reg_reg_n_0_[1]
    SLICE_X37Y25         LDCE                                         r  camera_top/acc3/idealY_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/acc3/X_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/idealX_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.464ns  (logic 0.518ns (35.374%)  route 0.946ns (64.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.439    -1.572    camera_top/acc3/clk_out4
    SLICE_X10Y21         FDRE                                         r  camera_top/acc3/X_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.418    -1.154 r  camera_top/acc3/X_reg_reg[3]/Q
                         net (fo=27, routed)          0.433    -0.721    camera_top/acc3/X_reg_reg_n_0_[3]
    SLICE_X11Y21         LUT4 (Prop_lut4_I1_O)        0.100    -0.621 r  camera_top/acc3/idealX_reg[5]_i_1/O
                         net (fo=1, routed)           0.513    -0.108    camera_top/acc3/idealX_reg[5]_i_1_n_0
    SLICE_X11Y16         LDCE                                         r  camera_top/acc3/idealX_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/acc3/X_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/idealX_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.686ns  (logic 0.186ns (27.102%)  route 0.500ns (72.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.557    -0.642    camera_top/acc3/clk_out4
    SLICE_X11Y20         FDRE                                         r  camera_top/acc3/X_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  camera_top/acc3/X_reg_reg[2]/Q
                         net (fo=24, routed)          0.331    -0.170    camera_top/acc3/X_reg_reg_n_0_[2]
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.045    -0.125 r  camera_top/acc3/idealX_reg[3]_i_1/O
                         net (fo=1, routed)           0.169     0.044    camera_top/acc3/idealX_reg[3]_i_1_n_0
    SLICE_X11Y16         LDCE                                         r  camera_top/acc3/idealX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/acc3/X_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/idealX_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.687ns  (logic 0.184ns (26.778%)  route 0.503ns (73.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.557    -0.642    camera_top/acc3/clk_out4
    SLICE_X11Y20         FDRE                                         r  camera_top/acc3/X_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.501 f  camera_top/acc3/X_reg_reg[2]/Q
                         net (fo=24, routed)          0.331    -0.170    camera_top/acc3/X_reg_reg_n_0_[2]
    SLICE_X12Y17         LUT1 (Prop_lut1_I0_O)        0.043    -0.127 r  camera_top/acc3/idealX_reg[2]_i_1/O
                         net (fo=1, routed)           0.172     0.045    camera_top/acc3/idealX_reg[2]_i_1_n_0
    SLICE_X12Y16         LDCE                                         r  camera_top/acc3/idealX_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/acc3/X_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/idealX_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.679ns  (logic 0.617ns (36.748%)  route 1.062ns (63.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.439    -1.572    camera_top/acc3/clk_out4
    SLICE_X10Y21         FDRE                                         r  camera_top/acc3/X_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.385    -1.187 r  camera_top/acc3/X_reg_reg[4]/Q
                         net (fo=25, routed)          0.477    -0.710    camera_top/acc3/X_reg_reg_n_0_[4]
    SLICE_X12Y21         LUT3 (Prop_lut3_I0_O)        0.232    -0.478 r  camera_top/acc3/idealX_reg[4]_i_1/O
                         net (fo=1, routed)           0.585     0.107    camera_top/acc3/idealX_reg[4]_i_1_n_0
    SLICE_X11Y16         LDCE                                         r  camera_top/acc3/idealX_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/acc3/X_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/idealX_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.809ns  (logic 0.186ns (22.994%)  route 0.623ns (77.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.557    -0.642    camera_top/acc3/clk_out4
    SLICE_X11Y20         FDRE                                         r  camera_top/acc3/X_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  camera_top/acc3/X_reg_reg[2]/Q
                         net (fo=24, routed)          0.260    -0.241    camera_top/acc3/X_reg_reg_n_0_[2]
    SLICE_X10Y21         LUT6 (Prop_lut6_I1_O)        0.045    -0.196 r  camera_top/acc3/idealX_reg[7]_i_1/O
                         net (fo=2, routed)           0.363     0.167    camera_top/acc3/idealX_reg[7]_i_1_n_0
    SLICE_X11Y16         LDCE                                         r  camera_top/acc3/idealX_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/acc3/X_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/acc3/idealX_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.935ns  (logic 0.184ns (19.674%)  route 0.751ns (80.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.554    -0.645    camera_top/acc3/clk_out4
    SLICE_X13Y23         FDRE                                         r  camera_top/acc3/X_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  camera_top/acc3/X_reg_reg[5]/Q
                         net (fo=21, routed)          0.313    -0.192    camera_top/acc3/X_reg_reg_n_0_[5]
    SLICE_X15Y23         LUT5 (Prop_lut5_I1_O)        0.043    -0.149 r  camera_top/acc3/idealX_reg[6]_i_1/O
                         net (fo=3, routed)           0.439     0.290    camera_top/acc3/idealX_reg[6]_i_1_n_0
    SLICE_X39Y24         LDCE                                         r  camera_top/acc3/idealX_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  clkin (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.731 f  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.265    clk_wiz_1/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.294 f  clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     4.109    clk_wiz_1/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.556    clk_wiz_1/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_1

Max Delay           123 Endpoints
Min Delay           123 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.541ns  (logic 1.440ns (13.666%)  route 9.100ns (86.334%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          5.360     6.676    vga_to_hdmi/inst/encr/rst
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.800 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.741    10.541    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X3Y21          FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.507    -1.504    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y21          FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.541ns  (logic 1.440ns (13.666%)  route 9.100ns (86.334%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          5.360     6.676    vga_to_hdmi/inst/encr/rst
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.800 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.741    10.541    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X2Y21          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.507    -1.504    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y21          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.541ns  (logic 1.440ns (13.666%)  route 9.100ns (86.334%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          5.360     6.676    vga_to_hdmi/inst/encr/rst
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.800 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.741    10.541    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X3Y21          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.507    -1.504    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y21          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.533ns  (logic 1.440ns (13.676%)  route 9.093ns (86.324%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          5.360     6.676    vga_to_hdmi/inst/encr/rst
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.800 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.733    10.533    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y21          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.507    -1.504    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y21          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.533ns  (logic 1.440ns (13.676%)  route 9.093ns (86.324%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          5.360     6.676    vga_to_hdmi/inst/encr/rst
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.800 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.733    10.533    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y21          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.507    -1.504    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y21          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.405ns  (logic 1.440ns (13.845%)  route 8.964ns (86.155%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          5.360     6.676    vga_to_hdmi/inst/encr/rst
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.800 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.604    10.405    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.502    -1.509    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.405ns  (logic 1.440ns (13.845%)  route 8.964ns (86.155%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          5.360     6.676    vga_to_hdmi/inst/encr/rst
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.800 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.604    10.405    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.502    -1.509    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.405ns  (logic 1.440ns (13.845%)  route 8.964ns (86.155%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          5.360     6.676    vga_to_hdmi/inst/encr/rst
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.800 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.604    10.405    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.502    -1.509    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.393ns  (logic 1.440ns (13.861%)  route 8.952ns (86.139%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          5.360     6.676    vga_to_hdmi/inst/encr/rst
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.800 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.592    10.393    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X2Y22          FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.505    -1.506    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y22          FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.393ns  (logic 1.440ns (13.861%)  route 8.952ns (86.139%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          5.360     6.676    vga_to_hdmi/inst/encr/rst
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     6.800 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.592    10.393    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X2Y22          FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         1.505    -1.506    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y22          FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_top/acc3/idealY_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            camera_top/display/ballY_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.693%)  route 0.116ns (42.307%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         LDCE                         0.000     0.000 r  camera_top/acc3/idealY_reg[1]/G
    SLICE_X37Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  camera_top/acc3/idealY_reg[1]/Q
                         net (fo=1, routed)           0.116     0.274    camera_top/display/ballY_reg_reg[8]_0[1]
    SLICE_X36Y26         FDRE                                         r  camera_top/display/ballY_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.817    -0.890    camera_top/display/clk_out2
    SLICE_X36Y26         FDRE                                         r  camera_top/display/ballY_reg_reg[1]/C

Slack:                    inf
  Source:                 camera_top/acc3/idealX_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            camera_top/display/ballX_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.178ns (60.086%)  route 0.118ns (39.914%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         LDCE                         0.000     0.000 r  camera_top/acc3/idealX_reg[8]/G
    SLICE_X46Y25         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  camera_top/acc3/idealX_reg[8]/Q
                         net (fo=1, routed)           0.118     0.296    camera_top/display/ballX_reg_reg[9]_0[8]
    SLICE_X42Y25         FDRE                                         r  camera_top/display/ballX_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.817    -0.890    camera_top/display/clk_out2
    SLICE_X42Y25         FDRE                                         r  camera_top/display/ballX_reg_reg[8]/C

Slack:                    inf
  Source:                 camera_top/acc3/idealY_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            camera_top/display/ballY_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.158ns (48.768%)  route 0.166ns (51.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         LDCE                         0.000     0.000 r  camera_top/acc3/idealY_reg[0]/G
    SLICE_X37Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  camera_top/acc3/idealY_reg[0]/Q
                         net (fo=1, routed)           0.166     0.324    camera_top/display/ballY_reg_reg[8]_0[0]
    SLICE_X36Y25         FDRE                                         r  camera_top/display/ballY_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.816    -0.891    camera_top/display/clk_out2
    SLICE_X36Y25         FDRE                                         r  camera_top/display/ballY_reg_reg[0]/C

Slack:                    inf
  Source:                 camera_top/acc3/idealX_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            camera_top/display/ballX_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.158ns (48.131%)  route 0.170ns (51.869%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         LDCE                         0.000     0.000 r  camera_top/acc3/idealX_reg[3]/G
    SLICE_X11Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  camera_top/acc3/idealX_reg[3]/Q
                         net (fo=1, routed)           0.170     0.328    camera_top/display/ballX_reg_reg[9]_0[3]
    SLICE_X10Y16         FDRE                                         r  camera_top/display/ballX_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.829    -0.878    camera_top/display/clk_out2
    SLICE_X10Y16         FDRE                                         r  camera_top/display/ballX_reg_reg[3]/C

Slack:                    inf
  Source:                 camera_top/acc3/idealX_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            camera_top/display/ballX_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.158ns (48.131%)  route 0.170ns (51.869%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         LDCE                         0.000     0.000 r  camera_top/acc3/idealX_reg[6]/G
    SLICE_X39Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  camera_top/acc3/idealX_reg[6]/Q
                         net (fo=1, routed)           0.170     0.328    camera_top/display/ballX_reg_reg[9]_0[6]
    SLICE_X38Y24         FDRE                                         r  camera_top/display/ballX_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.816    -0.891    camera_top/display/clk_out2
    SLICE_X38Y24         FDRE                                         r  camera_top/display/ballX_reg_reg[6]/C

Slack:                    inf
  Source:                 camera_top/acc3/idealY_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            camera_top/display/ballY_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.178ns (52.614%)  route 0.160ns (47.386%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         LDCE                         0.000     0.000 r  camera_top/acc3/idealY_reg[8]/G
    SLICE_X46Y25         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  camera_top/acc3/idealY_reg[8]/Q
                         net (fo=1, routed)           0.160     0.338    camera_top/display/ballY_reg_reg[8]_0[8]
    SLICE_X42Y25         FDRE                                         r  camera_top/display/ballY_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.817    -0.890    camera_top/display/clk_out2
    SLICE_X42Y25         FDRE                                         r  camera_top/display/ballY_reg_reg[8]/C

Slack:                    inf
  Source:                 camera_top/acc3/idealX_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            camera_top/display/ballX_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.158ns (46.654%)  route 0.181ns (53.346%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         LDCE                         0.000     0.000 r  camera_top/acc3/idealX_reg[9]/G
    SLICE_X37Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  camera_top/acc3/idealX_reg[9]/Q
                         net (fo=1, routed)           0.181     0.339    camera_top/display/ballX_reg_reg[9]_0[9]
    SLICE_X38Y25         FDRE                                         r  camera_top/display/ballX_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.816    -0.891    camera_top/display/clk_out2
    SLICE_X38Y25         FDRE                                         r  camera_top/display/ballX_reg_reg[9]/C

Slack:                    inf
  Source:                 camera_top/acc3/idealY_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            camera_top/display/ballY_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.158ns (45.937%)  route 0.186ns (54.063%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         LDCE                         0.000     0.000 r  camera_top/acc3/idealY_reg[5]/G
    SLICE_X44Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  camera_top/acc3/idealY_reg[5]/Q
                         net (fo=1, routed)           0.186     0.344    camera_top/display/ballY_reg_reg[8]_0[5]
    SLICE_X36Y25         FDRE                                         r  camera_top/display/ballY_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.816    -0.891    camera_top/display/clk_out2
    SLICE_X36Y25         FDRE                                         r  camera_top/display/ballY_reg_reg[5]/C

Slack:                    inf
  Source:                 camera_top/acc3/idealX_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            camera_top/display/ballX_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.178ns (50.983%)  route 0.171ns (49.017%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         LDCE                         0.000     0.000 r  camera_top/acc3/idealX_reg[1]/G
    SLICE_X12Y24         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  camera_top/acc3/idealX_reg[1]/Q
                         net (fo=1, routed)           0.171     0.349    camera_top/display/ballX_reg_reg[9]_0[1]
    SLICE_X12Y22         FDRE                                         r  camera_top/display/ballX_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.823    -0.884    camera_top/display/clk_out2
    SLICE_X12Y22         FDRE                                         r  camera_top/display/ballX_reg_reg[1]/C

Slack:                    inf
  Source:                 camera_top/acc3/idealX_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            camera_top/display/ballX_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.158ns (44.009%)  route 0.201ns (55.991%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         LDCE                         0.000     0.000 r  camera_top/acc3/idealX_reg[5]/G
    SLICE_X11Y16         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  camera_top/acc3/idealX_reg[5]/Q
                         net (fo=1, routed)           0.201     0.359    camera_top/display/ballX_reg_reg[9]_0[5]
    SLICE_X10Y16         FDRE                                         r  camera_top/display/ballX_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=365, routed)         0.829    -0.878    camera_top/display/clk_out2
    SLICE_X10Y16         FDRE                                         r  camera_top/display/ballX_reg_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_1

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            driver2/PWM_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.794ns  (logic 7.174ns (66.465%)  route 3.620ns (33.535%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           1.825     3.165    driver2/A[5]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[5]_P[1])
                                                      3.841     7.006 r  driver2/p_1_out/P[1]
                         net (fo=1, routed)           1.162     8.168    driver2/p_1_out_n_104
    SLICE_X53Y80         LUT2 (Prop_lut2_I1_O)        0.124     8.292 r  driver2/p_2_out__61_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.292    driver2/p_2_out__61_carry_i_3__0_n_0
    SLICE_X53Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.842 r  driver2/p_2_out__61_carry/CO[3]
                         net (fo=1, routed)           0.000     8.842    driver2/p_2_out__61_carry_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  driver2/p_2_out__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.956    driver2/p_2_out__61_carry__0_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.070 r  driver2/p_2_out__61_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.070    driver2/p_2_out__61_carry__1_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.184 r  driver2/p_2_out__61_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.184    driver2/p_2_out__61_carry__2_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.298 r  driver2/p_2_out__61_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.298    driver2/p_2_out__61_carry__3_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.412 r  driver2/p_2_out__61_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.412    driver2/p_2_out__61_carry__4_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.526 r  driver2/p_2_out__61_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.526    driver2/p_2_out__61_carry__5_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.640 r  driver2/p_2_out__61_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.640    driver2/p_2_out__61_carry__6_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.862 r  driver2/p_2_out__61_carry__7/O[0]
                         net (fo=1, routed)           0.302    10.164    driver2/p_2_out[32]
    SLICE_X51Y87         LUT6 (Prop_lut6_I5_O)        0.299    10.463 r  driver2/PWM_i_1__0/O
                         net (fo=1, routed)           0.330    10.794    driver2/p_0_in
    SLICE_X52Y87         FDRE                                         r  driver2/PWM_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.438    -1.574    driver2/clk_out3
    SLICE_X52Y87         FDRE                                         r  driver2/PWM_reg/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            driver1/PWM_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.617ns  (logic 7.010ns (66.030%)  route 3.606ns (33.969%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[0]_inst/O
                         net (fo=6, routed)           1.772     3.097    driver1/A[0]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841     6.938 r  driver1/p_1_out/P[3]
                         net (fo=1, routed)           1.166     8.104    driver1/p_1_out_n_102
    SLICE_X53Y71         LUT2 (Prop_lut2_I1_O)        0.124     8.228 r  driver1/p_2_out__61_carry_i_1/O
                         net (fo=1, routed)           0.000     8.228    driver1/p_2_out__61_carry_i_1_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.629 r  driver1/p_2_out__61_carry/CO[3]
                         net (fo=1, routed)           0.000     8.629    driver1/p_2_out__61_carry_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  driver1/p_2_out__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.743    driver1/p_2_out__61_carry__0_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  driver1/p_2_out__61_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.857    driver1/p_2_out__61_carry__1_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  driver1/p_2_out__61_carry__2/CO[3]
                         net (fo=1, routed)           0.009     8.980    driver1/p_2_out__61_carry__2_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.094 r  driver1/p_2_out__61_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.094    driver1/p_2_out__61_carry__3_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.208 r  driver1/p_2_out__61_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.208    driver1/p_2_out__61_carry__4_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.322 r  driver1/p_2_out__61_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.322    driver1/p_2_out__61_carry__5_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  driver1/p_2_out__61_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.436    driver1/p_2_out__61_carry__6_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.658 r  driver1/p_2_out__61_carry__7/O[0]
                         net (fo=1, routed)           0.315     9.973    driver1/p_2_out[32]
    SLICE_X55Y79         LUT6 (Prop_lut6_I5_O)        0.299    10.272 r  driver1/PWM_i_1/O
                         net (fo=1, routed)           0.345    10.617    driver1/p_0_in
    SLICE_X56Y79         FDRE                                         r  driver1/PWM_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.432    -1.580    driver1/clk_out3
    SLICE_X56Y79         FDRE                                         r  driver1/PWM_reg/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.566ns  (logic 1.564ns (23.827%)  route 5.002ns (76.173%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          3.348     4.664    driver1/reset_rtl_0_IBUF
    SLICE_X50Y82         LUT5 (Prop_lut5_I0_O)        0.124     4.788 r  driver1/A[13]_i_4/O
                         net (fo=2, routed)           0.654     5.442    driver1/A[13]_i_4_n_0
    SLICE_X54Y79         LUT5 (Prop_lut5_I1_O)        0.124     5.566 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          1.000     6.566    driver1/A[13]_i_1_n_0
    SLICE_X51Y72         FDRE                                         r  driver1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.428    -1.584    driver1/clk_out3
    SLICE_X51Y72         FDRE                                         r  driver1/count_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.566ns  (logic 1.564ns (23.827%)  route 5.002ns (76.173%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          3.348     4.664    driver1/reset_rtl_0_IBUF
    SLICE_X50Y82         LUT5 (Prop_lut5_I0_O)        0.124     4.788 r  driver1/A[13]_i_4/O
                         net (fo=2, routed)           0.654     5.442    driver1/A[13]_i_4_n_0
    SLICE_X54Y79         LUT5 (Prop_lut5_I1_O)        0.124     5.566 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          1.000     6.566    driver1/A[13]_i_1_n_0
    SLICE_X51Y72         FDRE                                         r  driver1/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.428    -1.584    driver1/clk_out3
    SLICE_X51Y72         FDRE                                         r  driver1/count_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.557ns  (logic 1.564ns (23.859%)  route 4.993ns (76.141%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          3.348     4.664    driver1/reset_rtl_0_IBUF
    SLICE_X50Y82         LUT5 (Prop_lut5_I0_O)        0.124     4.788 r  driver1/A[13]_i_4/O
                         net (fo=2, routed)           0.654     5.442    driver1/A[13]_i_4_n_0
    SLICE_X54Y79         LUT5 (Prop_lut5_I1_O)        0.124     5.566 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.991     6.557    driver1/A[13]_i_1_n_0
    SLICE_X53Y70         FDRE                                         r  driver1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.431    -1.581    driver1/clk_out3
    SLICE_X53Y70         FDRE                                         r  driver1/count_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.461ns  (logic 1.564ns (24.213%)  route 4.897ns (75.787%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          3.348     4.664    driver1/reset_rtl_0_IBUF
    SLICE_X50Y82         LUT5 (Prop_lut5_I0_O)        0.124     4.788 r  driver1/A[13]_i_4/O
                         net (fo=2, routed)           0.654     5.442    driver1/A[13]_i_4_n_0
    SLICE_X54Y79         LUT5 (Prop_lut5_I1_O)        0.124     5.566 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.895     6.461    driver1/A[13]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  driver1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.430    -1.582    driver1/clk_out3
    SLICE_X51Y71         FDRE                                         r  driver1/count_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/A[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.457ns  (logic 1.564ns (24.231%)  route 4.892ns (75.769%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          3.348     4.664    driver1/reset_rtl_0_IBUF
    SLICE_X50Y82         LUT5 (Prop_lut5_I0_O)        0.124     4.788 r  driver1/A[13]_i_4/O
                         net (fo=2, routed)           0.654     5.442    driver1/A[13]_i_4_n_0
    SLICE_X54Y79         LUT5 (Prop_lut5_I1_O)        0.124     5.566 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.891     6.457    driver1/A[13]_i_1_n_0
    SLICE_X50Y80         FDRE                                         r  driver1/A[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.431    -1.581    driver1/clk_out3
    SLICE_X50Y80         FDRE                                         r  driver1/A[10]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/A[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.457ns  (logic 1.564ns (24.231%)  route 4.892ns (75.769%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          3.348     4.664    driver1/reset_rtl_0_IBUF
    SLICE_X50Y82         LUT5 (Prop_lut5_I0_O)        0.124     4.788 r  driver1/A[13]_i_4/O
                         net (fo=2, routed)           0.654     5.442    driver1/A[13]_i_4_n_0
    SLICE_X54Y79         LUT5 (Prop_lut5_I1_O)        0.124     5.566 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.891     6.457    driver1/A[13]_i_1_n_0
    SLICE_X50Y80         FDRE                                         r  driver1/A[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.431    -1.581    driver1/clk_out3
    SLICE_X50Y80         FDRE                                         r  driver1/A[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/A[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.457ns  (logic 1.564ns (24.231%)  route 4.892ns (75.769%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          3.348     4.664    driver1/reset_rtl_0_IBUF
    SLICE_X50Y82         LUT5 (Prop_lut5_I0_O)        0.124     4.788 r  driver1/A[13]_i_4/O
                         net (fo=2, routed)           0.654     5.442    driver1/A[13]_i_4_n_0
    SLICE_X54Y79         LUT5 (Prop_lut5_I1_O)        0.124     5.566 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.891     6.457    driver1/A[13]_i_1_n_0
    SLICE_X50Y80         FDRE                                         r  driver1/A[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.431    -1.581    driver1/clk_out3
    SLICE_X50Y80         FDRE                                         r  driver1/A[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/A[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.457ns  (logic 1.564ns (24.231%)  route 4.892ns (75.769%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          3.348     4.664    driver1/reset_rtl_0_IBUF
    SLICE_X50Y82         LUT5 (Prop_lut5_I0_O)        0.124     4.788 r  driver1/A[13]_i_4/O
                         net (fo=2, routed)           0.654     5.442    driver1/A[13]_i_4_n_0
    SLICE_X54Y79         LUT5 (Prop_lut5_I1_O)        0.124     5.566 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.891     6.457    driver1/A[13]_i_1_n_0
    SLICE_X50Y80         FDRE                                         r  driver1/A[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.431    -1.581    driver1/clk_out3
    SLICE_X50Y80         FDRE                                         r  driver1/A[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/PWM_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.984ns  (logic 0.484ns (24.373%)  route 1.500ns (75.627%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          1.183     1.577    driver2/reset_rtl_0_IBUF
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.622 r  driver2/A[13]_i_4__0/O
                         net (fo=2, routed)           0.212     1.834    driver2/A[13]_i_4__0_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I1_O)        0.045     1.879 r  driver2/PWM_i_1__0/O
                         net (fo=1, routed)           0.105     1.984    driver2/p_0_in
    SLICE_X52Y87         FDRE                                         r  driver2/PWM_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.830    -0.876    driver2/clk_out3
    SLICE_X52Y87         FDRE                                         r  driver2/PWM_reg/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/A[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.106ns  (logic 0.484ns (22.964%)  route 1.622ns (77.036%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          1.183     1.577    driver2/reset_rtl_0_IBUF
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.622 r  driver2/A[13]_i_4__0/O
                         net (fo=2, routed)           0.177     1.798    driver2/A[13]_i_4__0_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.045     1.843 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.262     2.106    driver2/A[13]_i_1__0_n_0
    SLICE_X49Y86         FDRE                                         r  driver2/A[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.828    -0.878    driver2/clk_out3
    SLICE_X49Y86         FDRE                                         r  driver2/A[11]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/A[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.106ns  (logic 0.484ns (22.964%)  route 1.622ns (77.036%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          1.183     1.577    driver2/reset_rtl_0_IBUF
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.622 r  driver2/A[13]_i_4__0/O
                         net (fo=2, routed)           0.177     1.798    driver2/A[13]_i_4__0_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.045     1.843 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.262     2.106    driver2/A[13]_i_1__0_n_0
    SLICE_X49Y86         FDRE                                         r  driver2/A[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.828    -0.878    driver2/clk_out3
    SLICE_X49Y86         FDRE                                         r  driver2/A[12]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/A[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.106ns  (logic 0.484ns (22.964%)  route 1.622ns (77.036%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          1.183     1.577    driver2/reset_rtl_0_IBUF
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.622 r  driver2/A[13]_i_4__0/O
                         net (fo=2, routed)           0.177     1.798    driver2/A[13]_i_4__0_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.045     1.843 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.262     2.106    driver2/A[13]_i_1__0_n_0
    SLICE_X49Y86         FDRE                                         r  driver2/A[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.828    -0.878    driver2/clk_out3
    SLICE_X49Y86         FDRE                                         r  driver2/A[13]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/A[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.138ns  (logic 0.484ns (22.615%)  route 1.655ns (77.385%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          1.183     1.577    driver2/reset_rtl_0_IBUF
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.622 r  driver2/A[13]_i_4__0/O
                         net (fo=2, routed)           0.177     1.798    driver2/A[13]_i_4__0_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.045     1.843 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.295     2.138    driver2/A[13]_i_1__0_n_0
    SLICE_X49Y83         FDRE                                         r  driver2/A[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.826    -0.880    driver2/clk_out3
    SLICE_X49Y83         FDRE                                         r  driver2/A[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/A[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.138ns  (logic 0.484ns (22.615%)  route 1.655ns (77.385%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          1.183     1.577    driver2/reset_rtl_0_IBUF
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.622 r  driver2/A[13]_i_4__0/O
                         net (fo=2, routed)           0.177     1.798    driver2/A[13]_i_4__0_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.045     1.843 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.295     2.138    driver2/A[13]_i_1__0_n_0
    SLICE_X49Y83         FDRE                                         r  driver2/A[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.826    -0.880    driver2/clk_out3
    SLICE_X49Y83         FDRE                                         r  driver2/A[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/A[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.138ns  (logic 0.484ns (22.615%)  route 1.655ns (77.385%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          1.183     1.577    driver2/reset_rtl_0_IBUF
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.622 r  driver2/A[13]_i_4__0/O
                         net (fo=2, routed)           0.177     1.798    driver2/A[13]_i_4__0_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.045     1.843 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.295     2.138    driver2/A[13]_i_1__0_n_0
    SLICE_X49Y83         FDRE                                         r  driver2/A[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.826    -0.880    driver2/clk_out3
    SLICE_X49Y83         FDRE                                         r  driver2/A[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.142ns  (logic 0.484ns (22.575%)  route 1.658ns (77.425%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          1.183     1.577    driver2/reset_rtl_0_IBUF
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.622 r  driver2/A[13]_i_4__0/O
                         net (fo=2, routed)           0.177     1.798    driver2/A[13]_i_4__0_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.045     1.843 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.299     2.142    driver2/A[13]_i_1__0_n_0
    SLICE_X50Y82         FDRE                                         r  driver2/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.826    -0.880    driver2/clk_out3
    SLICE_X50Y82         FDRE                                         r  driver2/count_reg[17]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.143ns  (logic 0.484ns (22.569%)  route 1.659ns (77.431%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          1.183     1.577    driver2/reset_rtl_0_IBUF
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.622 r  driver2/A[13]_i_4__0/O
                         net (fo=2, routed)           0.177     1.798    driver2/A[13]_i_4__0_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.045     1.843 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.299     2.143    driver2/A[13]_i_1__0_n_0
    SLICE_X48Y83         FDRE                                         r  driver2/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.826    -0.880    driver2/clk_out3
    SLICE_X48Y83         FDRE                                         r  driver2/count_reg[20]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.143ns  (logic 0.484ns (22.569%)  route 1.659ns (77.431%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          1.183     1.577    driver2/reset_rtl_0_IBUF
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.622 r  driver2/A[13]_i_4__0/O
                         net (fo=2, routed)           0.177     1.798    driver2/A[13]_i_4__0_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I1_O)        0.045     1.843 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.299     2.143    driver2/A[13]_i_1__0_n_0
    SLICE_X48Y83         FDRE                                         r  driver2/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.826    -0.880    driver2/clk_out3
    SLICE_X48Y83         FDRE                                         r  driver2/count_reg[21]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out4_clk_wiz_1

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.338ns  (logic 0.890ns (9.531%)  route 8.448ns (90.469%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[5]/C
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  camera_top/cam/camCapture/hIdx_reg[5]/Q
                         net (fo=9, routed)           1.013     1.531    camera_top/cam/camCapture/out[5]
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.655 f  camera_top/cam/camCapture/greyScale_i_5/O
                         net (fo=1, routed)           0.433     2.088    camera_top/cam/camCapture/greyScale_i_5_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     2.212 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.796     3.008    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.132 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          6.206     9.338    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y12         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.477    -1.534    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.189ns  (logic 0.890ns (9.686%)  route 8.299ns (90.314%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[5]/C
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  camera_top/cam/camCapture/hIdx_reg[5]/Q
                         net (fo=9, routed)           1.013     1.531    camera_top/cam/camCapture/out[5]
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.655 f  camera_top/cam/camCapture/greyScale_i_5/O
                         net (fo=1, routed)           0.433     2.088    camera_top/cam/camCapture/greyScale_i_5_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     2.212 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.796     3.008    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.132 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          6.056     9.189    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y15         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.471    -1.540    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.117ns  (logic 0.890ns (9.762%)  route 8.227ns (90.238%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[5]/C
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  camera_top/cam/camCapture/hIdx_reg[5]/Q
                         net (fo=9, routed)           1.013     1.531    camera_top/cam/camCapture/out[5]
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.655 f  camera_top/cam/camCapture/greyScale_i_5/O
                         net (fo=1, routed)           0.433     2.088    camera_top/cam/camCapture/greyScale_i_5_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     2.212 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.796     3.008    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.132 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          5.985     9.117    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y16         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.476    -1.535    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.923ns  (logic 0.890ns (9.974%)  route 8.033ns (90.026%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[5]/C
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  camera_top/cam/camCapture/hIdx_reg[5]/Q
                         net (fo=9, routed)           1.013     1.531    camera_top/cam/camCapture/out[5]
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.655 f  camera_top/cam/camCapture/greyScale_i_5/O
                         net (fo=1, routed)           0.433     2.088    camera_top/cam/camCapture/greyScale_i_5_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     2.212 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.796     3.008    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.132 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          5.790     8.923    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y13         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.472    -1.539    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.551ns  (logic 0.890ns (10.408%)  route 7.661ns (89.592%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[5]/C
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  camera_top/cam/camCapture/hIdx_reg[5]/Q
                         net (fo=9, routed)           1.013     1.531    camera_top/cam/camCapture/out[5]
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.655 f  camera_top/cam/camCapture/greyScale_i_5/O
                         net (fo=1, routed)           0.433     2.088    camera_top/cam/camCapture/greyScale_i_5_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     2.212 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.796     3.008    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.132 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          5.419     8.551    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y14         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.468    -1.543    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.294ns  (logic 0.890ns (10.730%)  route 7.404ns (89.270%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[5]/C
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  camera_top/cam/camCapture/hIdx_reg[5]/Q
                         net (fo=9, routed)           1.013     1.531    camera_top/cam/camCapture/out[5]
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.655 f  camera_top/cam/camCapture/greyScale_i_5/O
                         net (fo=1, routed)           0.433     2.088    camera_top/cam/camCapture/greyScale_i_5_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     2.212 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.796     3.008    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.132 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          5.162     8.294    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y13         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.473    -1.538    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.891ns  (logic 0.890ns (11.279%)  route 7.001ns (88.721%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[5]/C
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  camera_top/cam/camCapture/hIdx_reg[5]/Q
                         net (fo=9, routed)           1.013     1.531    camera_top/cam/camCapture/out[5]
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.655 f  camera_top/cam/camCapture/greyScale_i_5/O
                         net (fo=1, routed)           0.433     2.088    camera_top/cam/camCapture/greyScale_i_5_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     2.212 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.796     3.008    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.132 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.759     7.891    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y14         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.467    -1.544    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.827ns  (logic 0.890ns (11.371%)  route 6.937ns (88.629%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[5]/C
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  camera_top/cam/camCapture/hIdx_reg[5]/Q
                         net (fo=9, routed)           1.013     1.531    camera_top/cam/camCapture/out[5]
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.655 f  camera_top/cam/camCapture/greyScale_i_5/O
                         net (fo=1, routed)           0.433     2.088    camera_top/cam/camCapture/greyScale_i_5_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     2.212 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.796     3.008    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.132 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.695     7.827    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y12         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.478    -1.533    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            camera_top/frame/inputPixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.798ns  (logic 1.930ns (24.747%)  route 5.868ns (75.253%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 f  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 f  sw_i_IBUF[2]_inst/O
                         net (fo=15, routed)          3.467     4.795    camera_top/frame/sw_i_IBUF[2]
    SLICE_X48Y34         LUT3 (Prop_lut3_I1_O)        0.152     4.947 r  camera_top/frame/inputPixel[3]_i_3/O
                         net (fo=2, routed)           1.111     6.058    camera_top/cam/camCapture/inputPixel_reg[3]
    SLICE_X51Y34         LUT6 (Prop_lut6_I5_O)        0.326     6.384 r  camera_top/cam/camCapture/inputPixel[0]_i_2/O
                         net (fo=1, routed)           0.812     7.196    camera_top/cam/camCapture/inputPixel[0]_i_2_n_0
    SLICE_X52Y34         LUT3 (Prop_lut3_I2_O)        0.124     7.320 r  camera_top/cam/camCapture/inputPixel[0]_i_1/O
                         net (fo=1, routed)           0.477     7.798    camera_top/frame/D[0]
    SLICE_X51Y34         FDRE                                         r  camera_top/frame/inputPixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.446    -1.565    camera_top/frame/clk_out4
    SLICE_X51Y34         FDRE                                         r  camera_top/frame/inputPixel_reg[0]/C

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.657ns  (logic 0.890ns (11.623%)  route 6.767ns (88.377%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[5]/C
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  camera_top/cam/camCapture/hIdx_reg[5]/Q
                         net (fo=9, routed)           1.013     1.531    camera_top/cam/camCapture/out[5]
    SLICE_X51Y16         LUT6 (Prop_lut6_I4_O)        0.124     1.655 f  camera_top/cam/camCapture/greyScale_i_5/O
                         net (fo=1, routed)           0.433     2.088    camera_top/cam/camCapture/greyScale_i_5_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     2.212 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.796     3.008    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.124     3.132 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.525     7.657    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y14         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         1.470    -1.541    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_top/cam/camCapture/pixel_data_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inputPixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.084%)  route 0.129ns (40.916%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/pixel_data_reg[14]/C
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/pixel_data_reg[14]/Q
                         net (fo=5, routed)           0.129     0.270    camera_top/cam/camCapture/pixelValue[14]
    SLICE_X50Y35         LUT6 (Prop_lut6_I1_O)        0.045     0.315 r  camera_top/cam/camCapture/inputPixel[2]_i_1/O
                         net (fo=1, routed)           0.000     0.315    camera_top/frame/D[2]
    SLICE_X50Y35         FDRE                                         r  camera_top/frame/inputPixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.832    -0.875    camera_top/frame/clk_out4
    SLICE_X50Y35         FDRE                                         r  camera_top/frame/inputPixel_reg[2]/C

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.148ns (32.831%)  route 0.303ns (67.169%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[8]/C
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  camera_top/cam/camCapture/hIdx_reg[8]/Q
                         net (fo=7, routed)           0.303     0.451    camera_top/frame/Q[8]
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.917    -0.789    camera_top/frame/clk_out4
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.148ns (32.544%)  route 0.307ns (67.456%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[3]/C
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  camera_top/cam/camCapture/hIdx_reg[3]/Q
                         net (fo=8, routed)           0.307     0.455    camera_top/frame/Q[3]
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.917    -0.789    camera_top/frame/clk_out4
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.318%)  route 0.300ns (64.682%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[6]/C
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/hIdx_reg[6]/Q
                         net (fo=8, routed)           0.300     0.464    camera_top/frame/Q[6]
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.917    -0.789    camera_top/frame/clk_out4
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.328%)  route 0.314ns (65.672%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[2]/C
    SLICE_X50Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/hIdx_reg[2]/Q
                         net (fo=9, routed)           0.314     0.478    camera_top/frame/Q[2]
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.917    -0.789    camera_top/frame/clk_out4
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.321%)  route 0.314ns (65.679%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y17         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[5]/C
    SLICE_X50Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/hIdx_reg[5]/Q
                         net (fo=9, routed)           0.314     0.478    camera_top/frame/Q[5]
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.917    -0.789    camera_top/frame/clk_out4
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/pixel_data_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inputPixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.773%)  route 0.294ns (61.227%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/pixel_data_reg[13]/C
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/pixel_data_reg[13]/Q
                         net (fo=5, routed)           0.294     0.435    camera_top/cam/camCapture/pixelValue[13]
    SLICE_X50Y35         LUT6 (Prop_lut6_I1_O)        0.045     0.480 r  camera_top/cam/camCapture/inputPixel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.480    camera_top/frame/D[1]
    SLICE_X50Y35         FDRE                                         r  camera_top/frame/inputPixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.832    -0.875    camera_top/frame/clk_out4
    SLICE_X50Y35         FDRE                                         r  camera_top/frame/inputPixel_reg[1]/C

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.107%)  route 0.347ns (67.893%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[1]/C
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/hIdx_reg[1]/Q
                         net (fo=8, routed)           0.347     0.511    camera_top/frame/Q[1]
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.917    -0.789    camera_top/frame/clk_out4
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.394%)  route 0.358ns (68.606%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[9]/C
    SLICE_X50Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/hIdx_reg[9]/Q
                         net (fo=6, routed)           0.358     0.522    camera_top/frame/Q[9]
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.917    -0.789    camera_top/frame/clk_out4
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.977%)  route 0.365ns (69.023%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[7]/C
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/hIdx_reg[7]/Q
                         net (fo=7, routed)           0.365     0.529    camera_top/frame/Q[7]
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=152, routed)         0.917    -0.789    camera_top/frame/clk_out4
    DSP48_X1Y7           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK





