http://scholar.google.com/scholar?q=Proceedings+of+the+28th+Annual+International+Symposium+on+Microarchitecture%2C+Ann+Arbor%2C+Michigan%2C+USA%2C+November+29+-+December+1%2C+1995
http://scholar.google.com/scholar?q=Performance+issues+in+correlated+branch+prediction+schemes.
http://scholar.google.com/scholar?q=Dynamic+path-based+branch+correlation.
http://scholar.google.com/scholar?q=The+predictability+of+branches+in+libraries.
http://scholar.google.com/scholar?q=The+performance+impact+of+incomplete+bypassing+in+processor+pipelines.
http://scholar.google.com/scholar?q=Efficient+instruction+scheduling+using+finite+state+automata.
http://scholar.google.com/scholar?q=Critical+path+reduction+for+scalar+programs.
http://scholar.google.com/scholar?q=A+limit+study+of+local+memory+requirements+using+value+reuse+profiles.
http://scholar.google.com/scholar?q=Zero-cycle+loads%3A+microarchitecture+support+for+reducing+load+latency.
http://scholar.google.com/scholar?q=A+modified+approach+to+data+cache+management.
http://scholar.google.com/scholar?q=Petri+net+versus+modulo+scheduling+for+software+pipelining.
http://scholar.google.com/scholar?q=Modulo+scheduling+with+multiple+initiation+intervals.
http://scholar.google.com/scholar?q=Spill-free+parallel+scheduling+of+basic+blocks.
http://scholar.google.com/scholar?q=Improving+instruction-level+parallelism+by+loop+unrolling+and+dynamic+memory+disambiguation.
http://scholar.google.com/scholar?q=Self-regulation+of+workload+in+the+Manchester+Data-Flow+computer.
http://scholar.google.com/scholar?q=The+M-Machine+multicomputer.
http://scholar.google.com/scholar?q=Region-based+compilation%3A+an+introduction+and+motivation.
http://scholar.google.com/scholar?q=An+experimental+study+of+several+cooperative+register+allocation+and+instruction+scheduling+strategies.
http://scholar.google.com/scholar?q=Register+allocation+for+predicated+code.
http://scholar.google.com/scholar?q=Partial+resolution+in+branch+target+buffers.
http://scholar.google.com/scholar?q=A+system+level+perspective+on+branch+architecture+performance.
http://scholar.google.com/scholar?q=Dynamic+rescheduling%3A+a+technique+for+object+code+compatibility+in+VLIW+architectures.
http://scholar.google.com/scholar?q=Improving+CISC+instruction+decoding+performance+using+a+fill+unit.
http://scholar.google.com/scholar?q=SPAID%3A+software+prefetching+in+pointer-+and+call-intensive+environments.
http://scholar.google.com/scholar?q=An+effective+programmable+prefetch+engine+for+on-chip+caches.
http://scholar.google.com/scholar?q=Cache+miss+heuristics+and+preloading+techniques+for+general-purpose+programs.
http://scholar.google.com/scholar?q=Alternative+implementations+of+hybrid+branch+predictors.
http://scholar.google.com/scholar?q=Control+flow+prediction+with+tree-like+subgraphs+for+superscalar+processors.
http://scholar.google.com/scholar?q=The+role+of+adaptivity+in+two-level+adaptive+branch+prediction.
http://scholar.google.com/scholar?q=Design+of+storage+hierarchy+in+multithreaded+architectures.
http://scholar.google.com/scholar?q=An+investigation+of+the+performance+of+various+instruction-issue+buffer+topologies.
http://scholar.google.com/scholar?q=Decoupling+integer+execution+in+superscalar+processors.
http://scholar.google.com/scholar?q=Exploiting+short-lived+variables+in+superscalar+processors.
http://scholar.google.com/scholar?q=Partitioned+register+file+for+TTAs.
http://scholar.google.com/scholar?q=Disjoint+eager+execution%3A+an+optimal+form+of+speculative+execution.
http://scholar.google.com/scholar?q=Unrolling-based+optimizations+for+modulo+scheduling.
http://scholar.google.com/scholar?q=Stage+scheduling%3A+a+technique+to+reduce+the+register+requirements+of+a+modulo+schedule.
http://scholar.google.com/scholar?q=Hypernode+reduction+modulo+scheduling.
