// Seed: 1773611655
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1 ? 1 : 1;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    output wor id_5,
    input tri1 id_6
);
  wire id_8;
  module_0(
      id_8, id_8
  );
endmodule
module module_2 (
    input  tri0  id_0,
    output uwire id_1
);
  wire id_3;
  module_0(
      id_3, id_3
  );
endmodule
module module_3 (
    input wor id_0,
    input uwire id_1,
    input uwire id_2,
    output wand id_3,
    input supply1 id_4,
    input wire id_5,
    output wire id_6
);
  id_8 :
  assert property (@(posedge 1) id_2)
  else $display(1, {id_8{id_2}});
  wire id_9;
  module_0(
      id_9, id_9
  );
  wire id_10 = id_0;
  assign id_8 = 1;
  wire id_11;
  assign id_6 = id_4;
endmodule
