#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr 23 01:02:31 2020
# Process ID: 43140
# Current directory: C:/Users/77060/Desktop/lab1_ALU_SORT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34004 C:\Users\77060\Desktop\lab1_ALU_SORT\lab1_ALU_SORT.xpr
# Log file: C:/Users/77060/Desktop/lab1_ALU_SORT/vivado.log
# Journal file: C:/Users/77060/Desktop/lab1_ALU_SORT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_alu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
"xelab -wto 3be4366d5bc94af9ab32a9ad540e5616 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_alu_behav xil_defaultlib.tb_alu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3be4366d5bc94af9ab32a9ad540e5616 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_alu_behav xil_defaultlib.tb_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sim_1/new/test_bench.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sim_1/new/test_bench.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'y' [C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sim_1/new/test_bench.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu(WIDTH=8)
Compiling module xil_defaultlib.tb_alu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_alu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alu_behav -key {Behavioral:sim_1:Functional:tb_alu} -tclbatch {tb_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 225 ns : File "C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sim_1/new/test_bench.v" Line 66
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 835.414 ; gain = 4.008
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 835.414 ; gain = 6.039
run all
run all
run 10 us
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_alu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
"xelab -wto 3be4366d5bc94af9ab32a9ad540e5616 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_alu_behav xil_defaultlib.tb_alu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3be4366d5bc94af9ab32a9ad540e5616 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_alu_behav xil_defaultlib.tb_alu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.tb_alu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_alu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alu_behav -key {Behavioral:sim_1:Functional:tb_alu} -tclbatch {tb_alu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_alu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 225 ns : File "C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sim_1/new/test_bench.v" Line 66
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 856.328 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 856.328 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 225 ns : File "C:/Users/77060/Desktop/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sim_1/new/test_bench.v" Line 66
save_wave_config {C:/Users/77060/Desktop/lab1_ALU_SORT/tb_alu_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/77060/Desktop/lab1_ALU_SORT/tb_alu_behav.wcfg
set_property xsim.view C:/Users/77060/Desktop/lab1_ALU_SORT/tb_alu_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 23 01:39:20 2020...
