

@S |##### START OF TIMING REPORT #####[
# Timing Report written on Tue Feb 16 23:04:26 2016
#


Top view:               mss
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 0.362

                                                          Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                            Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     93.4 MHz      10.000        10.708        -0.708     inferred     Inferred_clkgroup_0
mss_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     NA            10.000        NA            NA         inferred     Inferred_clkgroup_1
=============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack



Clock Relationships
*******************

Clocks                                                                              |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                  Ending                                    |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_sb_CCC_0_FCCC|GL0_net_inferred_clock  mss_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  0.000       0.362  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mss_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                       Starting                                                                                  Arrival          
Instance                                                                                               Reference                                    Type     Pin     Net                         Time        Slack
                                                                                                       Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1                                                          mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       FIC_2_APB_M_PRESET_N_q1     0.061       0.362
mss_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1                                                              mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       POWER_ON_RESET_N_q1         0.061       0.362
mss_sb_0.CORERESETP_0.RESET_N_M2F_q1                                                                   mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       RESET_N_M2F_q1              0.061       0.362
mss_sb_0.CoreUARTapb_2_0.uUART.clear_framing_error_reg0                                                mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       clear_parity_reg0           0.061       0.362
mss_sb_0.CoreUARTapb_2_1.uUART.clear_framing_error_reg0                                                mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       clear_parity_reg0           0.061       0.362
mss_sb_0.CoreUARTapb_2_0.uUART.make_RX.clear_parity_en_1                                               mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       clear_parity_en             0.061       0.362
mss_sb_0.CoreUARTapb_2_1.uUART.make_RX.clear_parity_en_1                                               mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       clear_parity_en             0.061       0.362
mss_sb_0.CoreUARTapb_2_1.uUART.genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.data_out[0]     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       tx_dout_reg[0]              0.061       0.362
mss_sb_0.CoreUARTapb_2_1.uUART.genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.data_out[0]     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rx_dout[0]                  0.061       0.362
mss_sb_0.CoreUARTapb_2_0.uUART.genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.data_out[0]     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       rx_dout[0]                  0.061       0.362
==================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                                                  Required          
Instance                                                    Reference                                    Type     Pin     Net                         Time         Slack
                                                            Clock                                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base         mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       FIC_2_APB_M_PRESET_N_q1     0.179        0.362
mss_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base             mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       POWER_ON_RESET_N_q1         0.179        0.362
mss_sb_0.CORERESETP_0.RESET_N_M2F_clk_base                  mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       RESET_N_M2F_q1              0.179        0.362
mss_sb_0.CoreUARTapb_2_1.uUART.clear_framing_error_reg0     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       clear_parity_en             0.179        0.362
mss_sb_0.CoreUARTapb_2_0.uUART.clear_framing_error_reg0     mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       clear_parity_en             0.179        0.362
mss_sb_0.CoreUARTapb_2_0.uUART.clear_parity_reg             mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       clear_parity_reg0           0.179        0.362
mss_sb_0.CoreUARTapb_2_1.uUART.clear_parity_reg             mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       clear_parity_reg0           0.179        0.362
mss_sb_0.corepwm_0_0.genblk2\.reg_if.period_reg[0]          mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       psh_period_reg[0]           0.179        0.362
mss_sb_0.corepwm_0_0.genblk2\.reg_if.period_reg[1]          mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       psh_period_reg[1]           0.179        0.362
mss_sb_0.corepwm_0_0.genblk2\.reg_if.period_reg[2]          mss_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       psh_period_reg[2]           0.179        0.362
========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.541
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.179
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (critical) :                     0.362

    Number of logic level(s):                0
    Starting point:                          mss_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1 / Q
    Ending point:                            mss_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base / D
    The start point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            mss_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
mss_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1           SLE      Q        Out     0.061     0.061       -         
FIC_2_APB_M_PRESET_N_q1                                 Net      -        -       0.480     -           1         
mss_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base     SLE      D        In      -         0.541       -         
==================================================================================================================



##### END OF TIMING REPORT #####]

