[2025-09-18 05:31:37] START suite=qualcomm_srv trace=srv572_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv572_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2576283 heartbeat IPC: 3.882 cumulative IPC: 3.882 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4990439 cumulative IPC: 4.008 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4990439 cumulative IPC: 4.008 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 4990440 heartbeat IPC: 4.142 cumulative IPC: 5 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13205921 heartbeat IPC: 1.217 cumulative IPC: 1.217 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 21403518 heartbeat IPC: 1.22 cumulative IPC: 1.219 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 50000014 cycles: 29597782 heartbeat IPC: 1.22 cumulative IPC: 1.219 (Simulation time: 00 hr 04 min 36 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv572_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000015 cycles: 37844492 heartbeat IPC: 1.213 cumulative IPC: 1.218 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 46115200 heartbeat IPC: 1.209 cumulative IPC: 1.216 (Simulation time: 00 hr 06 min 40 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 54419855 heartbeat IPC: 1.204 cumulative IPC: 1.214 (Simulation time: 00 hr 07 min 42 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 62759710 heartbeat IPC: 1.199 cumulative IPC: 1.212 (Simulation time: 00 hr 08 min 48 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 71095398 heartbeat IPC: 1.2 cumulative IPC: 1.21 (Simulation time: 00 hr 09 min 54 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv572_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000024 cycles: 79282857 heartbeat IPC: 1.221 cumulative IPC: 1.211 (Simulation time: 00 hr 11 min 01 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 82413713 cumulative IPC: 1.213 (Simulation time: 00 hr 12 min 06 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 82413713 cumulative IPC: 1.213 (Simulation time: 00 hr 12 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv572_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.213 instructions: 100000001 cycles: 82413713
CPU 0 Branch Prediction Accuracy: 92.47% MPKI: 13.36 Average ROB Occupancy at Mispredict: 29.19
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08522
BRANCH_INDIRECT: 0.372
BRANCH_CONDITIONAL: 11.53
BRANCH_DIRECT_CALL: 0.4187
BRANCH_INDIRECT_CALL: 0.5431
BRANCH_RETURN: 0.4042


====Backend Stall Breakdown====
ROB_STALL: 10836
LQ_STALL: 0
SQ_STALL: 22203


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 6.347979

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 10836

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 1707

cpu0->cpu0_STLB TOTAL        ACCESS:    2112935 HIT:    2112366 MISS:        569 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2112935 HIT:    2112366 MISS:        569 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 117.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9602198 HIT:    8999261 MISS:     602937 MSHR_MERGE:      34574
cpu0->cpu0_L2C LOAD         ACCESS:    7715283 HIT:    7200993 MISS:     514290 MSHR_MERGE:        362
cpu0->cpu0_L2C RFO          ACCESS:     579383 HIT:     552023 MISS:      27360 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     158993 HIT:     103142 MISS:      55851 MSHR_MERGE:      34212
cpu0->cpu0_L2C WRITE        ACCESS:    1147524 HIT:    1142686 MISS:       4838 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1015 HIT:        417 MISS:        598 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     112794 ISSUED:     104919 USEFUL:       1316 USELESS:       9904
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.83 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15826530 HIT:    7729191 MISS:    8097339 MSHR_MERGE:    2008406
cpu0->cpu0_L1I LOAD         ACCESS:   15826530 HIT:    7729191 MISS:    8097339 MSHR_MERGE:    2008406
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.09 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30847604 HIT:   26906191 MISS:    3941413 MSHR_MERGE:    1680472
cpu0->cpu0_L1D LOAD         ACCESS:   16648150 HIT:   14542826 MISS:    2105324 MSHR_MERGE:     478973
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     340370 HIT:     247900 MISS:      92470 MSHR_MERGE:      38280
cpu0->cpu0_L1D WRITE        ACCESS:   13857946 HIT:   12115374 MISS:    1742572 MSHR_MERGE:    1163187
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1138 HIT:         91 MISS:       1047 MSHR_MERGE:         32
cpu0->cpu0_L1D PREFETCH REQUESTED:     531776 ISSUED:     340365 USEFUL:      11767 USELESS:      35417
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 14.79 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12972763 HIT:   10694355 MISS:    2278408 MSHR_MERGE:    1150494
cpu0->cpu0_ITLB LOAD         ACCESS:   12972763 HIT:   10694355 MISS:    2278408 MSHR_MERGE:    1150494
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.007 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28974656 HIT:   27674499 MISS:    1300157 MSHR_MERGE:     315136
cpu0->cpu0_DTLB LOAD         ACCESS:   28974656 HIT:   27674499 MISS:    1300157 MSHR_MERGE:     315136
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.072 cycles
cpu0->LLC TOTAL        ACCESS:     624958 HIT:     617710 MISS:       7248 MSHR_MERGE:        173
cpu0->LLC LOAD         ACCESS:     513928 HIT:     508924 MISS:       5004 MSHR_MERGE:         14
cpu0->LLC RFO          ACCESS:      27360 HIT:      27358 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      21639 HIT:      19539 MISS:       2100 MSHR_MERGE:        159
cpu0->LLC WRITE        ACCESS:      61433 HIT:      61430 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        598 HIT:        459 MISS:        139 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         15
  ROW_BUFFER_MISS:       7057
  AVG DBUS CONGESTED CYCLE: 2.992
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          4
  FULL:          0
Channel 0 REFRESHES ISSUED:       6868

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       532379       538310        49815          415
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           58           36            4
  STLB miss resolved @ L2C                0           41          277          175           17
  STLB miss resolved @ LLC                0           39          230          315           24
  STLB miss resolved @ MEM                0            0           51           85           72

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             197919        51279      1576338        86194            4
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-18 05:43:44] END   suite=qualcomm_srv trace=srv572_ap (rc=0)
