// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_mvt_kernel_mvt_Pipeline_VITIS_LOOP_24_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        x2_address0,
        x2_ce0,
        x2_we0,
        x2_d0,
        x2_q0,
        sext_ln26,
        sext_ln26_1,
        sext_ln26_2,
        sext_ln26_3,
        sext_ln26_4,
        sext_ln26_5,
        sext_ln26_6,
        sext_ln26_7,
        sext_ln26_8,
        sext_ln26_9,
        sext_ln26_10,
        sext_ln26_11,
        sext_ln26_12,
        sext_ln26_13,
        sext_ln26_14,
        sext_ln26_15,
        sext_ln26_16,
        sext_ln26_17,
        sext_ln26_18,
        sext_ln26_19,
        sext_ln26_20,
        sext_ln26_21,
        sext_ln26_22,
        sext_ln26_23,
        sext_ln26_24,
        sext_ln26_25,
        sext_ln26_26,
        sext_ln26_27,
        sext_ln26_28,
        sext_ln26_29,
        sext_ln26_30,
        sext_ln26_31,
        sext_ln26_32,
        sext_ln26_33,
        sext_ln26_34,
        sext_ln26_35,
        sext_ln26_36,
        sext_ln26_37,
        sext_ln26_38,
        y_2_load_39_cast,
        grp_fu_1748_p_din0,
        grp_fu_1748_p_din1,
        grp_fu_1748_p_dout0,
        grp_fu_1748_p_ce,
        grp_fu_1752_p_din0,
        grp_fu_1752_p_din1,
        grp_fu_1752_p_dout0,
        grp_fu_1752_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 20'd1;
parameter    ap_ST_fsm_pp0_stage1 = 20'd2;
parameter    ap_ST_fsm_pp0_stage2 = 20'd4;
parameter    ap_ST_fsm_pp0_stage3 = 20'd8;
parameter    ap_ST_fsm_pp0_stage4 = 20'd16;
parameter    ap_ST_fsm_pp0_stage5 = 20'd32;
parameter    ap_ST_fsm_pp0_stage6 = 20'd64;
parameter    ap_ST_fsm_pp0_stage7 = 20'd128;
parameter    ap_ST_fsm_pp0_stage8 = 20'd256;
parameter    ap_ST_fsm_pp0_stage9 = 20'd512;
parameter    ap_ST_fsm_pp0_stage10 = 20'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 20'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 20'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 20'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 20'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 20'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 20'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 20'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 20'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] A_address0;
output   A_ce0;
input  [31:0] A_q0;
output  [10:0] A_address1;
output   A_ce1;
input  [31:0] A_q1;
output  [5:0] x2_address0;
output   x2_ce0;
output   x2_we0;
output  [31:0] x2_d0;
input  [31:0] x2_q0;
input  [31:0] sext_ln26;
input  [31:0] sext_ln26_1;
input  [31:0] sext_ln26_2;
input  [31:0] sext_ln26_3;
input  [31:0] sext_ln26_4;
input  [31:0] sext_ln26_5;
input  [31:0] sext_ln26_6;
input  [31:0] sext_ln26_7;
input  [31:0] sext_ln26_8;
input  [31:0] sext_ln26_9;
input  [31:0] sext_ln26_10;
input  [31:0] sext_ln26_11;
input  [31:0] sext_ln26_12;
input  [31:0] sext_ln26_13;
input  [31:0] sext_ln26_14;
input  [31:0] sext_ln26_15;
input  [31:0] sext_ln26_16;
input  [31:0] sext_ln26_17;
input  [31:0] sext_ln26_18;
input  [31:0] sext_ln26_19;
input  [31:0] sext_ln26_20;
input  [31:0] sext_ln26_21;
input  [31:0] sext_ln26_22;
input  [31:0] sext_ln26_23;
input  [31:0] sext_ln26_24;
input  [31:0] sext_ln26_25;
input  [31:0] sext_ln26_26;
input  [31:0] sext_ln26_27;
input  [31:0] sext_ln26_28;
input  [31:0] sext_ln26_29;
input  [31:0] sext_ln26_30;
input  [31:0] sext_ln26_31;
input  [31:0] sext_ln26_32;
input  [31:0] sext_ln26_33;
input  [31:0] sext_ln26_34;
input  [31:0] sext_ln26_35;
input  [31:0] sext_ln26_36;
input  [31:0] sext_ln26_37;
input  [31:0] sext_ln26_38;
input  [31:0] y_2_load_39_cast;
output  [31:0] grp_fu_1748_p_din0;
output  [31:0] grp_fu_1748_p_din1;
input  [47:0] grp_fu_1748_p_dout0;
output   grp_fu_1748_p_ce;
output  [31:0] grp_fu_1752_p_din0;
output  [31:0] grp_fu_1752_p_din1;
input  [47:0] grp_fu_1752_p_dout0;
output   grp_fu_1752_p_ce;

reg ap_idle;
reg[10:0] A_address0;
reg A_ce0;
reg[10:0] A_address1;
reg A_ce1;
reg[5:0] x2_address0;
reg x2_ce0;
reg x2_we0;

(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_subdone;
reg   [0:0] icmp_ln24_reg_2831;
reg    ap_condition_exit_pp0_iter0_stage16;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_pp0_stage19_subdone;
reg   [31:0] reg_808;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state22_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state23_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state24_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state25_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire    ap_block_pp0_stage16_11001;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_11001;
wire    ap_block_pp0_stage19_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state21_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_812;
reg   [47:0] reg_816;
reg   [47:0] reg_820;
wire  signed [47:0] y_2_load_39_cast_cast_fu_824_p1;
reg  signed [47:0] y_2_load_39_cast_cast_reg_2618;
wire  signed [47:0] sext_ln26_38_cast_fu_828_p1;
reg  signed [47:0] sext_ln26_38_cast_reg_2623;
wire  signed [47:0] sext_ln26_37_cast_fu_832_p1;
reg  signed [47:0] sext_ln26_37_cast_reg_2628;
wire  signed [47:0] sext_ln26_36_cast_fu_836_p1;
reg  signed [47:0] sext_ln26_36_cast_reg_2633;
wire  signed [47:0] sext_ln26_35_cast_fu_840_p1;
reg  signed [47:0] sext_ln26_35_cast_reg_2638;
wire  signed [47:0] sext_ln26_34_cast_fu_844_p1;
reg  signed [47:0] sext_ln26_34_cast_reg_2643;
wire  signed [47:0] sext_ln26_33_cast_fu_848_p1;
reg  signed [47:0] sext_ln26_33_cast_reg_2648;
wire  signed [47:0] sext_ln26_32_cast_fu_852_p1;
reg  signed [47:0] sext_ln26_32_cast_reg_2653;
wire  signed [47:0] sext_ln26_31_cast_fu_856_p1;
reg  signed [47:0] sext_ln26_31_cast_reg_2658;
wire  signed [47:0] sext_ln26_30_cast_fu_860_p1;
reg  signed [47:0] sext_ln26_30_cast_reg_2663;
wire  signed [47:0] sext_ln26_29_cast_fu_864_p1;
reg  signed [47:0] sext_ln26_29_cast_reg_2668;
wire  signed [47:0] sext_ln26_28_cast_fu_868_p1;
reg  signed [47:0] sext_ln26_28_cast_reg_2673;
wire  signed [47:0] sext_ln26_27_cast_fu_872_p1;
reg  signed [47:0] sext_ln26_27_cast_reg_2678;
wire  signed [47:0] sext_ln26_26_cast_fu_876_p1;
reg  signed [47:0] sext_ln26_26_cast_reg_2683;
wire  signed [47:0] sext_ln26_25_cast_fu_880_p1;
reg  signed [47:0] sext_ln26_25_cast_reg_2688;
wire  signed [47:0] sext_ln26_24_cast_fu_884_p1;
reg  signed [47:0] sext_ln26_24_cast_reg_2693;
wire  signed [47:0] sext_ln26_23_cast_fu_888_p1;
reg  signed [47:0] sext_ln26_23_cast_reg_2698;
wire  signed [47:0] sext_ln26_22_cast_fu_892_p1;
reg  signed [47:0] sext_ln26_22_cast_reg_2703;
wire  signed [47:0] sext_ln26_21_cast_fu_896_p1;
reg  signed [47:0] sext_ln26_21_cast_reg_2708;
wire  signed [47:0] sext_ln26_20_cast_fu_900_p1;
reg  signed [47:0] sext_ln26_20_cast_reg_2713;
wire  signed [47:0] sext_ln26_19_cast_fu_904_p1;
reg  signed [47:0] sext_ln26_19_cast_reg_2718;
wire  signed [47:0] sext_ln26_18_cast_fu_908_p1;
reg  signed [47:0] sext_ln26_18_cast_reg_2723;
wire  signed [47:0] sext_ln26_17_cast_fu_912_p1;
reg  signed [47:0] sext_ln26_17_cast_reg_2728;
wire  signed [47:0] sext_ln26_16_cast_fu_916_p1;
reg  signed [47:0] sext_ln26_16_cast_reg_2733;
wire  signed [47:0] sext_ln26_15_cast_fu_920_p1;
reg  signed [47:0] sext_ln26_15_cast_reg_2738;
wire  signed [47:0] sext_ln26_14_cast_fu_924_p1;
reg  signed [47:0] sext_ln26_14_cast_reg_2743;
wire  signed [47:0] sext_ln26_13_cast_fu_928_p1;
reg  signed [47:0] sext_ln26_13_cast_reg_2748;
wire  signed [47:0] sext_ln26_12_cast_fu_932_p1;
reg  signed [47:0] sext_ln26_12_cast_reg_2753;
wire  signed [47:0] sext_ln26_11_cast_fu_936_p1;
reg  signed [47:0] sext_ln26_11_cast_reg_2758;
wire  signed [47:0] sext_ln26_10_cast_fu_940_p1;
reg  signed [47:0] sext_ln26_10_cast_reg_2763;
wire  signed [47:0] sext_ln26_9_cast_fu_944_p1;
reg  signed [47:0] sext_ln26_9_cast_reg_2768;
wire  signed [47:0] sext_ln26_8_cast_fu_948_p1;
reg  signed [47:0] sext_ln26_8_cast_reg_2773;
wire  signed [47:0] sext_ln26_7_cast_fu_952_p1;
reg  signed [47:0] sext_ln26_7_cast_reg_2778;
wire  signed [47:0] sext_ln26_6_cast_fu_956_p1;
reg  signed [47:0] sext_ln26_6_cast_reg_2783;
wire  signed [47:0] sext_ln26_5_cast_fu_960_p1;
reg  signed [47:0] sext_ln26_5_cast_reg_2788;
wire  signed [47:0] sext_ln26_4_cast_fu_964_p1;
reg  signed [47:0] sext_ln26_4_cast_reg_2793;
wire  signed [47:0] sext_ln26_3_cast_fu_968_p1;
reg  signed [47:0] sext_ln26_3_cast_reg_2798;
wire  signed [47:0] sext_ln26_2_cast_fu_972_p1;
reg  signed [47:0] sext_ln26_2_cast_reg_2803;
wire  signed [47:0] sext_ln26_1_cast_fu_976_p1;
reg  signed [47:0] sext_ln26_1_cast_reg_2808;
wire  signed [47:0] sext_ln26_cast_fu_980_p1;
reg  signed [47:0] sext_ln26_cast_reg_2813;
reg   [5:0] i_1_reg_2818;
wire   [0:0] icmp_ln24_fu_992_p2;
wire   [6:0] zext_ln26_4_fu_1004_p1;
reg   [6:0] zext_ln26_4_reg_2835;
reg   [5:0] x2_addr_reg_2851;
reg   [5:0] x2_addr_reg_2851_pp0_iter1_reg;
wire   [7:0] zext_ln26_2_fu_1019_p1;
reg   [7:0] zext_ln26_2_reg_2856;
reg   [31:0] x2_load_reg_2874;
wire  signed [47:0] sext_ln26_39_fu_1067_p1;
wire  signed [47:0] sext_ln26_40_fu_1072_p1;
wire   [8:0] zext_ln26_3_fu_1077_p1;
reg   [8:0] zext_ln26_3_reg_2899;
wire  signed [47:0] sext_ln26_41_fu_1102_p1;
wire  signed [47:0] sext_ln26_42_fu_1107_p1;
reg   [31:0] tmp_2_reg_2937;
wire  signed [47:0] sext_ln26_43_fu_1181_p1;
wire  signed [47:0] sext_ln26_44_fu_1186_p1;
reg   [31:0] tmp_4_reg_2962;
wire  signed [47:0] sext_ln26_45_fu_1266_p1;
wire  signed [47:0] sext_ln26_46_fu_1271_p1;
wire   [9:0] zext_ln26_1_fu_1276_p1;
reg   [9:0] zext_ln26_1_reg_2977;
reg   [31:0] tmp_6_reg_2997;
wire  signed [47:0] sext_ln26_47_fu_1348_p1;
wire  signed [47:0] sext_ln26_48_fu_1353_p1;
reg   [31:0] tmp_8_reg_3022;
wire  signed [47:0] sext_ln26_49_fu_1425_p1;
wire  signed [47:0] sext_ln26_50_fu_1430_p1;
reg   [31:0] tmp_10_reg_3047;
wire  signed [47:0] sext_ln26_51_fu_1504_p1;
wire  signed [47:0] sext_ln26_52_fu_1509_p1;
reg   [31:0] tmp_12_reg_3072;
wire  signed [47:0] sext_ln26_53_fu_1581_p1;
wire  signed [47:0] sext_ln26_54_fu_1586_p1;
reg   [31:0] tmp_14_reg_3097;
wire  signed [47:0] sext_ln26_55_fu_1666_p1;
wire  signed [47:0] sext_ln26_56_fu_1671_p1;
reg   [31:0] tmp_16_reg_3122;
wire  signed [47:0] sext_ln26_57_fu_1751_p1;
wire  signed [47:0] sext_ln26_58_fu_1756_p1;
wire   [10:0] zext_ln26_fu_1761_p1;
reg   [10:0] zext_ln26_reg_3137;
reg   [31:0] tmp_18_reg_3163;
wire  signed [47:0] sext_ln26_59_fu_1838_p1;
wire  signed [47:0] sext_ln26_60_fu_1843_p1;
reg   [31:0] tmp_20_reg_3188;
wire  signed [47:0] sext_ln26_61_fu_1915_p1;
wire  signed [47:0] sext_ln26_62_fu_1920_p1;
reg   [31:0] tmp_22_reg_3213;
wire  signed [47:0] sext_ln26_63_fu_1992_p1;
wire  signed [47:0] sext_ln26_64_fu_1997_p1;
reg   [31:0] tmp_24_reg_3238;
wire  signed [47:0] sext_ln26_65_fu_2069_p1;
wire  signed [47:0] sext_ln26_66_fu_2074_p1;
reg   [31:0] tmp_26_reg_3263;
wire  signed [47:0] sext_ln26_67_fu_2153_p1;
wire  signed [47:0] sext_ln26_68_fu_2158_p1;
reg   [31:0] tmp_28_reg_3288;
wire  signed [47:0] sext_ln26_69_fu_2235_p1;
wire  signed [47:0] sext_ln26_70_fu_2240_p1;
reg   [31:0] tmp_30_reg_3313;
wire  signed [47:0] sext_ln26_71_fu_2312_p1;
wire  signed [47:0] sext_ln26_72_fu_2317_p1;
reg   [31:0] tmp_32_reg_3338;
wire  signed [47:0] sext_ln26_73_fu_2393_p1;
wire  signed [47:0] sext_ln26_74_fu_2398_p1;
reg   [31:0] tmp_34_reg_3353;
wire  signed [47:0] sext_ln26_75_fu_2450_p1;
wire  signed [47:0] sext_ln26_76_fu_2455_p1;
reg   [31:0] tmp_36_reg_3368;
wire  signed [47:0] sext_ln26_77_fu_2507_p1;
wire  signed [47:0] sext_ln26_78_fu_2512_p1;
reg   [31:0] tmp_38_reg_3383;
reg   [31:0] trunc_ln26_s_reg_3388;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage4_subdone;
wire   [63:0] i_1_cast_fu_998_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln26_5_fu_1014_p1;
wire   [63:0] zext_ln26_6_fu_1027_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln26_7_fu_1038_p1;
wire   [63:0] zext_ln26_8_fu_1048_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln26_9_fu_1062_p1;
wire   [63:0] zext_ln26_10_fu_1086_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln26_11_fu_1097_p1;
wire   [63:0] zext_ln26_12_fu_1119_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln26_13_fu_1129_p1;
wire   [63:0] zext_ln26_14_fu_1200_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln26_15_fu_1214_p1;
wire   [63:0] zext_ln26_16_fu_1285_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln26_17_fu_1296_p1;
wire   [63:0] zext_ln26_18_fu_1363_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln26_19_fu_1373_p1;
wire   [63:0] zext_ln26_20_fu_1442_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln26_21_fu_1452_p1;
wire   [63:0] zext_ln26_22_fu_1519_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln26_23_fu_1529_p1;
wire   [63:0] zext_ln26_24_fu_1600_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln26_25_fu_1614_p1;
wire   [63:0] zext_ln26_26_fu_1685_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln26_27_fu_1699_p1;
wire   [63:0] zext_ln26_28_fu_1775_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln26_29_fu_1786_p1;
wire   [63:0] zext_ln26_30_fu_1853_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln26_31_fu_1863_p1;
wire   [63:0] zext_ln26_32_fu_1930_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln26_33_fu_1940_p1;
wire   [63:0] zext_ln26_34_fu_2007_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln26_35_fu_2017_p1;
wire   [63:0] zext_ln26_36_fu_2091_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln26_37_fu_2101_p1;
wire   [63:0] zext_ln26_38_fu_2173_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln26_39_fu_2183_p1;
wire   [63:0] zext_ln26_40_fu_2250_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln26_41_fu_2260_p1;
wire   [63:0] zext_ln26_42_fu_2327_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln26_43_fu_2341_p1;
reg   [5:0] i_fu_214;
wire   [5:0] add_ln24_fu_2079_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_i_1;
reg  signed [31:0] grp_fu_800_p0;
reg  signed [31:0] grp_fu_800_p1;
reg  signed [31:0] grp_fu_804_p0;
reg  signed [31:0] grp_fu_804_p1;
wire   [6:0] add_ln26_40_fu_1008_p2;
wire   [6:0] add_ln26_41_fu_1022_p2;
wire   [7:0] add_ln26_42_fu_1032_p2;
wire   [7:0] add_ln26_43_fu_1043_p2;
wire   [6:0] add_ln26_44_fu_1053_p2;
wire  signed [7:0] sext_ln26_79_fu_1058_p1;
wire   [8:0] add_ln26_45_fu_1080_p2;
wire   [8:0] add_ln26_46_fu_1091_p2;
wire   [8:0] tmp_41_cast_fu_1112_p3;
wire   [8:0] add_ln26_47_fu_1124_p2;
wire   [47:0] shl_ln1_fu_1134_p3;
wire   [47:0] add_ln26_fu_1141_p2;
wire   [31:0] tmp_1_fu_1147_p4;
wire   [47:0] shl_ln26_1_fu_1157_p3;
wire   [47:0] add_ln26_1_fu_1165_p2;
wire   [7:0] add_ln26_48_fu_1191_p2;
wire  signed [8:0] sext_ln26_80_fu_1196_p1;
wire   [7:0] add_ln26_49_fu_1205_p2;
wire  signed [8:0] sext_ln26_81_fu_1210_p1;
wire   [47:0] shl_ln26_2_fu_1219_p3;
wire   [47:0] add_ln26_2_fu_1226_p2;
wire   [31:0] tmp_3_fu_1232_p4;
wire   [47:0] shl_ln26_3_fu_1242_p3;
wire   [47:0] add_ln26_3_fu_1250_p2;
wire   [9:0] add_ln26_50_fu_1279_p2;
wire   [9:0] add_ln26_51_fu_1290_p2;
wire   [47:0] shl_ln26_4_fu_1301_p3;
wire   [47:0] add_ln26_4_fu_1308_p2;
wire   [31:0] tmp_5_fu_1314_p4;
wire   [47:0] shl_ln26_5_fu_1324_p3;
wire   [47:0] add_ln26_5_fu_1332_p2;
wire   [9:0] add_ln26_52_fu_1358_p2;
wire   [9:0] add_ln26_53_fu_1368_p2;
wire   [47:0] shl_ln26_6_fu_1378_p3;
wire   [47:0] add_ln26_6_fu_1385_p2;
wire   [31:0] tmp_7_fu_1391_p4;
wire   [47:0] shl_ln26_7_fu_1401_p3;
wire   [47:0] add_ln26_7_fu_1409_p2;
wire   [9:0] tmp_42_cast_fu_1435_p3;
wire   [9:0] add_ln26_54_fu_1447_p2;
wire   [47:0] shl_ln26_8_fu_1457_p3;
wire   [47:0] add_ln26_8_fu_1464_p2;
wire   [31:0] tmp_9_fu_1470_p4;
wire   [47:0] shl_ln26_9_fu_1480_p3;
wire   [47:0] add_ln26_9_fu_1488_p2;
wire   [9:0] add_ln26_55_fu_1514_p2;
wire   [9:0] add_ln26_56_fu_1524_p2;
wire   [47:0] shl_ln26_s_fu_1534_p3;
wire   [47:0] add_ln26_10_fu_1541_p2;
wire   [31:0] tmp_11_fu_1547_p4;
wire   [47:0] shl_ln26_10_fu_1557_p3;
wire   [47:0] add_ln26_11_fu_1565_p2;
wire   [8:0] add_ln26_57_fu_1591_p2;
wire  signed [9:0] sext_ln26_82_fu_1596_p1;
wire   [8:0] add_ln26_58_fu_1605_p2;
wire  signed [9:0] sext_ln26_83_fu_1610_p1;
wire   [47:0] shl_ln26_11_fu_1619_p3;
wire   [47:0] add_ln26_12_fu_1626_p2;
wire   [31:0] tmp_13_fu_1632_p4;
wire   [47:0] shl_ln26_12_fu_1642_p3;
wire   [47:0] add_ln26_13_fu_1650_p2;
wire   [8:0] add_ln26_59_fu_1676_p2;
wire  signed [9:0] sext_ln26_84_fu_1681_p1;
wire   [7:0] add_ln26_60_fu_1690_p2;
wire  signed [9:0] sext_ln26_85_fu_1695_p1;
wire   [47:0] shl_ln26_13_fu_1704_p3;
wire   [47:0] add_ln26_14_fu_1711_p2;
wire   [31:0] tmp_15_fu_1717_p4;
wire   [47:0] shl_ln26_14_fu_1727_p3;
wire   [47:0] add_ln26_15_fu_1735_p2;
wire   [6:0] tmp_s_fu_1764_p3;
wire  signed [9:0] sext_ln26_86_fu_1771_p1;
wire   [10:0] add_ln26_61_fu_1780_p2;
wire   [47:0] shl_ln26_15_fu_1791_p3;
wire   [47:0] add_ln26_16_fu_1798_p2;
wire   [31:0] tmp_17_fu_1804_p4;
wire   [47:0] shl_ln26_16_fu_1814_p3;
wire   [47:0] add_ln26_17_fu_1822_p2;
wire   [10:0] add_ln26_62_fu_1848_p2;
wire   [10:0] add_ln26_63_fu_1858_p2;
wire   [47:0] shl_ln26_17_fu_1868_p3;
wire   [47:0] add_ln26_18_fu_1875_p2;
wire   [31:0] tmp_19_fu_1881_p4;
wire   [47:0] shl_ln26_18_fu_1891_p3;
wire   [47:0] add_ln26_19_fu_1899_p2;
wire   [10:0] add_ln26_64_fu_1925_p2;
wire   [10:0] add_ln26_65_fu_1935_p2;
wire   [47:0] shl_ln26_19_fu_1945_p3;
wire   [47:0] add_ln26_20_fu_1952_p2;
wire   [31:0] tmp_21_fu_1958_p4;
wire   [47:0] shl_ln26_20_fu_1968_p3;
wire   [47:0] add_ln26_21_fu_1976_p2;
wire   [10:0] add_ln26_66_fu_2002_p2;
wire   [10:0] add_ln26_67_fu_2012_p2;
wire   [47:0] shl_ln26_21_fu_2022_p3;
wire   [47:0] add_ln26_22_fu_2029_p2;
wire   [31:0] tmp_23_fu_2035_p4;
wire   [47:0] shl_ln26_22_fu_2045_p3;
wire   [47:0] add_ln26_23_fu_2053_p2;
wire   [10:0] tmp_44_cast_fu_2084_p3;
wire   [10:0] add_ln26_68_fu_2096_p2;
wire   [47:0] shl_ln26_23_fu_2106_p3;
wire   [47:0] add_ln26_24_fu_2113_p2;
wire   [31:0] tmp_25_fu_2119_p4;
wire   [47:0] shl_ln26_24_fu_2129_p3;
wire   [47:0] add_ln26_25_fu_2137_p2;
wire   [10:0] add_ln26_69_fu_2168_p2;
wire   [10:0] add_ln26_70_fu_2178_p2;
wire   [47:0] shl_ln26_25_fu_2188_p3;
wire   [47:0] add_ln26_26_fu_2195_p2;
wire   [31:0] tmp_27_fu_2201_p4;
wire   [47:0] shl_ln26_26_fu_2211_p3;
wire   [47:0] add_ln26_27_fu_2219_p2;
wire   [10:0] add_ln26_71_fu_2245_p2;
wire   [10:0] add_ln26_72_fu_2255_p2;
wire   [47:0] shl_ln26_27_fu_2265_p3;
wire   [47:0] add_ln26_28_fu_2272_p2;
wire   [31:0] tmp_29_fu_2278_p4;
wire   [47:0] shl_ln26_28_fu_2288_p3;
wire   [47:0] add_ln26_29_fu_2296_p2;
wire   [10:0] add_ln26_73_fu_2322_p2;
wire   [9:0] add_ln26_74_fu_2332_p2;
wire  signed [10:0] sext_ln26_87_fu_2337_p1;
wire   [47:0] shl_ln26_29_fu_2346_p3;
wire   [47:0] add_ln26_30_fu_2353_p2;
wire   [31:0] tmp_31_fu_2359_p4;
wire   [47:0] shl_ln26_30_fu_2369_p3;
wire   [47:0] add_ln26_31_fu_2377_p2;
wire   [47:0] shl_ln26_31_fu_2403_p3;
wire   [47:0] add_ln26_32_fu_2410_p2;
wire   [31:0] tmp_33_fu_2416_p4;
wire   [47:0] shl_ln26_32_fu_2426_p3;
wire   [47:0] add_ln26_33_fu_2434_p2;
wire   [47:0] shl_ln26_33_fu_2460_p3;
wire   [47:0] add_ln26_34_fu_2467_p2;
wire   [31:0] tmp_35_fu_2473_p4;
wire   [47:0] shl_ln26_34_fu_2483_p3;
wire   [47:0] add_ln26_35_fu_2491_p2;
wire   [47:0] shl_ln26_35_fu_2517_p3;
wire   [47:0] add_ln26_36_fu_2524_p2;
wire   [31:0] tmp_37_fu_2530_p4;
wire   [47:0] shl_ln26_36_fu_2540_p3;
wire   [47:0] add_ln26_37_fu_2548_p2;
wire   [47:0] shl_ln26_37_fu_2564_p3;
wire   [47:0] add_ln26_38_fu_2571_p2;
wire   [31:0] tmp_39_fu_2577_p4;
wire   [47:0] shl_ln26_38_fu_2587_p3;
wire   [47:0] add_ln26_39_fu_2595_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [19:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_mvt_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage16),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage16)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage19_subdone) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_214 <= 6'd0;
    end else if (((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        i_fu_214 <= add_ln24_fu_2079_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_1_reg_2818 <= ap_sig_allocacmp_i_1;
        icmp_ln24_reg_2831 <= icmp_ln24_fu_992_p2;
        sext_ln26_10_cast_reg_2763 <= sext_ln26_10_cast_fu_940_p1;
        sext_ln26_11_cast_reg_2758 <= sext_ln26_11_cast_fu_936_p1;
        sext_ln26_12_cast_reg_2753 <= sext_ln26_12_cast_fu_932_p1;
        sext_ln26_13_cast_reg_2748 <= sext_ln26_13_cast_fu_928_p1;
        sext_ln26_14_cast_reg_2743 <= sext_ln26_14_cast_fu_924_p1;
        sext_ln26_15_cast_reg_2738 <= sext_ln26_15_cast_fu_920_p1;
        sext_ln26_16_cast_reg_2733 <= sext_ln26_16_cast_fu_916_p1;
        sext_ln26_17_cast_reg_2728 <= sext_ln26_17_cast_fu_912_p1;
        sext_ln26_18_cast_reg_2723 <= sext_ln26_18_cast_fu_908_p1;
        sext_ln26_19_cast_reg_2718 <= sext_ln26_19_cast_fu_904_p1;
        sext_ln26_1_cast_reg_2808 <= sext_ln26_1_cast_fu_976_p1;
        sext_ln26_20_cast_reg_2713 <= sext_ln26_20_cast_fu_900_p1;
        sext_ln26_21_cast_reg_2708 <= sext_ln26_21_cast_fu_896_p1;
        sext_ln26_22_cast_reg_2703 <= sext_ln26_22_cast_fu_892_p1;
        sext_ln26_23_cast_reg_2698 <= sext_ln26_23_cast_fu_888_p1;
        sext_ln26_24_cast_reg_2693 <= sext_ln26_24_cast_fu_884_p1;
        sext_ln26_25_cast_reg_2688 <= sext_ln26_25_cast_fu_880_p1;
        sext_ln26_26_cast_reg_2683 <= sext_ln26_26_cast_fu_876_p1;
        sext_ln26_27_cast_reg_2678 <= sext_ln26_27_cast_fu_872_p1;
        sext_ln26_28_cast_reg_2673 <= sext_ln26_28_cast_fu_868_p1;
        sext_ln26_29_cast_reg_2668 <= sext_ln26_29_cast_fu_864_p1;
        sext_ln26_2_cast_reg_2803 <= sext_ln26_2_cast_fu_972_p1;
        sext_ln26_30_cast_reg_2663 <= sext_ln26_30_cast_fu_860_p1;
        sext_ln26_31_cast_reg_2658 <= sext_ln26_31_cast_fu_856_p1;
        sext_ln26_32_cast_reg_2653 <= sext_ln26_32_cast_fu_852_p1;
        sext_ln26_33_cast_reg_2648 <= sext_ln26_33_cast_fu_848_p1;
        sext_ln26_34_cast_reg_2643 <= sext_ln26_34_cast_fu_844_p1;
        sext_ln26_35_cast_reg_2638 <= sext_ln26_35_cast_fu_840_p1;
        sext_ln26_36_cast_reg_2633 <= sext_ln26_36_cast_fu_836_p1;
        sext_ln26_37_cast_reg_2628 <= sext_ln26_37_cast_fu_832_p1;
        sext_ln26_38_cast_reg_2623 <= sext_ln26_38_cast_fu_828_p1;
        sext_ln26_3_cast_reg_2798 <= sext_ln26_3_cast_fu_968_p1;
        sext_ln26_4_cast_reg_2793 <= sext_ln26_4_cast_fu_964_p1;
        sext_ln26_5_cast_reg_2788 <= sext_ln26_5_cast_fu_960_p1;
        sext_ln26_6_cast_reg_2783 <= sext_ln26_6_cast_fu_956_p1;
        sext_ln26_7_cast_reg_2778 <= sext_ln26_7_cast_fu_952_p1;
        sext_ln26_8_cast_reg_2773 <= sext_ln26_8_cast_fu_948_p1;
        sext_ln26_9_cast_reg_2768 <= sext_ln26_9_cast_fu_944_p1;
        sext_ln26_cast_reg_2813 <= sext_ln26_cast_fu_980_p1;
        tmp_34_reg_3353 <= {{add_ln26_33_fu_2434_p2[47:16]}};
        x2_addr_reg_2851_pp0_iter1_reg <= x2_addr_reg_2851;
        y_2_load_39_cast_cast_reg_2618 <= y_2_load_39_cast_cast_fu_824_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & 
    (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_808 <= A_q1;
        reg_812 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) 
    | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_816 <= grp_fu_1748_p_dout0;
        reg_820 <= grp_fu_1752_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_10_reg_3047 <= {{add_ln26_9_fu_1488_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_12_reg_3072 <= {{add_ln26_11_fu_1565_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_14_reg_3097 <= {{add_ln26_13_fu_1650_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_16_reg_3122 <= {{add_ln26_15_fu_1735_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_18_reg_3163 <= {{add_ln26_17_fu_1822_p2[47:16]}};
        zext_ln26_reg_3137[5 : 0] <= zext_ln26_fu_1761_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_20_reg_3188 <= {{add_ln26_19_fu_1899_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_22_reg_3213 <= {{add_ln26_21_fu_1976_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_24_reg_3238 <= {{add_ln26_23_fu_2053_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        tmp_26_reg_3263 <= {{add_ln26_25_fu_2137_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        tmp_28_reg_3288 <= {{add_ln26_27_fu_2219_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_2_reg_2937 <= {{add_ln26_1_fu_1165_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        tmp_30_reg_3313 <= {{add_ln26_29_fu_2296_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        tmp_32_reg_3338 <= {{add_ln26_31_fu_2377_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_36_reg_3368 <= {{add_ln26_35_fu_2491_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_38_reg_3383 <= {{add_ln26_37_fu_2548_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_4_reg_2962 <= {{add_ln26_3_fu_1250_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_6_reg_2997 <= {{add_ln26_5_fu_1332_p2[47:16]}};
        zext_ln26_1_reg_2977[5 : 0] <= zext_ln26_1_fu_1276_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_8_reg_3022 <= {{add_ln26_7_fu_1409_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        trunc_ln26_s_reg_3388 <= {{add_ln26_39_fu_2595_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln24_fu_992_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x2_addr_reg_2851 <= i_1_cast_fu_998_p1;
        zext_ln26_4_reg_2835[5 : 0] <= zext_ln26_4_fu_1004_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x2_load_reg_2874 <= x2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        zext_ln26_2_reg_2856[5 : 0] <= zext_ln26_2_fu_1019_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_2831 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        zext_ln26_3_reg_2899[5 : 0] <= zext_ln26_3_fu_1077_p1[5 : 0];
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            A_address0 = zext_ln26_43_fu_2341_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            A_address0 = zext_ln26_41_fu_2260_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            A_address0 = zext_ln26_39_fu_2183_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            A_address0 = zext_ln26_37_fu_2101_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            A_address0 = zext_ln26_35_fu_2017_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            A_address0 = zext_ln26_33_fu_1940_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            A_address0 = zext_ln26_31_fu_1863_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            A_address0 = zext_ln26_29_fu_1786_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            A_address0 = zext_ln26_27_fu_1699_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            A_address0 = zext_ln26_25_fu_1614_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            A_address0 = zext_ln26_23_fu_1529_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            A_address0 = zext_ln26_21_fu_1452_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            A_address0 = zext_ln26_19_fu_1373_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            A_address0 = zext_ln26_17_fu_1296_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            A_address0 = zext_ln26_15_fu_1214_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            A_address0 = zext_ln26_13_fu_1129_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            A_address0 = zext_ln26_11_fu_1097_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            A_address0 = zext_ln26_9_fu_1062_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            A_address0 = zext_ln26_7_fu_1038_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            A_address0 = zext_ln26_5_fu_1014_p1;
        end else begin
            A_address0 = 'bx;
        end
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            A_address1 = zext_ln26_42_fu_2327_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            A_address1 = zext_ln26_40_fu_2250_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            A_address1 = zext_ln26_38_fu_2173_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            A_address1 = zext_ln26_36_fu_2091_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            A_address1 = zext_ln26_34_fu_2007_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            A_address1 = zext_ln26_32_fu_1930_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            A_address1 = zext_ln26_30_fu_1853_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            A_address1 = zext_ln26_28_fu_1775_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            A_address1 = zext_ln26_26_fu_1685_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            A_address1 = zext_ln26_24_fu_1600_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            A_address1 = zext_ln26_22_fu_1519_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            A_address1 = zext_ln26_20_fu_1442_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            A_address1 = zext_ln26_18_fu_1363_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            A_address1 = zext_ln26_16_fu_1285_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            A_address1 = zext_ln26_14_fu_1200_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            A_address1 = zext_ln26_12_fu_1119_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            A_address1 = zext_ln26_10_fu_1086_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            A_address1 = zext_ln26_8_fu_1048_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            A_address1 = zext_ln26_6_fu_1027_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            A_address1 = i_1_cast_fu_998_p1;
        end else begin
            A_address1 = 'bx;
        end
    end else begin
        A_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        A_ce1 = 1'b1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln24_reg_2831 == 1'd1) & (1'b0 == ap_block_pp0_stage16_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        ap_condition_exit_pp0_iter0_stage16 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage16 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 6'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_214;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_800_p0 = sext_ln26_38_cast_reg_2623;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_800_p0 = sext_ln26_36_cast_reg_2633;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_800_p0 = sext_ln26_34_cast_reg_2643;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_800_p0 = sext_ln26_32_cast_reg_2653;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_800_p0 = sext_ln26_30_cast_reg_2663;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_800_p0 = sext_ln26_28_cast_reg_2673;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_800_p0 = sext_ln26_26_cast_reg_2683;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_800_p0 = sext_ln26_24_cast_reg_2693;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_800_p0 = sext_ln26_22_cast_reg_2703;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_800_p0 = sext_ln26_20_cast_reg_2713;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_800_p0 = sext_ln26_18_cast_reg_2723;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_800_p0 = sext_ln26_16_cast_reg_2733;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_800_p0 = sext_ln26_14_cast_reg_2743;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_800_p0 = sext_ln26_12_cast_reg_2753;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_800_p0 = sext_ln26_10_cast_reg_2763;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_800_p0 = sext_ln26_8_cast_reg_2773;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_800_p0 = sext_ln26_6_cast_reg_2783;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_800_p0 = sext_ln26_4_cast_reg_2793;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_800_p0 = sext_ln26_2_cast_reg_2803;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_800_p0 = sext_ln26_cast_reg_2813;
    end else begin
        grp_fu_800_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_800_p1 = sext_ln26_77_fu_2507_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_800_p1 = sext_ln26_75_fu_2450_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_800_p1 = sext_ln26_73_fu_2393_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_800_p1 = sext_ln26_71_fu_2312_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_800_p1 = sext_ln26_69_fu_2235_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_800_p1 = sext_ln26_67_fu_2153_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_800_p1 = sext_ln26_65_fu_2069_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_800_p1 = sext_ln26_63_fu_1992_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_800_p1 = sext_ln26_61_fu_1915_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_800_p1 = sext_ln26_59_fu_1838_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_800_p1 = sext_ln26_57_fu_1751_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_800_p1 = sext_ln26_55_fu_1666_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_800_p1 = sext_ln26_53_fu_1581_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_800_p1 = sext_ln26_51_fu_1504_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_800_p1 = sext_ln26_49_fu_1425_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_800_p1 = sext_ln26_47_fu_1348_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_800_p1 = sext_ln26_45_fu_1266_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_800_p1 = sext_ln26_43_fu_1181_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_800_p1 = sext_ln26_41_fu_1102_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_800_p1 = sext_ln26_39_fu_1067_p1;
    end else begin
        grp_fu_800_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_804_p0 = y_2_load_39_cast_cast_reg_2618;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_804_p0 = sext_ln26_37_cast_reg_2628;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_804_p0 = sext_ln26_35_cast_reg_2638;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_804_p0 = sext_ln26_33_cast_reg_2648;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_804_p0 = sext_ln26_31_cast_reg_2658;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_804_p0 = sext_ln26_29_cast_reg_2668;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_804_p0 = sext_ln26_27_cast_reg_2678;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_804_p0 = sext_ln26_25_cast_reg_2688;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_804_p0 = sext_ln26_23_cast_reg_2698;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_804_p0 = sext_ln26_21_cast_reg_2708;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_804_p0 = sext_ln26_19_cast_reg_2718;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_804_p0 = sext_ln26_17_cast_reg_2728;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_804_p0 = sext_ln26_15_cast_reg_2738;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_804_p0 = sext_ln26_13_cast_reg_2748;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_804_p0 = sext_ln26_11_cast_reg_2758;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_804_p0 = sext_ln26_9_cast_reg_2768;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_804_p0 = sext_ln26_7_cast_reg_2778;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_804_p0 = sext_ln26_5_cast_reg_2788;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_804_p0 = sext_ln26_3_cast_reg_2798;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_804_p0 = sext_ln26_1_cast_reg_2808;
    end else begin
        grp_fu_804_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_804_p1 = sext_ln26_78_fu_2512_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_804_p1 = sext_ln26_76_fu_2455_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_804_p1 = sext_ln26_74_fu_2398_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_804_p1 = sext_ln26_72_fu_2317_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_804_p1 = sext_ln26_70_fu_2240_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_804_p1 = sext_ln26_68_fu_2158_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_804_p1 = sext_ln26_66_fu_2074_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_804_p1 = sext_ln26_64_fu_1997_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_804_p1 = sext_ln26_62_fu_1920_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_804_p1 = sext_ln26_60_fu_1843_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_804_p1 = sext_ln26_58_fu_1756_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_804_p1 = sext_ln26_56_fu_1671_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_804_p1 = sext_ln26_54_fu_1586_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_804_p1 = sext_ln26_52_fu_1509_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_804_p1 = sext_ln26_50_fu_1430_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_804_p1 = sext_ln26_48_fu_1353_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_804_p1 = sext_ln26_46_fu_1271_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_804_p1 = sext_ln26_44_fu_1186_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_804_p1 = sext_ln26_42_fu_1107_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_804_p1 = sext_ln26_40_fu_1072_p1;
    end else begin
        grp_fu_804_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        x2_address0 = x2_addr_reg_2851_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x2_address0 = i_1_cast_fu_998_p1;
    end else begin
        x2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        x2_ce0 = 1'b1;
    end else begin
        x2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        x2_we0 = 1'b1;
    end else begin
        x2_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage16)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln24_fu_2079_p2 = (i_1_reg_2818 + 6'd1);

assign add_ln26_10_fu_1541_p2 = (shl_ln26_s_fu_1534_p3 + reg_816);

assign add_ln26_11_fu_1565_p2 = (shl_ln26_10_fu_1557_p3 + reg_820);

assign add_ln26_12_fu_1626_p2 = (shl_ln26_11_fu_1619_p3 + reg_816);

assign add_ln26_13_fu_1650_p2 = (shl_ln26_12_fu_1642_p3 + reg_820);

assign add_ln26_14_fu_1711_p2 = (shl_ln26_13_fu_1704_p3 + reg_816);

assign add_ln26_15_fu_1735_p2 = (shl_ln26_14_fu_1727_p3 + reg_820);

assign add_ln26_16_fu_1798_p2 = (shl_ln26_15_fu_1791_p3 + reg_816);

assign add_ln26_17_fu_1822_p2 = (shl_ln26_16_fu_1814_p3 + reg_820);

assign add_ln26_18_fu_1875_p2 = (shl_ln26_17_fu_1868_p3 + reg_816);

assign add_ln26_19_fu_1899_p2 = (shl_ln26_18_fu_1891_p3 + reg_820);

assign add_ln26_1_fu_1165_p2 = (shl_ln26_1_fu_1157_p3 + reg_820);

assign add_ln26_20_fu_1952_p2 = (shl_ln26_19_fu_1945_p3 + reg_816);

assign add_ln26_21_fu_1976_p2 = (shl_ln26_20_fu_1968_p3 + reg_820);

assign add_ln26_22_fu_2029_p2 = (shl_ln26_21_fu_2022_p3 + reg_816);

assign add_ln26_23_fu_2053_p2 = (shl_ln26_22_fu_2045_p3 + reg_820);

assign add_ln26_24_fu_2113_p2 = (shl_ln26_23_fu_2106_p3 + reg_816);

assign add_ln26_25_fu_2137_p2 = (shl_ln26_24_fu_2129_p3 + reg_820);

assign add_ln26_26_fu_2195_p2 = (shl_ln26_25_fu_2188_p3 + reg_816);

assign add_ln26_27_fu_2219_p2 = (shl_ln26_26_fu_2211_p3 + reg_820);

assign add_ln26_28_fu_2272_p2 = (shl_ln26_27_fu_2265_p3 + reg_816);

assign add_ln26_29_fu_2296_p2 = (shl_ln26_28_fu_2288_p3 + reg_820);

assign add_ln26_2_fu_1226_p2 = (shl_ln26_2_fu_1219_p3 + reg_816);

assign add_ln26_30_fu_2353_p2 = (shl_ln26_29_fu_2346_p3 + reg_816);

assign add_ln26_31_fu_2377_p2 = (shl_ln26_30_fu_2369_p3 + reg_820);

assign add_ln26_32_fu_2410_p2 = (shl_ln26_31_fu_2403_p3 + reg_816);

assign add_ln26_33_fu_2434_p2 = (shl_ln26_32_fu_2426_p3 + reg_820);

assign add_ln26_34_fu_2467_p2 = (shl_ln26_33_fu_2460_p3 + reg_816);

assign add_ln26_35_fu_2491_p2 = (shl_ln26_34_fu_2483_p3 + reg_820);

assign add_ln26_36_fu_2524_p2 = (shl_ln26_35_fu_2517_p3 + reg_816);

assign add_ln26_37_fu_2548_p2 = (shl_ln26_36_fu_2540_p3 + reg_820);

assign add_ln26_38_fu_2571_p2 = (shl_ln26_37_fu_2564_p3 + reg_816);

assign add_ln26_39_fu_2595_p2 = (shl_ln26_38_fu_2587_p3 + reg_820);

assign add_ln26_3_fu_1250_p2 = (shl_ln26_3_fu_1242_p3 + reg_820);

assign add_ln26_40_fu_1008_p2 = (zext_ln26_4_fu_1004_p1 + 7'd40);

assign add_ln26_41_fu_1022_p2 = ($signed(zext_ln26_4_reg_2835) + $signed(7'd80));

assign add_ln26_42_fu_1032_p2 = (zext_ln26_2_fu_1019_p1 + 8'd120);

assign add_ln26_43_fu_1043_p2 = ($signed(zext_ln26_2_reg_2856) + $signed(8'd160));

assign add_ln26_44_fu_1053_p2 = ($signed(zext_ln26_4_reg_2835) + $signed(7'd72));

assign add_ln26_45_fu_1080_p2 = (zext_ln26_3_fu_1077_p1 + 9'd240);

assign add_ln26_46_fu_1091_p2 = ($signed(zext_ln26_3_fu_1077_p1) + $signed(9'd280));

assign add_ln26_47_fu_1124_p2 = ($signed(zext_ln26_3_reg_2899) + $signed(9'd360));

assign add_ln26_48_fu_1191_p2 = ($signed(zext_ln26_2_reg_2856) + $signed(8'd144));

assign add_ln26_49_fu_1205_p2 = ($signed(zext_ln26_2_reg_2856) + $signed(8'd184));

assign add_ln26_4_fu_1308_p2 = (shl_ln26_4_fu_1301_p3 + reg_816);

assign add_ln26_50_fu_1279_p2 = (zext_ln26_1_fu_1276_p1 + 10'd480);

assign add_ln26_51_fu_1290_p2 = ($signed(zext_ln26_1_fu_1276_p1) + $signed(10'd520));

assign add_ln26_52_fu_1358_p2 = ($signed(zext_ln26_1_reg_2977) + $signed(10'd560));

assign add_ln26_53_fu_1368_p2 = ($signed(zext_ln26_1_reg_2977) + $signed(10'd600));

assign add_ln26_54_fu_1447_p2 = ($signed(zext_ln26_1_reg_2977) + $signed(10'd680));

assign add_ln26_55_fu_1514_p2 = ($signed(zext_ln26_1_reg_2977) + $signed(10'd720));

assign add_ln26_56_fu_1524_p2 = ($signed(zext_ln26_1_reg_2977) + $signed(10'd760));

assign add_ln26_57_fu_1591_p2 = ($signed(zext_ln26_3_reg_2899) + $signed(9'd288));

assign add_ln26_58_fu_1605_p2 = ($signed(zext_ln26_3_reg_2899) + $signed(9'd328));

assign add_ln26_59_fu_1676_p2 = ($signed(zext_ln26_3_reg_2899) + $signed(9'd368));

assign add_ln26_5_fu_1332_p2 = (shl_ln26_5_fu_1324_p3 + reg_820);

assign add_ln26_60_fu_1690_p2 = ($signed(zext_ln26_2_reg_2856) + $signed(8'd152));

assign add_ln26_61_fu_1780_p2 = (zext_ln26_fu_1761_p1 + 11'd1000);

assign add_ln26_62_fu_1848_p2 = ($signed(zext_ln26_reg_3137) + $signed(11'd1040));

assign add_ln26_63_fu_1858_p2 = ($signed(zext_ln26_reg_3137) + $signed(11'd1080));

assign add_ln26_64_fu_1925_p2 = ($signed(zext_ln26_reg_3137) + $signed(11'd1120));

assign add_ln26_65_fu_1935_p2 = ($signed(zext_ln26_reg_3137) + $signed(11'd1160));

assign add_ln26_66_fu_2002_p2 = ($signed(zext_ln26_reg_3137) + $signed(11'd1200));

assign add_ln26_67_fu_2012_p2 = ($signed(zext_ln26_reg_3137) + $signed(11'd1240));

assign add_ln26_68_fu_2096_p2 = ($signed(zext_ln26_reg_3137) + $signed(11'd1320));

assign add_ln26_69_fu_2168_p2 = ($signed(zext_ln26_reg_3137) + $signed(11'd1360));

assign add_ln26_6_fu_1385_p2 = (shl_ln26_6_fu_1378_p3 + reg_816);

assign add_ln26_70_fu_2178_p2 = ($signed(zext_ln26_reg_3137) + $signed(11'd1400));

assign add_ln26_71_fu_2245_p2 = ($signed(zext_ln26_reg_3137) + $signed(11'd1440));

assign add_ln26_72_fu_2255_p2 = ($signed(zext_ln26_reg_3137) + $signed(11'd1480));

assign add_ln26_73_fu_2322_p2 = ($signed(zext_ln26_reg_3137) + $signed(11'd1520));

assign add_ln26_74_fu_2332_p2 = ($signed(zext_ln26_1_reg_2977) + $signed(10'd536));

assign add_ln26_7_fu_1409_p2 = (shl_ln26_7_fu_1401_p3 + reg_820);

assign add_ln26_8_fu_1464_p2 = (shl_ln26_8_fu_1457_p3 + reg_816);

assign add_ln26_9_fu_1488_p2 = (shl_ln26_9_fu_1480_p3 + reg_820);

assign add_ln26_fu_1141_p2 = (shl_ln1_fu_1134_p3 + reg_816);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage16;

assign grp_fu_1748_p_ce = 1'b1;

assign grp_fu_1748_p_din0 = grp_fu_800_p0;

assign grp_fu_1748_p_din1 = grp_fu_800_p1;

assign grp_fu_1752_p_ce = 1'b1;

assign grp_fu_1752_p_din0 = grp_fu_804_p0;

assign grp_fu_1752_p_din1 = grp_fu_804_p1;

assign i_1_cast_fu_998_p1 = ap_sig_allocacmp_i_1;

assign icmp_ln24_fu_992_p2 = ((ap_sig_allocacmp_i_1 == 6'd40) ? 1'b1 : 1'b0);

assign sext_ln26_10_cast_fu_940_p1 = $signed(sext_ln26_10);

assign sext_ln26_11_cast_fu_936_p1 = $signed(sext_ln26_11);

assign sext_ln26_12_cast_fu_932_p1 = $signed(sext_ln26_12);

assign sext_ln26_13_cast_fu_928_p1 = $signed(sext_ln26_13);

assign sext_ln26_14_cast_fu_924_p1 = $signed(sext_ln26_14);

assign sext_ln26_15_cast_fu_920_p1 = $signed(sext_ln26_15);

assign sext_ln26_16_cast_fu_916_p1 = $signed(sext_ln26_16);

assign sext_ln26_17_cast_fu_912_p1 = $signed(sext_ln26_17);

assign sext_ln26_18_cast_fu_908_p1 = $signed(sext_ln26_18);

assign sext_ln26_19_cast_fu_904_p1 = $signed(sext_ln26_19);

assign sext_ln26_1_cast_fu_976_p1 = $signed(sext_ln26_1);

assign sext_ln26_20_cast_fu_900_p1 = $signed(sext_ln26_20);

assign sext_ln26_21_cast_fu_896_p1 = $signed(sext_ln26_21);

assign sext_ln26_22_cast_fu_892_p1 = $signed(sext_ln26_22);

assign sext_ln26_23_cast_fu_888_p1 = $signed(sext_ln26_23);

assign sext_ln26_24_cast_fu_884_p1 = $signed(sext_ln26_24);

assign sext_ln26_25_cast_fu_880_p1 = $signed(sext_ln26_25);

assign sext_ln26_26_cast_fu_876_p1 = $signed(sext_ln26_26);

assign sext_ln26_27_cast_fu_872_p1 = $signed(sext_ln26_27);

assign sext_ln26_28_cast_fu_868_p1 = $signed(sext_ln26_28);

assign sext_ln26_29_cast_fu_864_p1 = $signed(sext_ln26_29);

assign sext_ln26_2_cast_fu_972_p1 = $signed(sext_ln26_2);

assign sext_ln26_30_cast_fu_860_p1 = $signed(sext_ln26_30);

assign sext_ln26_31_cast_fu_856_p1 = $signed(sext_ln26_31);

assign sext_ln26_32_cast_fu_852_p1 = $signed(sext_ln26_32);

assign sext_ln26_33_cast_fu_848_p1 = $signed(sext_ln26_33);

assign sext_ln26_34_cast_fu_844_p1 = $signed(sext_ln26_34);

assign sext_ln26_35_cast_fu_840_p1 = $signed(sext_ln26_35);

assign sext_ln26_36_cast_fu_836_p1 = $signed(sext_ln26_36);

assign sext_ln26_37_cast_fu_832_p1 = $signed(sext_ln26_37);

assign sext_ln26_38_cast_fu_828_p1 = $signed(sext_ln26_38);

assign sext_ln26_39_fu_1067_p1 = $signed(reg_808);

assign sext_ln26_3_cast_fu_968_p1 = $signed(sext_ln26_3);

assign sext_ln26_40_fu_1072_p1 = $signed(reg_812);

assign sext_ln26_41_fu_1102_p1 = $signed(reg_808);

assign sext_ln26_42_fu_1107_p1 = $signed(reg_812);

assign sext_ln26_43_fu_1181_p1 = $signed(reg_808);

assign sext_ln26_44_fu_1186_p1 = $signed(reg_812);

assign sext_ln26_45_fu_1266_p1 = $signed(reg_808);

assign sext_ln26_46_fu_1271_p1 = $signed(reg_812);

assign sext_ln26_47_fu_1348_p1 = $signed(reg_808);

assign sext_ln26_48_fu_1353_p1 = $signed(reg_812);

assign sext_ln26_49_fu_1425_p1 = $signed(reg_808);

assign sext_ln26_4_cast_fu_964_p1 = $signed(sext_ln26_4);

assign sext_ln26_50_fu_1430_p1 = $signed(reg_812);

assign sext_ln26_51_fu_1504_p1 = $signed(reg_808);

assign sext_ln26_52_fu_1509_p1 = $signed(reg_812);

assign sext_ln26_53_fu_1581_p1 = $signed(reg_808);

assign sext_ln26_54_fu_1586_p1 = $signed(reg_812);

assign sext_ln26_55_fu_1666_p1 = $signed(reg_808);

assign sext_ln26_56_fu_1671_p1 = $signed(reg_812);

assign sext_ln26_57_fu_1751_p1 = $signed(reg_808);

assign sext_ln26_58_fu_1756_p1 = $signed(reg_812);

assign sext_ln26_59_fu_1838_p1 = $signed(reg_808);

assign sext_ln26_5_cast_fu_960_p1 = $signed(sext_ln26_5);

assign sext_ln26_60_fu_1843_p1 = $signed(reg_812);

assign sext_ln26_61_fu_1915_p1 = $signed(reg_808);

assign sext_ln26_62_fu_1920_p1 = $signed(reg_812);

assign sext_ln26_63_fu_1992_p1 = $signed(reg_808);

assign sext_ln26_64_fu_1997_p1 = $signed(reg_812);

assign sext_ln26_65_fu_2069_p1 = $signed(reg_808);

assign sext_ln26_66_fu_2074_p1 = $signed(reg_812);

assign sext_ln26_67_fu_2153_p1 = $signed(reg_808);

assign sext_ln26_68_fu_2158_p1 = $signed(reg_812);

assign sext_ln26_69_fu_2235_p1 = $signed(reg_808);

assign sext_ln26_6_cast_fu_956_p1 = $signed(sext_ln26_6);

assign sext_ln26_70_fu_2240_p1 = $signed(reg_812);

assign sext_ln26_71_fu_2312_p1 = $signed(reg_808);

assign sext_ln26_72_fu_2317_p1 = $signed(reg_812);

assign sext_ln26_73_fu_2393_p1 = $signed(reg_808);

assign sext_ln26_74_fu_2398_p1 = $signed(reg_812);

assign sext_ln26_75_fu_2450_p1 = $signed(reg_808);

assign sext_ln26_76_fu_2455_p1 = $signed(reg_812);

assign sext_ln26_77_fu_2507_p1 = $signed(reg_808);

assign sext_ln26_78_fu_2512_p1 = $signed(reg_812);

assign sext_ln26_79_fu_1058_p1 = $signed(add_ln26_44_fu_1053_p2);

assign sext_ln26_7_cast_fu_952_p1 = $signed(sext_ln26_7);

assign sext_ln26_80_fu_1196_p1 = $signed(add_ln26_48_fu_1191_p2);

assign sext_ln26_81_fu_1210_p1 = $signed(add_ln26_49_fu_1205_p2);

assign sext_ln26_82_fu_1596_p1 = $signed(add_ln26_57_fu_1591_p2);

assign sext_ln26_83_fu_1610_p1 = $signed(add_ln26_58_fu_1605_p2);

assign sext_ln26_84_fu_1681_p1 = $signed(add_ln26_59_fu_1676_p2);

assign sext_ln26_85_fu_1695_p1 = $signed(add_ln26_60_fu_1690_p2);

assign sext_ln26_86_fu_1771_p1 = $signed(tmp_s_fu_1764_p3);

assign sext_ln26_87_fu_2337_p1 = $signed(add_ln26_74_fu_2332_p2);

assign sext_ln26_8_cast_fu_948_p1 = $signed(sext_ln26_8);

assign sext_ln26_9_cast_fu_944_p1 = $signed(sext_ln26_9);

assign sext_ln26_cast_fu_980_p1 = $signed(sext_ln26);

assign shl_ln1_fu_1134_p3 = {{x2_load_reg_2874}, {16'd0}};

assign shl_ln26_10_fu_1557_p3 = {{tmp_11_fu_1547_p4}, {16'd0}};

assign shl_ln26_11_fu_1619_p3 = {{tmp_12_reg_3072}, {16'd0}};

assign shl_ln26_12_fu_1642_p3 = {{tmp_13_fu_1632_p4}, {16'd0}};

assign shl_ln26_13_fu_1704_p3 = {{tmp_14_reg_3097}, {16'd0}};

assign shl_ln26_14_fu_1727_p3 = {{tmp_15_fu_1717_p4}, {16'd0}};

assign shl_ln26_15_fu_1791_p3 = {{tmp_16_reg_3122}, {16'd0}};

assign shl_ln26_16_fu_1814_p3 = {{tmp_17_fu_1804_p4}, {16'd0}};

assign shl_ln26_17_fu_1868_p3 = {{tmp_18_reg_3163}, {16'd0}};

assign shl_ln26_18_fu_1891_p3 = {{tmp_19_fu_1881_p4}, {16'd0}};

assign shl_ln26_19_fu_1945_p3 = {{tmp_20_reg_3188}, {16'd0}};

assign shl_ln26_1_fu_1157_p3 = {{tmp_1_fu_1147_p4}, {16'd0}};

assign shl_ln26_20_fu_1968_p3 = {{tmp_21_fu_1958_p4}, {16'd0}};

assign shl_ln26_21_fu_2022_p3 = {{tmp_22_reg_3213}, {16'd0}};

assign shl_ln26_22_fu_2045_p3 = {{tmp_23_fu_2035_p4}, {16'd0}};

assign shl_ln26_23_fu_2106_p3 = {{tmp_24_reg_3238}, {16'd0}};

assign shl_ln26_24_fu_2129_p3 = {{tmp_25_fu_2119_p4}, {16'd0}};

assign shl_ln26_25_fu_2188_p3 = {{tmp_26_reg_3263}, {16'd0}};

assign shl_ln26_26_fu_2211_p3 = {{tmp_27_fu_2201_p4}, {16'd0}};

assign shl_ln26_27_fu_2265_p3 = {{tmp_28_reg_3288}, {16'd0}};

assign shl_ln26_28_fu_2288_p3 = {{tmp_29_fu_2278_p4}, {16'd0}};

assign shl_ln26_29_fu_2346_p3 = {{tmp_30_reg_3313}, {16'd0}};

assign shl_ln26_2_fu_1219_p3 = {{tmp_2_reg_2937}, {16'd0}};

assign shl_ln26_30_fu_2369_p3 = {{tmp_31_fu_2359_p4}, {16'd0}};

assign shl_ln26_31_fu_2403_p3 = {{tmp_32_reg_3338}, {16'd0}};

assign shl_ln26_32_fu_2426_p3 = {{tmp_33_fu_2416_p4}, {16'd0}};

assign shl_ln26_33_fu_2460_p3 = {{tmp_34_reg_3353}, {16'd0}};

assign shl_ln26_34_fu_2483_p3 = {{tmp_35_fu_2473_p4}, {16'd0}};

assign shl_ln26_35_fu_2517_p3 = {{tmp_36_reg_3368}, {16'd0}};

assign shl_ln26_36_fu_2540_p3 = {{tmp_37_fu_2530_p4}, {16'd0}};

assign shl_ln26_37_fu_2564_p3 = {{tmp_38_reg_3383}, {16'd0}};

assign shl_ln26_38_fu_2587_p3 = {{tmp_39_fu_2577_p4}, {16'd0}};

assign shl_ln26_3_fu_1242_p3 = {{tmp_3_fu_1232_p4}, {16'd0}};

assign shl_ln26_4_fu_1301_p3 = {{tmp_4_reg_2962}, {16'd0}};

assign shl_ln26_5_fu_1324_p3 = {{tmp_5_fu_1314_p4}, {16'd0}};

assign shl_ln26_6_fu_1378_p3 = {{tmp_6_reg_2997}, {16'd0}};

assign shl_ln26_7_fu_1401_p3 = {{tmp_7_fu_1391_p4}, {16'd0}};

assign shl_ln26_8_fu_1457_p3 = {{tmp_8_reg_3022}, {16'd0}};

assign shl_ln26_9_fu_1480_p3 = {{tmp_9_fu_1470_p4}, {16'd0}};

assign shl_ln26_s_fu_1534_p3 = {{tmp_10_reg_3047}, {16'd0}};

assign tmp_11_fu_1547_p4 = {{add_ln26_10_fu_1541_p2[47:16]}};

assign tmp_13_fu_1632_p4 = {{add_ln26_12_fu_1626_p2[47:16]}};

assign tmp_15_fu_1717_p4 = {{add_ln26_14_fu_1711_p2[47:16]}};

assign tmp_17_fu_1804_p4 = {{add_ln26_16_fu_1798_p2[47:16]}};

assign tmp_19_fu_1881_p4 = {{add_ln26_18_fu_1875_p2[47:16]}};

assign tmp_1_fu_1147_p4 = {{add_ln26_fu_1141_p2[47:16]}};

assign tmp_21_fu_1958_p4 = {{add_ln26_20_fu_1952_p2[47:16]}};

assign tmp_23_fu_2035_p4 = {{add_ln26_22_fu_2029_p2[47:16]}};

assign tmp_25_fu_2119_p4 = {{add_ln26_24_fu_2113_p2[47:16]}};

assign tmp_27_fu_2201_p4 = {{add_ln26_26_fu_2195_p2[47:16]}};

assign tmp_29_fu_2278_p4 = {{add_ln26_28_fu_2272_p2[47:16]}};

assign tmp_31_fu_2359_p4 = {{add_ln26_30_fu_2353_p2[47:16]}};

assign tmp_33_fu_2416_p4 = {{add_ln26_32_fu_2410_p2[47:16]}};

assign tmp_35_fu_2473_p4 = {{add_ln26_34_fu_2467_p2[47:16]}};

assign tmp_37_fu_2530_p4 = {{add_ln26_36_fu_2524_p2[47:16]}};

assign tmp_39_fu_2577_p4 = {{add_ln26_38_fu_2571_p2[47:16]}};

assign tmp_3_fu_1232_p4 = {{add_ln26_2_fu_1226_p2[47:16]}};

assign tmp_41_cast_fu_1112_p3 = {{3'd5}, {i_1_reg_2818}};

assign tmp_42_cast_fu_1435_p3 = {{4'd10}, {i_1_reg_2818}};

assign tmp_44_cast_fu_2084_p3 = {{5'd20}, {i_1_reg_2818}};

assign tmp_5_fu_1314_p4 = {{add_ln26_4_fu_1308_p2[47:16]}};

assign tmp_7_fu_1391_p4 = {{add_ln26_6_fu_1385_p2[47:16]}};

assign tmp_9_fu_1470_p4 = {{add_ln26_8_fu_1464_p2[47:16]}};

assign tmp_s_fu_1764_p3 = {{1'd1}, {i_1_reg_2818}};

assign x2_d0 = trunc_ln26_s_reg_3388;

assign y_2_load_39_cast_cast_fu_824_p1 = $signed(y_2_load_39_cast);

assign zext_ln26_10_fu_1086_p1 = add_ln26_45_fu_1080_p2;

assign zext_ln26_11_fu_1097_p1 = add_ln26_46_fu_1091_p2;

assign zext_ln26_12_fu_1119_p1 = tmp_41_cast_fu_1112_p3;

assign zext_ln26_13_fu_1129_p1 = add_ln26_47_fu_1124_p2;

assign zext_ln26_14_fu_1200_p1 = $unsigned(sext_ln26_80_fu_1196_p1);

assign zext_ln26_15_fu_1214_p1 = $unsigned(sext_ln26_81_fu_1210_p1);

assign zext_ln26_16_fu_1285_p1 = add_ln26_50_fu_1279_p2;

assign zext_ln26_17_fu_1296_p1 = add_ln26_51_fu_1290_p2;

assign zext_ln26_18_fu_1363_p1 = add_ln26_52_fu_1358_p2;

assign zext_ln26_19_fu_1373_p1 = add_ln26_53_fu_1368_p2;

assign zext_ln26_1_fu_1276_p1 = i_1_reg_2818;

assign zext_ln26_20_fu_1442_p1 = tmp_42_cast_fu_1435_p3;

assign zext_ln26_21_fu_1452_p1 = add_ln26_54_fu_1447_p2;

assign zext_ln26_22_fu_1519_p1 = add_ln26_55_fu_1514_p2;

assign zext_ln26_23_fu_1529_p1 = add_ln26_56_fu_1524_p2;

assign zext_ln26_24_fu_1600_p1 = $unsigned(sext_ln26_82_fu_1596_p1);

assign zext_ln26_25_fu_1614_p1 = $unsigned(sext_ln26_83_fu_1610_p1);

assign zext_ln26_26_fu_1685_p1 = $unsigned(sext_ln26_84_fu_1681_p1);

assign zext_ln26_27_fu_1699_p1 = $unsigned(sext_ln26_85_fu_1695_p1);

assign zext_ln26_28_fu_1775_p1 = $unsigned(sext_ln26_86_fu_1771_p1);

assign zext_ln26_29_fu_1786_p1 = add_ln26_61_fu_1780_p2;

assign zext_ln26_2_fu_1019_p1 = i_1_reg_2818;

assign zext_ln26_30_fu_1853_p1 = add_ln26_62_fu_1848_p2;

assign zext_ln26_31_fu_1863_p1 = add_ln26_63_fu_1858_p2;

assign zext_ln26_32_fu_1930_p1 = add_ln26_64_fu_1925_p2;

assign zext_ln26_33_fu_1940_p1 = add_ln26_65_fu_1935_p2;

assign zext_ln26_34_fu_2007_p1 = add_ln26_66_fu_2002_p2;

assign zext_ln26_35_fu_2017_p1 = add_ln26_67_fu_2012_p2;

assign zext_ln26_36_fu_2091_p1 = tmp_44_cast_fu_2084_p3;

assign zext_ln26_37_fu_2101_p1 = add_ln26_68_fu_2096_p2;

assign zext_ln26_38_fu_2173_p1 = add_ln26_69_fu_2168_p2;

assign zext_ln26_39_fu_2183_p1 = add_ln26_70_fu_2178_p2;

assign zext_ln26_3_fu_1077_p1 = i_1_reg_2818;

assign zext_ln26_40_fu_2250_p1 = add_ln26_71_fu_2245_p2;

assign zext_ln26_41_fu_2260_p1 = add_ln26_72_fu_2255_p2;

assign zext_ln26_42_fu_2327_p1 = add_ln26_73_fu_2322_p2;

assign zext_ln26_43_fu_2341_p1 = $unsigned(sext_ln26_87_fu_2337_p1);

assign zext_ln26_4_fu_1004_p1 = ap_sig_allocacmp_i_1;

assign zext_ln26_5_fu_1014_p1 = add_ln26_40_fu_1008_p2;

assign zext_ln26_6_fu_1027_p1 = add_ln26_41_fu_1022_p2;

assign zext_ln26_7_fu_1038_p1 = add_ln26_42_fu_1032_p2;

assign zext_ln26_8_fu_1048_p1 = add_ln26_43_fu_1043_p2;

assign zext_ln26_9_fu_1062_p1 = $unsigned(sext_ln26_79_fu_1058_p1);

assign zext_ln26_fu_1761_p1 = i_1_reg_2818;

always @ (posedge ap_clk) begin
    zext_ln26_4_reg_2835[6] <= 1'b0;
    zext_ln26_2_reg_2856[7:6] <= 2'b00;
    zext_ln26_3_reg_2899[8:6] <= 3'b000;
    zext_ln26_1_reg_2977[9:6] <= 4'b0000;
    zext_ln26_reg_3137[10:6] <= 5'b00000;
end

endmodule //kernel_mvt_kernel_mvt_Pipeline_VITIS_LOOP_24_3
