{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585778266135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585778266141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 15:57:45 2020 " "Processing started: Wed Apr 01 15:57:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585778266141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778266141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778266141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585778267201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585778267201 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_setup.qsys " "Elaborating Platform Designer system entity \"nios_setup.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778274986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.15:57:58 Progress: Loading C10LP_NiosII_hello_world/nios_setup.qsys " "2020.04.01.15:57:58 Progress: Loading C10LP_NiosII_hello_world/nios_setup.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778278553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.15:57:58 Progress: Reading input file " "2020.04.01.15:57:58 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778278905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.15:57:58 Progress: Adding Button \[altera_avalon_pio 18.1\] " "2020.04.01.15:57:58 Progress: Adding Button \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778278982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.15:57:59 Progress: Parameterizing module Button " "2020.04.01.15:57:59 Progress: Parameterizing module Button" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778279033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.15:57:59 Progress: Adding DATA_OUT \[altera_avalon_pio 18.1\] " "2020.04.01.15:57:59 Progress: Adding DATA_OUT \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778279036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.15:57:59 Progress: Parameterizing module DATA_OUT " "2020.04.01.15:57:59 Progress: Parameterizing module DATA_OUT" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778279036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.15:57:59 Progress: Adding MATLAB_as_AXI_Master_0 \[MATLAB_as_AXI_Master 1.1\] " "2020.04.01.15:57:59 Progress: Adding MATLAB_as_AXI_Master_0 \[MATLAB_as_AXI_Master 1.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778279037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.15:57:59 Progress: Parameterizing module MATLAB_as_AXI_Master_0 " "2020.04.01.15:57:59 Progress: Parameterizing module MATLAB_as_AXI_Master_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778279635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.15:57:59 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.04.01.15:57:59 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778279635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.15:57:59 Progress: Parameterizing module clk_0 " "2020.04.01.15:57:59 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778279743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.15:57:59 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2020.04.01.15:57:59 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778279743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.15:57:59 Progress: Parameterizing module jtag_uart " "2020.04.01.15:57:59 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778279762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.15:57:59 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2020.04.01.15:57:59 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778279762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.15:57:59 Progress: Parameterizing module onchip_memory " "2020.04.01.15:57:59 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778279785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.15:57:59 Progress: Building connections " "2020.04.01.15:57:59 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778279786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.15:57:59 Progress: Parameterizing connections " "2020.04.01.15:57:59 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778279817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.15:57:59 Progress: Validating " "2020.04.01.15:57:59 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778279818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.01.15:58:00 Progress: Done reading input file " "2020.04.01.15:58:00 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778280322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup.DATA_OUT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_setup.DATA_OUT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778280645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_setup.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778280645 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_setup.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver " "Nios_setup.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778280647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup: Generating nios_setup \"nios_setup\" for QUARTUS_SYNTH " "Nios_setup: Generating nios_setup \"nios_setup\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778281264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Starting RTL generation for module 'nios_setup_Button' " "Button: Starting RTL generation for module 'nios_setup_Button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778284322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_Button --dir=C:/Users/Elijah/AppData/Local/Temp/alt8353_5851470595492194772.dir/0002_Button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Elijah/AppData/Local/Temp/alt8353_5851470595492194772.dir/0002_Button_gen//nios_setup_Button_component_configuration.pl  --do_build_sim=0  \] " "Button:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_Button --dir=C:/Users/Elijah/AppData/Local/Temp/alt8353_5851470595492194772.dir/0002_Button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Elijah/AppData/Local/Temp/alt8353_5851470595492194772.dir/0002_Button_gen//nios_setup_Button_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778284322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Done RTL generation for module 'nios_setup_Button' " "Button: Done RTL generation for module 'nios_setup_Button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778284545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: \"nios_setup\" instantiated altera_avalon_pio \"Button\" " "Button: \"nios_setup\" instantiated altera_avalon_pio \"Button\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778284554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DATA_OUT: Starting RTL generation for module 'nios_setup_DATA_OUT' " "DATA_OUT: Starting RTL generation for module 'nios_setup_DATA_OUT'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778284559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DATA_OUT:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_DATA_OUT --dir=C:/Users/Elijah/AppData/Local/Temp/alt8353_5851470595492194772.dir/0003_DATA_OUT_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Elijah/AppData/Local/Temp/alt8353_5851470595492194772.dir/0003_DATA_OUT_gen//nios_setup_DATA_OUT_component_configuration.pl  --do_build_sim=0  \] " "DATA_OUT:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_DATA_OUT --dir=C:/Users/Elijah/AppData/Local/Temp/alt8353_5851470595492194772.dir/0003_DATA_OUT_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Elijah/AppData/Local/Temp/alt8353_5851470595492194772.dir/0003_DATA_OUT_gen//nios_setup_DATA_OUT_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778284559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DATA_OUT: Done RTL generation for module 'nios_setup_DATA_OUT' " "DATA_OUT: Done RTL generation for module 'nios_setup_DATA_OUT'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778284765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DATA_OUT: \"nios_setup\" instantiated altera_avalon_pio \"DATA_OUT\" " "DATA_OUT: \"nios_setup\" instantiated altera_avalon_pio \"DATA_OUT\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778284774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MATLAB_as_AXI_Master_0: \"nios_setup\" instantiated MATLAB_as_AXI_Master \"MATLAB_as_AXI_Master_0\" " "MATLAB_as_AXI_Master_0: \"nios_setup\" instantiated MATLAB_as_AXI_Master \"MATLAB_as_AXI_Master_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778284777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'nios_setup_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'nios_setup_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778284783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_setup_jtag_uart --dir=C:/Users/Elijah/AppData/Local/Temp/alt8353_5851470595492194772.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Elijah/AppData/Local/Temp/alt8353_5851470595492194772.dir/0005_jtag_uart_gen//nios_setup_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_setup_jtag_uart --dir=C:/Users/Elijah/AppData/Local/Temp/alt8353_5851470595492194772.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Elijah/AppData/Local/Temp/alt8353_5851470595492194772.dir/0005_jtag_uart_gen//nios_setup_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778284783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'nios_setup_jtag_uart' " "Jtag_uart: Done RTL generation for module 'nios_setup_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778285092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"nios_setup\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"nios_setup\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778285105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'nios_setup_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'nios_setup_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778285113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_setup_onchip_memory --dir=C:/Users/Elijah/AppData/Local/Temp/alt8353_5851470595492194772.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Elijah/AppData/Local/Temp/alt8353_5851470595492194772.dir/0006_onchip_memory_gen//nios_setup_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_setup_onchip_memory --dir=C:/Users/Elijah/AppData/Local/Temp/alt8353_5851470595492194772.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Elijah/AppData/Local/Temp/alt8353_5851470595492194772.dir/0006_onchip_memory_gen//nios_setup_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778285114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'nios_setup_onchip_memory' " "Onchip_memory: Done RTL generation for module 'nios_setup_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778285400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"nios_setup\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"nios_setup\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778285411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778286571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778286726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778286877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778287026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios_setup\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios_setup\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778287867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios_setup\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios_setup\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778287874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MATLAB_as_AXI_Master_0_axm_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_axi_translator \"MATLAB_as_AXI_Master_0_axm_m0_translator\" " "MATLAB_as_AXI_Master_0_axm_m0_translator: \"mm_interconnect_0\" instantiated altera_merlin_axi_translator \"MATLAB_as_AXI_Master_0_axm_m0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778287879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778287883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MATLAB_as_AXI_Master_0_axm_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"MATLAB_as_AXI_Master_0_axm_m0_agent\" " "MATLAB_as_AXI_Master_0_axm_m0_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"MATLAB_as_AXI_Master_0_axm_m0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778287887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778287891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778287896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778287920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778287941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"jtag_uart_avalon_jtag_slave_burst_adapter\" " "Jtag_uart_avalon_jtag_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"jtag_uart_avalon_jtag_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778287948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/nios_setup/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/nios_setup/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778287960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778287970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778287987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778287993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778288018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/nios_setup/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/nios_setup/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778288026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"jtag_uart_avalon_jtag_slave_rsp_width_adapter\" " "Jtag_uart_avalon_jtag_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"jtag_uart_avalon_jtag_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778288030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/nios_setup/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/nios_setup/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778288031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778288038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778288283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778288288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_setup: Done \"nios_setup\" with 23 modules, 39 files " "Nios_setup: Done \"nios_setup\" with 23 modules, 39 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778288289 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_setup.qsys " "Finished elaborating Platform Designer system entity \"nios_setup.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778289162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/nios_setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_setup/synthesis/nios_setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_setup-rtl " "Found design unit 1: nios_setup-rtl" {  } { { "nios_setup/synthesis/nios_setup.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290119 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_setup " "Found entity 1: nios_setup" {  } { { "nios_setup/synthesis/nios_setup.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_setup/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_setup/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0 " "Found entity 1: nios_setup_mm_interconnect_0" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_setup_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_setup/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_rsp_mux " "Found entity 1: nios_setup_mm_interconnect_0_rsp_mux" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290182 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_rsp_demux " "Found entity 1: nios_setup_mm_interconnect_0_rsp_demux" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_mux " "Found entity 1: nios_setup_mm_interconnect_0_cmd_mux" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_demux " "Found entity 1: nios_setup_mm_interconnect_0_cmd_demux" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290220 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290220 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290220 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290220 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585778290228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_setup/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290235 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585778290240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_setup/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_setup/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_setup/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290259 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585778290263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585778290263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_002_default_decode" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290266 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router_002 " "Found entity 2: nios_setup_mm_interconnect_0_router_002" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585778290270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1585778290270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_default_decode" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290273 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router " "Found entity 2: nios_setup_mm_interconnect_0_router" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/altera_merlin_axi_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/altera_merlin_axi_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_translator " "Found entity 1: altera_merlin_axi_translator" {  } { { "nios_setup/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_axi_translator.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_onchip_memory " "Found entity 1: nios_setup_onchip_memory" {  } { { "nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_jtag_uart_sim_scfifo_w " "Found entity 1: nios_setup_jtag_uart_sim_scfifo_w" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290328 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_jtag_uart_scfifo_w " "Found entity 2: nios_setup_jtag_uart_scfifo_w" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290328 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_setup_jtag_uart_sim_scfifo_r " "Found entity 3: nios_setup_jtag_uart_sim_scfifo_r" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290328 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_setup_jtag_uart_scfifo_r " "Found entity 4: nios_setup_jtag_uart_scfifo_r" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290328 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_setup_jtag_uart " "Found entity 5: nios_setup_jtag_uart" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/hdlverifier_axi_master.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_axi_master " "Found entity 1: hdlverifier_axi_master" {  } { { "nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290336 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_master_dcram " "Found entity 2: jtag_master_dcram" {  } { { "nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" 516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/hdlverifier_jtag_core.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/hdlverifier_jtag_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_jtag_core " "Found entity 1: hdlverifier_jtag_core" {  } { { "nios_setup/synthesis/submodules/hdlverifier_jtag_core.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_core.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdlverifier_jtag_vendor_ip1 " "Found entity 1: hdlverifier_jtag_vendor_ip1" {  } { { "nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_data_out.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_data_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_DATA_OUT " "Found entity 1: nios_setup_DATA_OUT" {  } { { "nios_setup/synthesis/submodules/nios_setup_DATA_OUT.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_DATA_OUT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_setup/synthesis/submodules/nios_setup_button.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_setup/synthesis/submodules/nios_setup_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_Button " "Found entity 1: nios_setup_Button" {  } { { "nios_setup/synthesis/submodules/nios_setup_Button.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_Button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_world.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hello_world.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hello_world-hello_world_arch " "Found design unit 1: hello_world-hello_world_arch" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290371 ""} { "Info" "ISGN_ENTITY_NAME" "1 hello_world " "Found entity 1: hello_world" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778290371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290371 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/nios_setup.vhd C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/nios_setup.vhd\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/nios_setup.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/nios_setup.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290380 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_avalon_sc_fifo.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290391 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_avalon_st_pipeline_base.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290395 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_avalon_st_pipeline_stage.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290403 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_default_burst_converter.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_default_burst_converter.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290411 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_incr_burst_converter.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_incr_burst_converter.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290419 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_address_alignment.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290422 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_arbitrator.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290425 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_axi_master_ni.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_axi_master_ni.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_axi_master_ni.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_axi_master_ni.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290438 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_axi_translator.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_axi_translator.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_axi_translator.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_axi_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_axi_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_axi_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290448 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_adapter.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290456 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_adapter_13_1.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290468 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_adapter_new.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290482 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_adapter_uncmpr.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290486 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_uncompressor.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290489 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_slave_agent.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290499 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_slave_translator.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290507 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_width_adapter.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290518 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_reset_controller.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290527 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_reset_synchronizer.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290534 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_wrap_burst_converter.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290542 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/hdlverifier_axi_master.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/hdlverifier_axi_master.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/hdlverifier_axi_master.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/hdlverifier_axi_master.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290552 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/hdlverifier_jtag_core.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_core.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/hdlverifier_jtag_core.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_core.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/hdlverifier_jtag_core.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/hdlverifier_jtag_core.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290562 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/hdlverifier_jtag_vendor_ip1.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/hdlverifier_jtag_vendor_ip1.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/hdlverifier_jtag_vendor_ip1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/hdlverifier_jtag_vendor_ip1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290566 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_button.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_Button.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_button.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_Button.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_button.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_button.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290570 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_data_out.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_DATA_OUT.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_data_out.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_DATA_OUT.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_data_out.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_data_out.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290574 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_jtag_uart.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_jtag_uart.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290584 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290606 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290615 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290619 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290622 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290631 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_router.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290640 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_router_002.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290643 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290652 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290661 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_onchip_memory.v C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_onchip_memory.v " "File \"c:/users/elijah/desktop/github/capstone_synchronousillumination/prettynewfolder/c10lp_niosii_hello_world/db/ip/nios_setup/submodules/nios_setup_onchip_memory.v\" is a duplicate of already analyzed file \"C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_onchip_memory.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1585778290665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_setup/submodules/nios_setup_onchip_memory.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_setup/submodules/nios_setup_onchip_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778290666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hello_world " "Elaborating entity \"hello_world\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585778290823 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LED_BUFFER hello_world.vhd(48) " "Verilog HDL or VHDL warning at hello_world.vhd(48): object \"LED_BUFFER\" assigned a value but never read" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585778290825 "|hello_world"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "run_mode hello_world.vhd(58) " "Verilog HDL or VHDL warning at hello_world.vhd(58): object \"run_mode\" assigned a value but never read" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585778290826 "|hello_world"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup nios_setup:u0 " "Elaborating entity \"nios_setup\" for hierarchy \"nios_setup:u0\"" {  } { { "hello_world.vhd" "u0" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778290858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_Button nios_setup:u0\|nios_setup_Button:button " "Elaborating entity \"nios_setup_Button\" for hierarchy \"nios_setup:u0\|nios_setup_Button:button\"" {  } { { "nios_setup/synthesis/nios_setup.vhd" "button" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778290898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_DATA_OUT nios_setup:u0\|nios_setup_DATA_OUT:data_out " "Elaborating entity \"nios_setup_DATA_OUT\" for hierarchy \"nios_setup:u0\|nios_setup_DATA_OUT:data_out\"" {  } { { "nios_setup/synthesis/nios_setup.vhd" "data_out" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778290923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_axi_master nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0 " "Elaborating entity \"hdlverifier_axi_master\" for hierarchy \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\"" {  } { { "nios_setup/synthesis/nios_setup.vhd" "matlab_as_axi_master_0" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778290942 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hdlverifier_axi_master.sv(170) " "Verilog HDL Case Statement information at hdlverifier_axi_master.sv(170): all case item expressions in this case statement are onehot" {  } { { "nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" 170 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1585778290945 "|hello_world|nios_setup:u0|hdlverifier_axi_master:matlab_as_axi_master_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "status\[31..4\] 0 hdlverifier_axi_master.sv(69) " "Net \"status\[31..4\]\" at hdlverifier_axi_master.sv(69) has no driver or initial value, using a default initial value '0'" {  } { { "nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1585778290954 "|hello_world|nios_setup:u0|hdlverifier_axi_master:matlab_as_axi_master_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_jtag_core nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag " "Elaborating entity \"hdlverifier_jtag_core\" for hierarchy \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\"" {  } { { "nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" "u_jtag" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778291011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdlverifier_jtag_vendor_ip1 nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag " "Elaborating entity \"hdlverifier_jtag_vendor_ip1\" for hierarchy \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\"" {  } { { "nios_setup/synthesis/submodules/hdlverifier_jtag_core.v" "u_jtag" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_core.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778291055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\"" {  } { { "nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" "u_virtual_jtag" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778291119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag " "Elaborated megafunction instantiation \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\"" {  } { { "nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" 32 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778291133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag " "Instantiated megafunction \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778291133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778291133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778291133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index NO " "Parameter \"sld_auto_instance_index\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778291133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 56 " "Parameter \"sld_instance_index\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778291133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 8 " "Parameter \"sld_ir_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778291133 ""}  } { { "nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" 32 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585778291133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778291191 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag " "Elaborated megafunction instantiation \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } } { "nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" 32 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778291206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778291222 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag " "Elaborated megafunction instantiation \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_jtag_vendor_ip1.v" 32 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778291241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778291364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|hdlverifier_jtag_core:u_jtag\|hdlverifier_jtag_vendor_ip1:u_jtag\|sld_virtual_jtag:u_virtual_jtag\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778291571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_master_dcram nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:readram " "Elaborating entity \"jtag_master_dcram\" for hierarchy \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:readram\"" {  } { { "nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" "readram" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/hdlverifier_axi_master.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778291642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_jtag_uart nios_setup:u0\|nios_setup_jtag_uart:jtag_uart " "Elaborating entity \"nios_setup_jtag_uart\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\"" {  } { { "nios_setup/synthesis/nios_setup.vhd" "jtag_uart" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778291690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_jtag_uart_scfifo_w nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w " "Elaborating entity \"nios_setup_jtag_uart_scfifo_w\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "the_nios_setup_jtag_uart_scfifo_w" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778291711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "wfifo" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778291998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778292014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778292014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778292014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778292014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778292014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778292014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778292014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778292014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778292014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778292014 ""}  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585778292014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_cr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cr21 " "Found entity 1: scfifo_cr21" {  } { { "db/scfifo_cr21.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/scfifo_cr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778292111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778292111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cr21 nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated " "Elaborating entity \"scfifo_cr21\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778292117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e011 " "Found entity 1: a_dpfifo_e011" {  } { { "db/a_dpfifo_e011.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/a_dpfifo_e011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778292164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778292164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e011 nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo " "Elaborating entity \"a_dpfifo_e011\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\"" {  } { { "db/scfifo_cr21.tdf" "dpfifo" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/scfifo_cr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778292173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778292225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778292225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_e011.tdf" "fifo_state" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/a_dpfifo_e011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778292237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6o7 " "Found entity 1: cntr_6o7" {  } { { "db/cntr_6o7.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/cntr_6o7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778292314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778292314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6o7 nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw " "Elaborating entity \"cntr_6o7\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_6o7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778292329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gio1 " "Found entity 1: altsyncram_gio1" {  } { { "db/altsyncram_gio1.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/altsyncram_gio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778292409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778292409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gio1 nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram " "Elaborating entity \"altsyncram_gio1\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram\"" {  } { { "db/a_dpfifo_e011.tdf" "FIFOram" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/a_dpfifo_e011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778292420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qnb " "Found entity 1: cntr_qnb" {  } { { "db/cntr_qnb.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/cntr_qnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778292501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778292501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qnb nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count " "Elaborating entity \"cntr_qnb\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_w:the_nios_setup_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_e011.tdf" "rd_ptr_count" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/a_dpfifo_e011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778292514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_jtag_uart_scfifo_r nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_r:the_nios_setup_jtag_uart_scfifo_r " "Elaborating entity \"nios_setup_jtag_uart_scfifo_r\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|nios_setup_jtag_uart_scfifo_r:the_nios_setup_jtag_uart_scfifo_r\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "the_nios_setup_jtag_uart_scfifo_r" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778292571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "nios_setup_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778293018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778293056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778293056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778293056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778293056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778293056 ""}  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585778293056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778293097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_setup_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778293127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_onchip_memory nios_setup:u0\|nios_setup_onchip_memory:onchip_memory " "Elaborating entity \"nios_setup_onchip_memory\" for hierarchy \"nios_setup:u0\|nios_setup_onchip_memory:onchip_memory\"" {  } { { "nios_setup/synthesis/nios_setup.vhd" "onchip_memory" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778293159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_setup:u0\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_setup:u0\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" "the_altsyncram" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778293314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778293336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_setup:u0\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778293336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_setup_onchip_memory.hex " "Parameter \"init_file\" = \"nios_setup_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778293336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778293336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778293336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778293336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778293336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778293336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778293336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778293336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778293336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778293336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778293336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778293336 ""}  } { { "nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585778293336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ah1 " "Found entity 1: altsyncram_1ah1" {  } { { "db/altsyncram_1ah1.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/altsyncram_1ah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778293425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778293425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ah1 nios_setup:u0\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1ah1:auto_generated " "Elaborating entity \"altsyncram_1ah1\" for hierarchy \"nios_setup:u0\|nios_setup_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_1ah1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778293431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_setup_mm_interconnect_0\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_setup/synthesis/nios_setup.vhd" "mm_interconnect_0" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778293997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:matlab_as_axi_master_0_axm_m0_translator " "Elaborating entity \"altera_merlin_axi_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:matlab_as_axi_master_0_axm_m0_translator\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "matlab_as_axi_master_0_axm_m0_translator" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778294269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778294304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778294331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_out_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_out_s1_translator\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "data_out_s1_translator" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778294360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:matlab_as_axi_master_0_axm_m0_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:matlab_as_axi_master_0_axm_m0_agent\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "matlab_as_axi_master_0_axm_m0_agent" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778294396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:matlab_as_axi_master_0_axm_m0_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:matlab_as_axi_master_0_axm_m0_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778294444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778294475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778294511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778294547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778294599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router:router " "Elaborating entity \"nios_setup_mm_interconnect_0_router\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router:router\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "router" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778294720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_default_decode nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router:router\|nios_setup_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_setup_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router:router\|nios_setup_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778294784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_002 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_setup_mm_interconnect_0_router_002\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "router_002" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778294816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_002_default_decode nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_002:router_002\|nios_setup_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_setup_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_002:router_002\|nios_setup_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778294839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_burst_adapter" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778294883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778294901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 12 to match size of target (8)" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585778294910 "|hello_world|nios_setup:u0|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778294964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778294985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778295001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778295019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778295041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_cmd_demux nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_setup_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778295349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_cmd_mux nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_setup_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778295382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778295420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778295437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_rsp_demux nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_setup_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778295504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_rsp_mux nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_setup_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778295541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778295587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778295605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_rsp_width_adapter\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_rsp_width_adapter" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778295630 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585778295640 "|hello_world|nios_setup:u0|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585778295641 "|hello_world|nios_setup:u0|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585778295641 "|hello_world|nios_setup:u0|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_cmd_width_adapter\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_cmd_width_adapter" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778295730 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1585778295746 "|hello_world|nios_setup:u0|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1585778295746 "|hello_world|nios_setup:u0|nios_setup_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778295787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_avalon_st_adapter nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_setup_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778295837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_setup_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778295861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_setup:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_setup:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios_setup/synthesis/nios_setup.vhd" "rst_controller" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/nios_setup.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778295909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_setup:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_setup:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_setup/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778295925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_setup:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_setup:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_setup/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778295940 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1585778297204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.04.01.15:58:20 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl " "2020.04.01.15:58:20 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778300796 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778302776 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778302900 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778304404 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778304537 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778304670 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778304826 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778304830 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778304831 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1585778305511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d43b179/alt_sld_fab.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/sld4d43b179/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778305794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778305794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778305905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778305905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778305933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778305933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778306013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778306013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778306113 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778306113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778306113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778306195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778306195 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:readram\|ram_rtl_0 " "Inferred dual-clock RAM node \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:readram\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1585778309618 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:readram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:readram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:writeram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:writeram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1585778311319 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1585778311319 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1585778311319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:readram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:readram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778311373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:readram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:readram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311374 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585778311374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d3d1 " "Found entity 1: altsyncram_d3d1" {  } { { "db/altsyncram_d3d1.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/altsyncram_d3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778311470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778311470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:writeram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:writeram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778311553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:writeram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"nios_setup:u0\|hdlverifier_axi_master:matlab_as_axi_master_0\|jtag_master_dcram:writeram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585778311554 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585778311554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tsd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tsd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tsd1 " "Found entity 1: altsyncram_tsd1" {  } { { "db/altsyncram_tsd1.tdf" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/db/altsyncram_tsd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585778311650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778311650 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1585778312085 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_axi_master_ni.sv" 539 -1 0 } } { "nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/nios_setup_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "nios_setup/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1585778312279 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1585778312279 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778313760 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "921 " "921 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1585778315445 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778316192 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1585778318053 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585778318053 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Button\[0\] " "No output dependent on input pin \"Button\[0\]\"" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585778318479 "|hello_world|Button[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Button\[1\] " "No output dependent on input pin \"Button\[1\]\"" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585778318479 "|hello_world|Button[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Button\[2\] " "No output dependent on input pin \"Button\[2\]\"" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585778318479 "|hello_world|Button[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CURRENT_MODE\[0\] " "No output dependent on input pin \"CURRENT_MODE\[0\]\"" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585778318479 "|hello_world|CURRENT_MODE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CURRENT_MODE\[1\] " "No output dependent on input pin \"CURRENT_MODE\[1\]\"" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585778318479 "|hello_world|CURRENT_MODE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CURRENT_MODE\[2\] " "No output dependent on input pin \"CURRENT_MODE\[2\]\"" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585778318479 "|hello_world|CURRENT_MODE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CURRENT_MODE\[3\] " "No output dependent on input pin \"CURRENT_MODE\[3\]\"" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585778318479 "|hello_world|CURRENT_MODE[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CURRENT_MODE\[4\] " "No output dependent on input pin \"CURRENT_MODE\[4\]\"" {  } { { "hello_world.vhd" "" { Text "C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/PrettyNewFolder/C10LP_NiosII_hello_world/hello_world.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585778318479 "|hello_world|CURRENT_MODE[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1585778318479 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3342 " "Implemented 3342 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1585778318480 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1585778318480 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3143 " "Implemented 3143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1585778318480 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1585778318480 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1585778318480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4979 " "Peak virtual memory: 4979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585778318588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 15:58:38 2020 " "Processing ended: Wed Apr 01 15:58:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585778318588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585778318588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585778318588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585778318588 ""}
