//æ˜¾ç¤ºéƒ¨åˆ†é¡¶å±‚æ¨¡å—
module display_module (
    input clk,//ç³»ç»Ÿæ—¶é’Ÿ
    input rst_n,//ç³»ç»Ÿå¤ä½
    input [11:0] ram_data,//BRAMä¸­è¯»å–çš„æ•°æ® 

    output wire vga_hs,//VGA æ¨¡å—è¡ŒåŒæ­¥ä¿¡å?
    output wire vga_vs,//VGA æ¨¡å—åœºåŒæ­¥ä¿¡å?
    output wire [11:0] vga_rgb,//VGAæ¨¡å—å›¾åƒæ•°æ®
    output reg [16:0] ram_addr //BRAM è¯»åœ°å? 
);

    wire [11:0] pixel_data; //åƒç´ ç‚¹æ•°æ?
    wire [9:0] pixel_xpos; //åƒç´ ç‚¹æ¨ªåæ ‡
    wire [9:0] pixel_ypos; //åƒç´ ç‚¹çºµåæ ‡

    //ä¾‹åŒ–VGAé©±åŠ¨æ¨¡å—
    vga_driver inst_vga_driver (
        .vga_clk(clk),
        .rst_n(rst_n),
        .vga_hs(vga_hs),
        .vga_vs(vga_vs),
        .vga_rgb(vga_rgb),
        .pixel_data(pixel_data),
        .pixel_xpos(pixel_xpos),
        .pixel_ypos(pixel_ypos)
    );

    //ä¾‹åŒ–VGAæ˜¾ç¤ºæ¨¡å—
    vga_display  inst_vga_display(
        .vga_clk(clk),
        .rst_n(rst_n),
        .pixel_xpos(pixel_xpos),
        .pixel_ypos(pixel_ypos),
        .ram_data(ram_data),
        .ram_addr(ram_addr),
        .pixel_data(pixel_data)
    );

endmodule