

================================================================
== Vitis HLS Report for 'svd_7_Pipeline_VITIS_LOOP_415_16'
================================================================
* Date:           Sun Feb  5 16:56:30 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  26.941 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_415_16  |        ?|        ?|        11|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     137|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|      218|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      218|     214|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln415_fu_212_p2    |         +|   0|  0|  71|          64|           1|
    |add_ln416_1_fu_152_p2  |         +|   0|  0|  12|           4|           4|
    |add_ln416_fu_197_p2    |         +|   0|  0|  16|           7|           7|
    |sub_ln416_fu_191_p2    |         -|   0|  0|  16|           7|           7|
    |icmp_ln415_fu_166_p2   |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 137|         115|          53|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ABt_V_we0                |   9|          2|    8|         16|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |j_16_fu_62               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   75|        150|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |div5_reg_283                       |  64|   0|   64|          0|
    |j_16_fu_62                         |  64|   0|   64|          0|
    |lshr_ln_reg_273                    |   4|   0|    4|          0|
    |lshr_ln_reg_273                    |  64|  32|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 218|  32|  158|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_415_16|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_415_16|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_415_16|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_415_16|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_415_16|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_415_16|  return value|
|grp_fu_2166_p_din0   |  out|   64|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_415_16|  return value|
|grp_fu_2166_p_din1   |  out|   64|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_415_16|  return value|
|grp_fu_2166_p_dout0  |   in|   64|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_415_16|  return value|
|grp_fu_2166_p_ce     |  out|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_415_16|  return value|
|grp_fu_2174_p_din0   |  out|   64|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_415_16|  return value|
|grp_fu_2174_p_din1   |  out|   64|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_415_16|  return value|
|grp_fu_2174_p_dout0  |   in|   64|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_415_16|  return value|
|grp_fu_2174_p_ce     |  out|    1|  ap_ctrl_hs|  svd.7_Pipeline_VITIS_LOOP_415_16|  return value|
|sext_ln425           |   in|   32|     ap_none|                        sext_ln425|        scalar|
|empty                |   in|    4|     ap_none|                             empty|        scalar|
|U_val_address0       |  out|    4|   ap_memory|                             U_val|         array|
|U_val_ce0            |  out|    1|   ap_memory|                             U_val|         array|
|U_val_q0             |   in|   64|   ap_memory|                             U_val|         array|
|trunc_ln411_1        |   in|   32|     ap_none|                     trunc_ln411_1|        scalar|
|U_val_load_2         |   in|   64|     ap_none|                      U_val_load_2|        scalar|
|g_5                  |   in|   64|     ap_none|                               g_5|        scalar|
|shl_ln               |   in|    7|     ap_none|                            shl_ln|        scalar|
|ABt_V_address0       |  out|    4|   ap_memory|                             ABt_V|         array|
|ABt_V_ce0            |  out|    1|   ap_memory|                             ABt_V|         array|
|ABt_V_we0            |  out|    8|   ap_memory|                             ABt_V|         array|
|ABt_V_d0             |  out|   64|   ap_memory|                             ABt_V|         array|
+---------------------+-----+-----+------------+----------------------------------+--------------+

