[
  {
    "path": "LICENSE",
    "mode": "100644",
    "type": "blob",
    "sha": "96463944a9eb483c686a073726c6c2a265be37a0",
    "size": 1061,
    "url": "https://api.github.com/repos/intel/fpga-partial-reconfig/git/blobs/96463944a9eb483c686a073726c6c2a265be37a0"
  },
  {
    "path": "README.md",
    "mode": "100644",
    "type": "blob",
    "sha": "a2b0264227bb077524604e9e44bc6f4e65b7f303",
    "size": 1802,
    "url": "https://api.github.com/repos/intel/fpga-partial-reconfig/git/blobs/a2b0264227bb077524604e9e44bc6f4e65b7f303"
  },
  {
    "path": "SECURITY.md",
    "mode": "100644",
    "type": "blob",
    "sha": "373608b6a61adc3a98d0eb55f883d9d5685c3e28",
    "size": 405,
    "url": "https://api.github.com/repos/intel/fpga-partial-reconfig/git/blobs/373608b6a61adc3a98d0eb55f883d9d5685c3e28"
  },
  {
    "path": "contrib",
    "mode": "040000",
    "type": "tree",
    "sha": "84e50e729da1e138dec67f7b057d625cabfd8db1",
    "url": "https://api.github.com/repos/intel/fpga-partial-reconfig/git/trees/84e50e729da1e138dec67f7b057d625cabfd8db1"
  },
  {
    "path": "pr_logo.gif",
    "mode": "100644",
    "type": "blob",
    "sha": "0886d02a5be6a5a775e74eb7f22a23f61d8ee9b3",
    "size": 8751,
    "url": "https://api.github.com/repos/intel/fpga-partial-reconfig/git/blobs/0886d02a5be6a5a775e74eb7f22a23f61d8ee9b3"
  },
  {
    "path": "quartus-prime-partial-reconfiguration-diagram.jpg",
    "mode": "100644",
    "type": "blob",
    "sha": "6d14526b9bd2f18dea2ea18c72875d2bccfeb446",
    "size": 65405,
    "url": "https://api.github.com/repos/intel/fpga-partial-reconfig/git/blobs/6d14526b9bd2f18dea2ea18c72875d2bccfeb446"
  },
  {
    "path": "ref_designs",
    "mode": "040000",
    "type": "tree",
    "sha": "d20968819e10ec8695a55a9ffe290f3cd16bc996",
    "url": "https://api.github.com/repos/intel/fpga-partial-reconfig/git/trees/d20968819e10ec8695a55a9ffe290f3cd16bc996"
  },
  {
    "path": "scripts",
    "mode": "040000",
    "type": "tree",
    "sha": "8b2b5694fad95eb0aa89de731576f1fa81ba1e3e",
    "url": "https://api.github.com/repos/intel/fpga-partial-reconfig/git/trees/8b2b5694fad95eb0aa89de731576f1fa81ba1e3e"
  },
  {
    "path": "software",
    "mode": "040000",
    "type": "tree",
    "sha": "54997d8c3b7c78bbba82dc9c1c9bbff727f25f65",
    "url": "https://api.github.com/repos/intel/fpga-partial-reconfig/git/trees/54997d8c3b7c78bbba82dc9c1c9bbff727f25f65"
  },
  {
    "path": "tutorials",
    "mode": "040000",
    "type": "tree",
    "sha": "90cd5aaf6c34c97a58f1d0de2646c1d234129942",
    "url": "https://api.github.com/repos/intel/fpga-partial-reconfig/git/trees/90cd5aaf6c34c97a58f1d0de2646c1d234129942"
  },
  {
    "path": "verification",
    "mode": "040000",
    "type": "tree",
    "sha": "b5bf0fd0cc42769970d9e22687c107a51e8acea7",
    "url": "https://api.github.com/repos/intel/fpga-partial-reconfig/git/trees/b5bf0fd0cc42769970d9e22687c107a51e8acea7"
  }
]