Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Feb  3 13:54:46 2025
| Host         : hberkal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cases_timing_summary_routed.rpt -pb cases_timing_summary_routed.pb -rpx cases_timing_summary_routed.rpx -warn_on_violation
| Design       : cases
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.286ns  (logic 5.329ns (43.378%)  route 6.957ns (56.622%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    M3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 f  sel_IBUF[0]_inst/O
                         net (fo=7, routed)           3.433     4.891    sel_IBUF[0]
    SLICE_X28Y107        LUT3 (Prop_lut3_I2_O)        0.150     5.041 r  y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.523     8.564    y_OBUF[5]
    A14                  OBUF (Prop_obuf_I_O)         3.722    12.286 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.286    y[5]
    A14                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.080ns  (logic 5.318ns (44.027%)  route 6.762ns (55.973%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    M3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 f  sel_IBUF[0]_inst/O
                         net (fo=7, routed)           3.077     4.535    sel_IBUF[0]
    SLICE_X36Y106        LUT3 (Prop_lut3_I0_O)        0.150     4.685 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.684     8.369    y_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         3.711    12.080 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.080    y[3]
    A15                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.595ns  (logic 5.320ns (45.881%)  route 6.275ns (54.119%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    M3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sel_IBUF[0]_inst/O
                         net (fo=7, routed)           3.089     4.546    sel_IBUF[0]
    SLICE_X36Y106        LUT3 (Prop_lut3_I1_O)        0.150     4.696 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.186     7.882    y_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         3.712    11.595 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.595    y[0]
    K3                                                                r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.517ns  (logic 5.106ns (44.335%)  route 6.411ns (55.665%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    M3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sel_IBUF[0]_inst/O
                         net (fo=7, routed)           3.433     4.891    sel_IBUF[0]
    SLICE_X28Y107        LUT3 (Prop_lut3_I1_O)        0.124     5.015 r  y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.978     7.992    y_OBUF[4]
    B15                  OBUF (Prop_obuf_I_O)         3.525    11.517 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.517    y[4]
    B15                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.499ns  (logic 5.086ns (44.231%)  route 6.413ns (55.769%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    M3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 f  sel_IBUF[0]_inst/O
                         net (fo=7, routed)           3.089     4.546    sel_IBUF[0]
    SLICE_X36Y106        LUT3 (Prop_lut3_I0_O)        0.124     4.670 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.324     7.994    y_OBUF[1]
    C15                  OBUF (Prop_obuf_I_O)         3.505    11.499 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.499    y[1]
    C15                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.175ns  (logic 5.084ns (45.499%)  route 6.090ns (54.501%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sel_IBUF[2]_inst/O
                         net (fo=7, routed)           3.449     4.906    sel_IBUF[2]
    SLICE_X44Y98         LUT3 (Prop_lut3_I1_O)        0.124     5.030 r  y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.641     7.671    y_OBUF[6]
    J3                   OBUF (Prop_obuf_I_O)         3.503    11.175 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.175    y[6]
    J3                                                                r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.104ns  (logic 5.086ns (45.804%)  route 6.018ns (54.196%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    M3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sel_IBUF[0]_inst/O
                         net (fo=7, routed)           3.077     4.535    sel_IBUF[0]
    SLICE_X36Y106        LUT3 (Prop_lut3_I1_O)        0.124     4.659 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.940     7.599    y_OBUF[2]
    H1                   OBUF (Prop_obuf_I_O)         3.505    11.104 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.104    y[2]
    H1                                                                r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.270ns  (logic 1.475ns (45.111%)  route 1.795ns (54.889%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sel_IBUF[0]_inst/O
                         net (fo=7, routed)           0.955     1.181    sel_IBUF[0]
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.226 r  y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.839     2.065    y_OBUF[6]
    J3                   OBUF (Prop_obuf_I_O)         1.205     3.270 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.270    y[6]
    J3                                                                r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.540ns  (logic 1.496ns (42.255%)  route 2.044ns (57.745%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sel_IBUF[2]_inst/O
                         net (fo=7, routed)           1.094     1.319    sel_IBUF[2]
    SLICE_X28Y107        LUT3 (Prop_lut3_I0_O)        0.045     1.364 r  y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.950     2.314    y_OBUF[4]
    B15                  OBUF (Prop_obuf_I_O)         1.226     3.540 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.540    y[4]
    B15                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.706ns  (logic 1.476ns (39.821%)  route 2.230ns (60.179%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  sel_IBUF[2]_inst/O
                         net (fo=7, routed)           1.287     1.512    sel_IBUF[2]
    SLICE_X36Y106        LUT3 (Prop_lut3_I2_O)        0.045     1.557 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.943     2.500    y_OBUF[2]
    H1                   OBUF (Prop_obuf_I_O)         1.206     3.706 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.706    y[2]
    H1                                                                r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.819ns  (logic 1.550ns (40.579%)  route 2.270ns (59.421%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sel_IBUF[2]_inst/O
                         net (fo=7, routed)           1.094     1.319    sel_IBUF[2]
    SLICE_X28Y107        LUT3 (Prop_lut3_I1_O)        0.042     1.361 r  y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.175     2.537    y_OBUF[5]
    A14                  OBUF (Prop_obuf_I_O)         1.283     3.819 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.819    y[5]
    A14                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.851ns  (logic 1.476ns (38.326%)  route 2.375ns (61.674%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  sel_IBUF[2]_inst/O
                         net (fo=7, routed)           1.297     1.522    sel_IBUF[2]
    SLICE_X36Y106        LUT3 (Prop_lut3_I2_O)        0.045     1.567 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.078     2.645    y_OBUF[1]
    C15                  OBUF (Prop_obuf_I_O)         1.206     3.851 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.851    y[1]
    C15                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.910ns  (logic 1.542ns (39.453%)  route 2.367ns (60.547%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  sel_IBUF[2]_inst/O
                         net (fo=7, routed)           1.297     1.522    sel_IBUF[2]
    SLICE_X36Y106        LUT3 (Prop_lut3_I0_O)        0.044     1.566 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.070     2.636    y_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.273     3.910 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.910    y[0]
    K3                                                                r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[2]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.071ns  (logic 1.541ns (37.858%)  route 2.530ns (62.142%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  sel[2] (IN)
                         net (fo=0)                   0.000     0.000    sel[2]
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sel_IBUF[2]_inst/O
                         net (fo=7, routed)           1.287     1.512    sel_IBUF[2]
    SLICE_X36Y106        LUT3 (Prop_lut3_I1_O)        0.045     1.557 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.243     2.800    y_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         1.271     4.071 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.071    y[3]
    A15                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------





