#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sat Jan 29 21:25:10 2022
# Process ID: 33664
# Log file: E:/Projects/Xilinx/Digital/planAhead_run_1/planAhead.log
# Journal file: E:/Projects/Xilinx/Digital/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1612 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/Projects/Xilinx/Digital/pa.fromNetlist.tcl
# create_project -name Digital -dir "E:/Projects/Xilinx/Digital/planAhead_run_1" -part xc7a100tcsg324-1
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/Projects/Xilinx/Digital/BlackBox.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/Projects/Xilinx/Digital} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "BlackBox.ucf" [current_fileset -constrset]
Adding file 'E:/Projects/Xilinx/Digital/BlackBox.ucf' to fileset 'constrs_1'
# add_files [list {BlackBox.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-1
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design BlackBox.ngc ...
WARNING:NetListWriters:298 - No output is written to BlackBox.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file BlackBox.edif ...
ngc2edif: Total memory usage is 4314404 kilobytes

Parsing EDIF File [./planAhead_run_1/Digital.data/cache/BlackBox_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/Digital.data/cache/BlackBox_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 270 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [E:/Projects/Xilinx/Digital/BlackBox.ucf]
Finished Parsing UCF File [E:/Projects/Xilinx/Digital/BlackBox.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 270 instances were transformed.
  NAND2 => LUT2: 108 instances
  NAND3 => LUT3: 108 instances
  OR2 => LUT2: 54 instances

Phase 0 | Netlist Checksum: f27c0c70
link_design: Time (s): elapsed = 00:00:52 . Memory (MB): peak = 772.648 ; gain = 346.594
set_property iostandard LVCMOS33 [get_ports [list CLK]]
set_property iostandard LVCMOS18 [get_ports [list Logic_1]]
set_property iostandard LVCMOS33 [get_ports [list Logic_1]]
set_property iostandard LVCMOS33 [get_ports [list PS]]
set_property iostandard LVCMOS33 [get_ports [list Q]]
set_property package_pin "" [get_ports [list  CLK]]
startgroup
set_property package_pin J15 [get_ports PS]
endgroup
startgroup
set_property package_pin L16 [get_ports CLK]
endgroup
startgroup
set_property package_pin M13 [get_ports Q]
endgroup
startgroup
set_property package_pin H17 [get_ports Logic_1]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See E:/Projects/Xilinx/Digital\planAhead_pid33664.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Jan 29 22:13:19 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
