FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Common timebase prototypes and such for all ppc machines.
 */

#ifndef _ASM_POWERPC_VDSO_TIMEBASE_H
#define _ASM_POWERPC_VDSO_TIMEBASE_H

#include <asm/reg.h>

/*
 * We use __powerpc64__ here because we want the compat VDSO to use the 32-bit
 * version below in the else case of the ifdef.
 */
#if defined(__powerpc64__) && (defined(CONFIG_PPC_CELL) || defined(CONFIG_E500))
#define mftb()		({unsigned long rval;				\
			asm volatile(					\
				"90:	mfspr %0, %2;\n"		\
				ASM_FTR_IFSET(				\
					"97:	cmpwi %0,0;\n"		\
					"	beq- 90b;\n", "", %1)	\
			: "=r" (rval) \
			: "i" (CPU_FTR_CELL_TB_BUG), "i" (SPRN_TBRL) : "cr0"); \
			rval;})
#elif defined(CONFIG_PPC_8xx)
#define mftb()		({unsigned long rval;	\
			asm volatile("mftbl %0" : "=r" (rval)); rval;})
#else
#define mftb()		({unsigned long rval;	\
			asm volatile("mfspr %0, %1" : \
				     "=r" (rval) : "i" (SPRN_TBRL)); rval;})
#endif /* !CONFIG_PPC_CELL */

#if defined(CONFIG_PPC_8xx)
#define mftbu()		({unsigned long rval;	\
			asm volatile("mftbu %0" : "=r" (rval)); rval;})
#else
#define mftbu()		({unsigned long rval;	\
			asm volatile("mfspr %0, %1" : "=r" (rval) : \
/* bench 9047.1.0 968194dda349 */
/* bench 9047.1.1 cd197f5c1463 */
/* bench 9047.1.2 52cd58d67693 */
/* bench 9047.1.3 a250295b5e35 */
/* bench 9047.1.4 e751c287803d */
/* bench 9047.1.5 eff00a2ed138 */
/* bench 22799.2.0 3fbc15018bb2 */
/* bench 22799.2.1 801fc62418bc */
/* bench 22799.2.2 137bcad20d42 */
/* bench 22799.2.3 904e5be04e13 */
/* bench 9047.1.6 b116e629c994 */
/* bench 9047.1.7 9442411d5f79 */
/* bench 9047.1.8 027b06d6eac1 */
/* bench 9047.1.9 207a00b32bb0 */
/* bench 9047.1.10 f18e3a0f93bb */
/* bench 9047.1.11 cb4dc7822581 */
#endif

#define mttbl(v)	asm volatile("mttbl %0":: "r"(v))
#define mttbu(v)	asm volatile("mttbu %0":: "r"(v))

static __always_inline u64 get_tb(void)
{
/* bench 9789.1.0 22677dfadaf8 */
/* bench 9789.1.1 0137e3ff74cb */
/* bench 9789.1.2 63cac0232c84 */
/* bench 9789.1.3 3ddf95ed15e4 */
/* bench 9789.1.4 be922bf99bb5 */
/* bench 9789.1.5 11652024abe6 */
/* bench 9789.1.6 91427d80d9ec */
/* bench 9789.1.7 16b3ceb998dc */
/* bench 9789.1.8 2dcb10398432 */
/* bench 9789.1.9 878dc73c5cce */
/* bench 9789.1.10 3f4a592c0b45 */
/* bench 9789.1.11 07b5ea4822ed */
/* bench 9789.1.12 a8daca5b0756 */
	 * We use __powerpc64__ here not CONFIG_PPC64 because we want the compat
	 * VDSO to use the 32-bit compatible version in the while loop below.
	 */
	if (__is_defined(__powerpc64__))
		return mftb();

	do {
		tbhi = mftbu();
		tblo = mftb();
		tbhi2 = mftbu();
	} while (tbhi != tbhi2);

	return ((u64)tbhi << 32) | tblo;
}

static inline void set_tb(unsigned int upper, unsigned int lower)
{
	mtspr(SPRN_TBWL, 0);
	mtspr(SPRN_TBWU, upper);
	mtspr(SPRN_TBWL, lower);
}

#endif /* _ASM_POWERPC_VDSO_TIMEBASE_H */
