/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Wed May  3 23:49:47 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mktop_multicore_h__
#define __mktop_multicore_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkpipelined.h"


/* Class declaration for the mktop_multicore module */
class MOD_mktop_multicore : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_bram_memory;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_cnt;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_cnt_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_cnt_2;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_cnt_3;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_outData_dequeueing;
  MOD_Wire<tUInt32> INST_bram_serverAdapterA_outData_enqw;
  MOD_Fifo<tUInt32> INST_bram_serverAdapterA_outData_ff;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_s1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_s1_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_writeWithResp;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_cnt;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_cnt_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_cnt_2;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_cnt_3;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_outData_dequeueing;
  MOD_Wire<tUInt32> INST_bram_serverAdapterB_outData_enqw;
  MOD_Fifo<tUInt32> INST_bram_serverAdapterB_outData_ff;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_s1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_s1_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_writeWithResp;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache_cacheD_bram1_memory;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache_cacheD_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache_cacheD_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache_cacheD_bram2_memory;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_cacheD_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_cacheD_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache_cacheD_cycle;
  MOD_Reg<tUInt8> INST_cache_cacheD_downgrade_en;
  MOD_Fifo<tUInt32> INST_cache_cacheD_hitQ;
  MOD_Reg<tUInt8> INST_cache_cacheD_lockL1;
  MOD_Fifo<tUWide> INST_cache_cacheD_memReqQ;
  MOD_Fifo<tUWide> INST_cache_cacheD_memRespQ;
  MOD_Reg<tUInt8> INST_cache_cacheD_mshr;
  MOD_Reg<tUInt8> INST_cache_cacheD_start_fill;
  MOD_Fifo<tUWide> INST_cache_cacheD_stb;
  MOD_Fifo<tUWide> INST_cache_cacheD_upgrades;
  MOD_Reg<tUWide> INST_cache_cacheD_working;
  MOD_Reg<tUWide> INST_cache_cacheD_working_data;
  MOD_Reg<tUInt32> INST_cache_cacheD_working_line;
  MOD_Reg<tUInt8> INST_cache_cacheD_working_v;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache_cacheI_bram1_memory;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache_cacheI_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache_cacheI_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache_cacheI_bram2_memory;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_cacheI_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_cacheI_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache_cacheI_cycle;
  MOD_Reg<tUInt8> INST_cache_cacheI_downgrade_en;
  MOD_Fifo<tUInt32> INST_cache_cacheI_hitQ;
  MOD_Reg<tUInt8> INST_cache_cacheI_lockL1;
  MOD_Fifo<tUWide> INST_cache_cacheI_memReqQ;
  MOD_Fifo<tUWide> INST_cache_cacheI_memRespQ;
  MOD_Reg<tUInt8> INST_cache_cacheI_mshr;
  MOD_Reg<tUInt8> INST_cache_cacheI_start_fill;
  MOD_Fifo<tUWide> INST_cache_cacheI_stb;
  MOD_Fifo<tUWide> INST_cache_cacheI_upgrades;
  MOD_Reg<tUWide> INST_cache_cacheI_working;
  MOD_Reg<tUWide> INST_cache_cacheI_working_data;
  MOD_Reg<tUInt32> INST_cache_cacheI_working_line;
  MOD_Reg<tUInt8> INST_cache_cacheI_working_v;
  MOD_Fifo<tUInt8> INST_cache_order_req;
  MOD_Fifo<tUInt32> INST_cache_respD;
  MOD_Fifo<tUInt32> INST_cache_respI;
  MOD_Fifo<tUWide> INST_cache_upreqs;
  MOD_Reg<tUInt32> INST_cycle_count;
  MOD_Reg<tUWide> INST_dreq;
  MOD_Reg<tUWide> INST_ireq;
  MOD_Fifo<tUWide> INST_mmioreq;
  MOD_mkpipelined INST_rv_core;
 
 /* Constructor */
 public:
  MOD_mktop_multicore(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cache_cacheI_stb_first__86_BITS_67_TO_36_87_EQ_ETC___d789;
  tUInt8 DEF_cache_cacheI_stb_notEmpty____d782;
  tUInt8 DEF_NOT_IF_cache_cacheI_bram1_serverAdapter_outDat_ETC___d806;
  tUInt8 DEF_NOT_cache_cacheI_stb_notEmpty__82___d783;
  tUInt8 DEF_x__h49930;
  tUInt8 DEF_cache_cacheI_stb_notEmpty__82_AND_cache_cacheI_ETC___d790;
  tUInt8 DEF_cache_cacheD_stb_first__09_BITS_67_TO_36_10_EQ_ETC___d212;
  tUInt8 DEF_cache_cacheD_stb_notEmpty____d205;
  tUInt8 DEF_NOT_IF_cache_cacheD_bram1_serverAdapter_outDat_ETC___d229;
  tUInt8 DEF_NOT_cache_cacheD_stb_notEmpty__05___d206;
  tUInt8 DEF_x__h18597;
  tUInt8 DEF_cache_cacheD_stb_notEmpty__05_AND_cache_cacheD_ETC___d213;
  tUWide DEF_cache_cacheI_working___d779;
  tUWide DEF_cache_cacheD_working___d202;
  tUWide DEF_cache_cacheI_stb_first____d786;
  tUWide DEF_cache_cacheD_stb_first____d209;
  tUInt32 DEF_cache_cacheI_working_line___d973;
  tUInt32 DEF_cache_cacheI_bram1_serverAdapter_outData_enqw__ETC___d683;
  tUInt32 DEF_cache_cacheI_bram1_serverAdapter_outData_ff_fi_ETC___d793;
  tUInt32 DEF_cache_cacheD_working_line___d396;
  tUInt32 DEF_cache_cacheD_bram1_serverAdapter_outData_enqw__ETC___d106;
  tUInt32 DEF_cache_cacheD_bram1_serverAdapter_outData_ff_fi_ETC___d216;
  tUInt8 DEF_b__h40355;
  tUInt8 DEF_b__h35171;
  tUInt8 DEF_b__h9014;
  tUInt8 DEF_b__h3823;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_s1___d757;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_s1___d709;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_s1___d180;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_s1___d132;
  tUInt8 DEF_bram_serverAdapterB_s1___d84;
  tUInt8 DEF_bram_serverAdapterA_s1___d35;
  tUInt8 DEF_cache_cacheI_memRespQ_notEmpty____d1049;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_cnt_3_whas____d736;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_cnt_2_whas____d734;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_cnt_1_whas____d733;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_outData_ff_i__ETC___d728;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_cnt_3_whas____d688;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_cnt_2_whas____d686;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_cnt_1_whas____d685;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_outData_ff_i__ETC___d680;
  tUInt8 DEF_cache_cacheD_memRespQ_notEmpty____d472;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_cnt_3_whas____d159;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_cnt_2_whas____d157;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_cnt_1_whas____d156;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_outData_ff_i__ETC___d151;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_cnt_3_whas____d111;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_cnt_2_whas____d109;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_cnt_1_whas____d108;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_outData_ff_i__ETC___d103;
  tUInt8 DEF_bram_serverAdapterB_cnt_3_whas____d63;
  tUInt8 DEF_bram_serverAdapterB_cnt_2_whas____d61;
  tUInt8 DEF_bram_serverAdapterB_cnt_1_whas____d60;
  tUInt8 DEF_bram_serverAdapterA_cnt_3_whas____d13;
  tUInt8 DEF_bram_serverAdapterA_cnt_2_whas____d11;
  tUInt8 DEF_bram_serverAdapterA_cnt_1_whas____d10;
  tUInt32 DEF__read_memReq_addr__h49886;
  tUInt32 DEF__read_memReq_addr__h18551;
  tUInt32 DEF_y__h49926;
  tUInt32 DEF_x__h50119;
  tUInt32 DEF_y__h18593;
  tUInt32 DEF_x__h18794;
  tUInt32 DEF_x__h52402;
  tUInt32 DEF_x__h21077;
  tUInt32 DEF__read_tag__h52431;
  tUInt32 DEF_x_wget_tag__h34729;
  tUInt32 DEF_x_first_tag__h45809;
  tUInt32 DEF__read_tag__h21106;
  tUInt32 DEF_x_first_tag__h14474;
  tUInt32 DEF_x_wget_tag__h3381;
  tUInt8 DEF_x__h49946;
  tUInt8 DEF_x__h18613;
  tUInt8 DEF_x__h54683;
  tUInt8 DEF_x_wget_valid__h34728;
  tUInt8 DEF_x_first_valid__h45808;
  tUInt8 DEF_x__h23358;
  tUInt8 DEF_x_first_valid__h14473;
  tUInt8 DEF_x_wget_valid__h3380;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_s1_57_BIT_0___d758;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_s1_09_BIT_0___d710;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_s1_80_BIT_0___d181;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_s1_32_BIT_0___d133;
  tUInt8 DEF_bram_serverAdapterB_s1_4_BIT_0___d85;
  tUInt8 DEF_bram_serverAdapterA_s1_5_BIT_0___d36;
  tUInt32 DEF_x__h49925;
  tUInt32 DEF_x__h18592;
  tUInt8 DEF_cache_cacheI_working_79_BITS_71_TO_68_80_EQ_0___d781;
  tUInt8 DEF_cache_cacheI_working_79_BITS_71_TO_68_80_EQ_0b_ETC___d811;
  tUInt8 DEF_cache_cacheD_working_02_BITS_71_TO_68_03_EQ_0___d204;
  tUInt8 DEF_cache_cacheD_working_02_BITS_71_TO_68_03_EQ_0b_ETC___d234;
  tUInt8 DEF_cache_cacheI_stb_first__86_BITS_67_TO_49_72_EQ_ETC___d975;
  tUInt8 DEF_cache_cacheI_working_79_BITS_67_TO_49_13_EQ_ca_ETC___d1246;
  tUInt8 DEF_cache_cacheI_working_79_BITS_67_TO_49_13_EQ_IF_ETC___d814;
  tUInt8 DEF_IF_cache_cacheI_bram1_serverAdapter_outData_ff_ETC___d799;
  tUInt8 DEF_cache_cacheD_stb_first__09_BITS_67_TO_49_95_EQ_ETC___d398;
  tUInt8 DEF_cache_cacheD_working_02_BITS_67_TO_49_36_EQ_ca_ETC___d669;
  tUInt8 DEF_cache_cacheD_working_02_BITS_67_TO_49_36_EQ_IF_ETC___d237;
  tUInt8 DEF_IF_cache_cacheD_bram1_serverAdapter_outData_ff_ETC___d222;
  tUInt8 DEF_cache_cacheI_working_line_73_BITS_20_TO_19_012_ETC___d1013;
  tUInt8 DEF_IF_cache_cacheI_bram1_serverAdapter_outData_ff_ETC___d805;
  tUInt8 DEF_cache_cacheD_working_line_96_BITS_20_TO_19_35__ETC___d436;
  tUInt8 DEF_IF_cache_cacheD_bram1_serverAdapter_outData_ff_ETC___d228;
  tUInt8 DEF_NOT_cache_cacheI_stb_first__86_BITS_67_TO_49_7_ETC___d976;
  tUInt8 DEF_NOT_cache_cacheD_stb_first__09_BITS_67_TO_49_9_ETC___d399;
  tUInt8 DEF_NOT_cache_cacheI_working_79_BITS_71_TO_68_80_E_ETC___d841;
  tUInt8 DEF_NOT_cache_cacheD_working_02_BITS_71_TO_68_03_E_ETC___d264;
 
 /* Local definitions */
 private:
  tUInt8 DEF__read_offset__h49881;
  tUInt8 DEF__read_offset__h18546;
  tUWide DEF_rv_core_getMMIOReq___d1326;
  tUWide DEF_rv_core_getDReq___d1305;
  tUWide DEF_rv_core_getIReq___d1283;
  tUWide DEF_cache_cacheI_memReqQ_first____d1259;
  tUWide DEF_cache_cacheD_memReqQ_first____d1263;
  tUWide DEF_cache_cacheI_memRespQ_first____d1062;
  tUWide DEF_cache_cacheI_working_data__h55553;
  tUWide DEF_cache_cacheI_bram2_serverAdapter_outData_enqw__ETC___d731;
  tUWide DEF_cache_cacheI_bram2_serverAdapter_outData_ff_fi_ETC___d834;
  tUWide DEF_cache_cacheI_bram2_memory_read____d764;
  tUWide DEF_cache_cacheD_memRespQ_first____d485;
  tUWide DEF_cache_cacheD_working_data__h24230;
  tUWide DEF_cache_cacheD_bram2_serverAdapter_outData_enqw__ETC___d154;
  tUWide DEF_cache_cacheD_bram2_serverAdapter_outData_ff_fi_ETC___d257;
  tUWide DEF_cache_cacheD_bram2_memory_read____d187;
  tUWide DEF_mmioreq_first____d1343;
  tUWide DEF_dreq___d1319;
  tUWide DEF_ireq___d1294;
  tUWide DEF_cache_cacheI_working_79_BITS_71_TO_4___d921;
  tUWide DEF_cache_cacheD_working_02_BITS_71_TO_4___d344;
  tUInt32 DEF_cache_cacheI_memRespQ_first__062_BITS_511_TO_480___d1085;
  tUInt32 DEF_cache_cacheI_memRespQ_first__062_BITS_479_TO_448___d1084;
  tUInt32 DEF_cache_cacheI_memRespQ_first__062_BITS_447_TO_416___d1082;
  tUInt32 DEF_cache_cacheI_memRespQ_first__062_BITS_415_TO_384___d1081;
  tUInt32 DEF_cache_cacheI_memRespQ_first__062_BITS_383_TO_352___d1079;
  tUInt32 DEF_cache_cacheI_memRespQ_first__062_BITS_351_TO_320___d1078;
  tUInt32 DEF_cache_cacheI_memRespQ_first__062_BITS_319_TO_288___d1076;
  tUInt32 DEF_cache_cacheI_memRespQ_first__062_BITS_287_TO_256___d1075;
  tUInt32 DEF_cache_cacheI_memRespQ_first__062_BITS_255_TO_224___d1073;
  tUInt32 DEF_cache_cacheI_memRespQ_first__062_BITS_223_TO_192___d1072;
  tUInt32 DEF_cache_cacheI_memRespQ_first__062_BITS_191_TO_160___d1070;
  tUInt32 DEF_cache_cacheI_memRespQ_first__062_BITS_159_TO_128___d1069;
  tUInt32 DEF_cache_cacheI_memRespQ_first__062_BITS_127_TO_96___d1067;
  tUInt32 DEF_cache_cacheI_memRespQ_first__062_BITS_95_TO_64___d1066;
  tUInt32 DEF_cache_cacheI_memRespQ_first__062_BITS_63_TO_32___d1064;
  tUInt32 DEF_cache_cacheI_memRespQ_first__062_BITS_31_TO_0___d1063;
  tUInt32 DEF_cache_cacheD_memRespQ_first__85_BITS_511_TO_480___d508;
  tUInt32 DEF_cache_cacheD_memRespQ_first__85_BITS_479_TO_448___d507;
  tUInt32 DEF_cache_cacheD_memRespQ_first__85_BITS_447_TO_416___d505;
  tUInt32 DEF_cache_cacheD_memRespQ_first__85_BITS_415_TO_384___d504;
  tUInt32 DEF_cache_cacheD_memRespQ_first__85_BITS_383_TO_352___d502;
  tUInt32 DEF_cache_cacheD_memRespQ_first__85_BITS_351_TO_320___d501;
  tUInt32 DEF_cache_cacheD_memRespQ_first__85_BITS_319_TO_288___d499;
  tUInt32 DEF_cache_cacheD_memRespQ_first__85_BITS_287_TO_256___d498;
  tUInt32 DEF_cache_cacheD_memRespQ_first__85_BITS_255_TO_224___d496;
  tUInt32 DEF_cache_cacheD_memRespQ_first__85_BITS_223_TO_192___d495;
  tUInt32 DEF_cache_cacheD_memRespQ_first__85_BITS_191_TO_160___d493;
  tUInt32 DEF_cache_cacheD_memRespQ_first__85_BITS_159_TO_128___d492;
  tUInt32 DEF_cache_cacheD_memRespQ_first__85_BITS_127_TO_96___d490;
  tUInt32 DEF_cache_cacheD_memRespQ_first__85_BITS_95_TO_64___d489;
  tUInt32 DEF_cache_cacheD_memRespQ_first__85_BITS_63_TO_32___d487;
  tUInt32 DEF_cache_cacheD_memRespQ_first__85_BITS_31_TO_0___d486;
  tUInt32 DEF_x__h50103;
  tUInt32 DEF_x__h18778;
  tUInt32 DEF_x__h49975;
  tUInt32 DEF_x__h18642;
  tUInt32 DEF_x__h58114;
  tUInt32 DEF_x__h26791;
  tUInt8 DEF__read_idx__h49879;
  tUInt8 DEF__read_idx__h18544;
  tUWide DEF_IF_cache_cacheI_working_79_BIT_71_093_THEN_IF__ETC___d1245;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1201;
  tUWide DEF_IF_cache_cacheI_working_79_BIT_70_095_THEN_IF__ETC___d1244;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1225;
  tUWide DEF_IF_cache_cacheI_working_79_BIT_69_096_THEN_IF__ETC___d1243;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1233;
  tUWide DEF_IF_cache_cacheI_working_79_BIT_68_097_THEN_IF__ETC___d1242;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1241;
  tUWide DEF_cache_cacheI_memRespQ_first__062_BITS_31_TO_0__ETC___d1086;
  tUWide DEF_IF_cache_cacheI_bram2_serverAdapter_outData_ff_ETC___d836;
  tUWide DEF_IF_cache_cacheI_bram2_serverAdapter_outData_en_ETC___d835;
  tUWide DEF_IF_cache_cacheD_working_02_BIT_71_16_THEN_IF_c_ETC___d668;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d624;
  tUWide DEF_IF_cache_cacheD_working_02_BIT_70_18_THEN_IF_c_ETC___d667;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d648;
  tUWide DEF_IF_cache_cacheD_working_02_BIT_69_19_THEN_IF_c_ETC___d666;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d656;
  tUWide DEF_IF_cache_cacheD_working_02_BIT_68_20_THEN_IF_c_ETC___d665;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d664;
  tUWide DEF_cache_cacheD_memRespQ_first__85_BITS_31_TO_0_8_ETC___d509;
  tUWide DEF_IF_cache_cacheD_bram2_serverAdapter_outData_ff_ETC___d259;
  tUWide DEF_IF_cache_cacheD_bram2_serverAdapter_outData_en_ETC___d258;
  tUInt8 DEF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_0___d965;
  tUInt8 DEF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1___d963;
  tUInt8 DEF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_2___d960;
  tUInt8 DEF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_3___d958;
  tUInt8 DEF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_4___d955;
  tUInt8 DEF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_5___d953;
  tUInt8 DEF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_6___d950;
  tUInt8 DEF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_7___d948;
  tUInt8 DEF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_8___d945;
  tUInt8 DEF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_9___d943;
  tUInt8 DEF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_10___d940;
  tUInt8 DEF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_11___d938;
  tUInt8 DEF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_12___d935;
  tUInt8 DEF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_13___d933;
  tUInt8 DEF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_14___d930;
  tUInt8 DEF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_15___d927;
  tUInt8 DEF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_0___d388;
  tUInt8 DEF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1___d386;
  tUInt8 DEF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_2___d383;
  tUInt8 DEF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_3___d381;
  tUInt8 DEF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_4___d378;
  tUInt8 DEF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_5___d376;
  tUInt8 DEF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_6___d373;
  tUInt8 DEF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_7___d371;
  tUInt8 DEF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_8___d368;
  tUInt8 DEF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_9___d366;
  tUInt8 DEF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_10___d363;
  tUInt8 DEF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_11___d361;
  tUInt8 DEF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_12___d358;
  tUInt8 DEF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_13___d356;
  tUInt8 DEF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_14___d353;
  tUInt8 DEF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_15___d350;
  tUInt8 DEF__0_CONCAT_DONTCARE___d26;
  tUInt8 DEF__0_CONCAT_cache_cacheI_working_79_BITS_71_TO_68_ETC___d968;
  tUInt64 DEF_x1__h50189;
  tUInt8 DEF__0_CONCAT_cache_cacheD_working_02_BITS_71_TO_68_ETC___d391;
  tUInt64 DEF_x1__h18864;
  tUInt64 DEF__0_CONCAT_cache_cacheI_working_79_BITS_71_TO_68_80___d924;
  tUInt64 DEF__0_CONCAT_cache_cacheD_working_02_BITS_71_TO_68_03___d347;
  tUWide DEF__1_CONCAT_cache_cacheD_working_line_96_BITS_18__ETC___d468;
  tUWide DEF_x_data__h23397;
  tUWide DEF__1_CONCAT_cache_cacheI_working_line_73_BITS_18__ETC___d1045;
  tUWide DEF_x_data__h54720;
  tUWide DEF__0_CONCAT_cache_cacheI_working_79_CONCAT_DONTCARE___d1048;
  tUWide DEF__0_CONCAT_cache_cacheD_working_02_CONCAT_DONTCARE___d471;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1240;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1232;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1222;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1190;
  tUWide DEF_cache_cacheI_memRespQ_first__062_BITS_31_TO_0__ETC___d1083;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1007;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1004;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d967;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d962;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d663;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d655;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d645;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d613;
  tUWide DEF_cache_cacheD_memRespQ_first__85_BITS_31_TO_0_8_ETC___d506;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d390;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d385;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d430;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d427;
  tUWide DEF_cache_cacheD_working_data_43_BITS_127_TO_96_48_ETC___d466;
  tUWide DEF_cache_cacheI_working_data_020_BITS_127_TO_96_0_ETC___d1043;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1239;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1231;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1219;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1179;
  tUWide DEF_cache_cacheI_memRespQ_first__062_BITS_31_TO_0__ETC___d1080;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1001;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d957;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d662;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d654;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d642;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d602;
  tUWide DEF_cache_cacheD_memRespQ_first__85_BITS_31_TO_0_8_ETC___d503;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d380;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d424;
  tUWide DEF_cache_cacheD_working_data_43_BITS_255_TO_224_5_ETC___d465;
  tUWide DEF_cache_cacheI_working_data_020_BITS_255_TO_224__ETC___d1042;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1238;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1230;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1216;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1168;
  tUWide DEF_cache_cacheI_memRespQ_first__062_BITS_31_TO_0__ETC___d1077;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d998;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d952;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d661;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d653;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d639;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d591;
  tUWide DEF_cache_cacheD_memRespQ_first__85_BITS_31_TO_0_8_ETC___d500;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d375;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d421;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1237;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1229;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1213;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1157;
  tUWide DEF_cache_cacheI_memRespQ_first__062_BITS_31_TO_0__ETC___d1074;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d995;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d947;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d660;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d652;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d636;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d580;
  tUWide DEF_cache_cacheD_memRespQ_first__85_BITS_31_TO_0_8_ETC___d497;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d370;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d418;
  tUWide DEF_cache_cacheD_working_data_43_BITS_383_TO_352_5_ETC___d464;
  tUWide DEF_cache_cacheI_working_data_020_BITS_383_TO_352__ETC___d1041;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1236;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1228;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1210;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1146;
  tUWide DEF_cache_cacheI_memRespQ_first__062_BITS_31_TO_0__ETC___d1071;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d992;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d942;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d659;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d651;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d633;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d569;
  tUWide DEF_cache_cacheD_memRespQ_first__85_BITS_31_TO_0_8_ETC___d494;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d365;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d415;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1235;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1227;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1207;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d1135;
  tUWide DEF_cache_cacheI_memRespQ_first__062_BITS_31_TO_0__ETC___d1068;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d989;
  tUWide DEF_IF_cache_cacheI_working_79_BITS_3_TO_0_18_EQ_1_ETC___d937;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d658;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d650;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d630;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d558;
  tUWide DEF_cache_cacheD_memRespQ_first__85_BITS_31_TO_0_8_ETC___d491;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d360;
  tUWide DEF_IF_cache_cacheD_working_02_BITS_3_TO_0_41_EQ_1_ETC___d412;
  tUWide DEF_rv_core_getIReq_283_BITS_63_TO_38_285_CONCAT_r_ETC___d1288;
  tUWide DEF_rv_core_getDReq_305_BITS_63_TO_38_307_CONCAT_r_ETC___d1310;
  tUWide DEF_cache_cacheD_working_02_BITS_67_TO_4_45_CONCAT_ETC___d346;
  tUWide DEF_cache_cacheI_working_79_BITS_67_TO_4_22_CONCAT_ETC___d923;
  tUWide DEF_ireq_294_BITS_67_TO_32_295_CONCAT_cache_respI__ETC___d1297;
  tUWide DEF_dreq_319_BITS_67_TO_32_320_CONCAT_cache_respD__ETC___d1322;
  tUInt32 DEF__2_CONCAT_cache_cacheI_working_79_BITS_97_TO_79_98___d1092;
  tUInt32 DEF__2_CONCAT_cache_cacheD_working_02_BITS_97_TO_79_21___d515;
  tUInt8 DEF_NOT_0_CONCAT_cache_cacheI_working_79_BITS_71_T_ETC___d970;
  tUInt8 DEF_NOT_0_CONCAT_cache_cacheD_working_02_BITS_71_T_ETC___d393;
 
 /* Rules */
 public:
  void RL_bram_serverAdapterA_outData_enqueue();
  void RL_bram_serverAdapterA_outData_dequeue();
  void RL_bram_serverAdapterA_cnt_finalAdd();
  void RL_bram_serverAdapterA_s1__dreg_update();
  void RL_bram_serverAdapterA_stageReadResponseAlways();
  void RL_bram_serverAdapterA_moveToOutFIFO();
  void RL_bram_serverAdapterA_overRun();
  void RL_bram_serverAdapterB_outData_enqueue();
  void RL_bram_serverAdapterB_outData_dequeue();
  void RL_bram_serverAdapterB_cnt_finalAdd();
  void RL_bram_serverAdapterB_s1__dreg_update();
  void RL_bram_serverAdapterB_stageReadResponseAlways();
  void RL_bram_serverAdapterB_moveToOutFIFO();
  void RL_bram_serverAdapterB_overRun();
  void RL_cache_cacheD_bram1_serverAdapter_outData_enqueue();
  void RL_cache_cacheD_bram1_serverAdapter_outData_dequeue();
  void RL_cache_cacheD_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheD_bram1_serverAdapter_s1__dreg_update();
  void RL_cache_cacheD_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheD_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheD_bram1_serverAdapter_overRun();
  void RL_cache_cacheD_bram2_serverAdapter_outData_enqueue();
  void RL_cache_cacheD_bram2_serverAdapter_outData_dequeue();
  void RL_cache_cacheD_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheD_bram2_serverAdapter_s1__dreg_update();
  void RL_cache_cacheD_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheD_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheD_bram2_serverAdapter_overRun();
  void RL_cache_cacheD_count();
  void RL_cache_cacheD_req_process();
  void RL_cache_cacheD_mvStbToL1();
  void RL_cache_cacheD_startMiss();
  void RL_cache_cacheD_sendFillReq();
  void RL_cache_cacheD_waitFillResp_Ld();
  void RL_cache_cacheD_waitFillResp_St();
  void RL_cache_cacheD_processDowngradeLine();
  void RL_cache_cacheI_bram1_serverAdapter_outData_enqueue();
  void RL_cache_cacheI_bram1_serverAdapter_outData_dequeue();
  void RL_cache_cacheI_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheI_bram1_serverAdapter_s1__dreg_update();
  void RL_cache_cacheI_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheI_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheI_bram1_serverAdapter_overRun();
  void RL_cache_cacheI_bram2_serverAdapter_outData_enqueue();
  void RL_cache_cacheI_bram2_serverAdapter_outData_dequeue();
  void RL_cache_cacheI_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheI_bram2_serverAdapter_s1__dreg_update();
  void RL_cache_cacheI_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheI_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheI_bram2_serverAdapter_overRun();
  void RL_cache_cacheI_count();
  void RL_cache_cacheI_req_process();
  void RL_cache_cacheI_mvStbToL1();
  void RL_cache_cacheI_startMiss();
  void RL_cache_cacheI_sendFillReq();
  void RL_cache_cacheI_waitFillResp_Ld();
  void RL_cache_cacheI_waitFillResp_St();
  void RL_cache_cacheI_processDowngradeLine();
  void RL_cache_connectCacheInstrPPP();
  void RL_cache_connectCacheDataPPP();
  void RL_cache_respsI();
  void RL_cache_respsD();
  void RL_tic();
  void RL_requestI();
  void RL_responseI();
  void RL_requestD();
  void RL_responseD();
  void RL_requestMMIO();
  void RL_responseMMIO();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mktop_multicore &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mktop_multicore &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mktop_multicore &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mktop_multicore &backing);
};

#endif /* ifndef __mktop_multicore_h__ */
