strict digraph "compose( ,  )" {
	node [label="\N"];
	"90:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fe970756f90>",
		fillcolor=turquoise,
		label="90:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"91:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe9703180d0>",
		fillcolor=springgreen,
		label="91:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"90:BL" -> "91:IF"	 [cond="[]",
		lineno=None];
	"102:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fe9703187d0>",
		fillcolor=turquoise,
		label="102:BL
data_out <= fifo[b_rptr[PTR_WIDTH-1:0]];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe970318810>]",
		style=filled,
		typ=Block];
	"Leaf_102:AL"	 [def_var="['data_out']",
		label="Leaf_102:AL"];
	"102:BL" -> "Leaf_102:AL"	 [cond="[]",
		lineno=None];
	"Leaf_90:AL"	 [def_var="['fifo']",
		label="Leaf_90:AL"];
	"102:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fe970318590>",
		clk_sens=False,
		fillcolor=gold,
		label="102:AL",
		sens="['rclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['b_rptr', 'fifo']"];
	"Leaf_90:AL" -> "102:AL";
	"90:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fe970756f10>",
		clk_sens=False,
		fillcolor=gold,
		label="90:AL",
		sens="['wclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['w_en', 'data_in', 'full']"];
	"90:AL" -> "90:BL"	 [cond="[]",
		lineno=None];
	"102:AL" -> "102:BL"	 [cond="[]",
		lineno=None];
	"91:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fe9703183d0>",
		fillcolor=turquoise,
		label="91:BL
fifo[b_wptr[PTR_WIDTH-1:0]] <= data_in;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe970318410>]",
		style=filled,
		typ=Block];
	"91:BL" -> "Leaf_90:AL"	 [cond="[]",
		lineno=None];
	"91:IF" -> "91:BL"	 [cond="['w_en', 'full']",
		label="(w_en & !full)",
		lineno=91];
}
