SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/prim_max_find.sv
TOPLEVEL        = prim_max_find
MODULE          = test_prim_max_find
PYTHONPATH      = /src
HASH            = 1-rtl-bug-fix
