<dec f='linux-5.3.1/drivers/gpu/drm/i915/display/intel_dpll_mgr.h' l='161' type='u32'/>
<offset>192</offset>
<doc f='linux-5.3.1/drivers/gpu/drm/i915/display/intel_dpll_mgr.h' l='155'>/*
	 * DPLL_CTRL1 has 6 bits for each each this DPLL. We store those in
	 * lower part of ctrl1 and they get shifted into position when writing
	 * the register.  This allows us to easily compare the state to share
	 * the DPLL.
	 */</doc>
<use f='linux-5.3.1/drivers/gpu/drm/i915/display/intel_ddi.c' l='1567' u='r' c='skl_ddi_clock_get'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/display/intel_ddi.c' l='1570' u='r' c='skl_ddi_clock_get'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/display/intel_display.c' l='12635' u='r' c='intel_pipe_config_compare'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/display/intel_display.c' l='12635' u='r' c='intel_pipe_config_compare'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/display/intel_display.c' l='12635' u='r' c='intel_pipe_config_compare'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/display/intel_display.c' l='12635' u='r' c='intel_pipe_config_compare'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/display/intel_dpll_mgr.c' l='942' u='r' c='skl_ddi_pll_write_ctrl1'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/display/intel_dpll_mgr.c' l='1018' u='w' c='skl_ddi_pll_get_hw_state'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/display/intel_dpll_mgr.c' l='1056' u='w' c='skl_ddi_dpll0_get_hw_state'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/display/intel_dpll_mgr.c' l='1342' u='w' c='skl_ddi_hdmi_pll_dividers'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/display/intel_dpll_mgr.c' l='1383' u='w' c='skl_ddi_dp_set_dpll_hw_state'/>
<use f='linux-5.3.1/drivers/gpu/drm/i915/display/intel_dpll_mgr.c' l='1432' u='r' c='skl_dump_hw_state'/>
