# systolic-fir
Design and implementation of a FIR filter with Vivado HLS.  The filter uses a systolic C++ description for efficient FPGA implementation.
