#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Jan 28 10:39:41 2015
# Process ID: 1996
# Log file: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/vivado.log
# Journal file: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/archive_project_summary.txt'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 772.000 ; gain = 198.145
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 469 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from D:/Xilinx/Vivado/2014.4/data\./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-1996-PCPSB375/dcp/top_early.xdc]
Finished Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-1996-PCPSB375/dcp/top_early.xdc]
Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-1996-PCPSB375/dcp/top.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'cross_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'proc_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:10]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:26]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:26]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1905.246 ; gain = 671.309
Finished Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-1996-PCPSB375/dcp/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1920.734 ; gain = 15.488
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1920.734 ; gain = 15.488
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS: 1 instances

open_run: Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 2137.930 ; gain = 1341.504
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'cross_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'proc_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:10]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'cross_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'proc_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:10]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2144.582 ; gain = 6.652
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'cross_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'proc_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:10]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'cross_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'proc_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:10]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
save_constraints
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllStubs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllStubs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/FullMatches.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/FullMatches.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/InputLink.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/InputLink.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/LayerRouter.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/LayerRouter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Match.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Match.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchCombiner.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchEngine.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchEngine.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Memory.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/ProjRouter.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/ProjRouter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubPairs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubPairs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubsByLayer.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubsByLayer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TE.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TE.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackFit.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackFit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackPars.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackPars.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletProjections.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TracksPars.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TracksPars.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMRouters.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMRouters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMStubs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMStubs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/emac_hostbus_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/emac_hostbus_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/ipbus_addr_decode.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/ipbus_addr_decode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_package.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_package.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/mac_arbiter_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/mac_arbiter_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/trans_arb.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/trans_arb.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd:1]
[Wed Jan 28 11:02:45 2015] Launched synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
close_design
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllStubs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllStubs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/FullMatches.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/FullMatches.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/InputLink.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/InputLink.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/LayerRouter.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/LayerRouter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Match.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Match.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchCombiner.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchEngine.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchEngine.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Memory.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/ProjRouter.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/ProjRouter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubPairs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubPairs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubsByLayer.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubsByLayer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TE.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TE.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackFit.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackFit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackPars.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackPars.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletProjections.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TracksPars.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TracksPars.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMRouters.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMRouters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMStubs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMStubs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/emac_hostbus_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/emac_hostbus_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/ipbus_addr_decode.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/ipbus_addr_decode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_package.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_package.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/mac_arbiter_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/mac_arbiter_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/trans_arb.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/trans_arb.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd:1]
[Wed Jan 28 11:03:00 2015] Launched synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1
[Wed Jan 28 11:05:39 2015] Launched impl_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 469 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-1996-PCPSB375/dcp/top_early.xdc]
Finished Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-1996-PCPSB375/dcp/top_early.xdc]
Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-1996-PCPSB375/dcp/top.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'cross_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'proc_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:10]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:26]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:26]
get_clocks: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2320.434 ; gain = 0.000
Finished Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-1996-PCPSB375/dcp/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2320.434 ; gain = 0.000
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2320.434 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS: 1 instances

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2324.477 ; gain = 4.043
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllStubs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllStubs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/FullMatches.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/FullMatches.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/InputLink.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/InputLink.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/LayerRouter.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/LayerRouter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Match.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Match.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchCombiner.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchEngine.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchEngine.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Memory.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/ProjRouter.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/ProjRouter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubPairs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubPairs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubsByLayer.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubsByLayer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TE.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TE.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackFit.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackFit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackPars.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackPars.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletProjections.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TracksPars.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TracksPars.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMRouters.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMRouters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMStubs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMStubs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/emac_hostbus_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/emac_hostbus_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/ipbus_addr_decode.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/ipbus_addr_decode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_package.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_package.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/mac_arbiter_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/mac_arbiter_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/trans_arb.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/trans_arb.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd:1]
[Wed Jan 28 11:17:20 2015] Launched synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
close_design
remove_files C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/archive_project_summary.txt
launch_runs impl_1
[Wed Jan 28 11:19:28 2015] Launched impl_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllStubs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllStubs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/FullMatches.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/FullMatches.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/InputLink.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/InputLink.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/LayerRouter.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/LayerRouter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Match.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Match.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchCombiner.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchEngine.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchEngine.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Memory.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/ProjRouter.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/ProjRouter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubPairs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubPairs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubsByLayer.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubsByLayer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TE.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TE.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackFit.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackFit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackPars.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackPars.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletProjections.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TracksPars.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TracksPars.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMRouters.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMRouters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMStubs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMStubs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/emac_hostbus_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/emac_hostbus_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/ipbus_addr_decode.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/ipbus_addr_decode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_package.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_package.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/mac_arbiter_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/mac_arbiter_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/trans_arb.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/trans_arb.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd:1]
[Wed Jan 28 13:08:10 2015] Launched synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1
[Wed Jan 28 13:11:02 2015] Launched impl_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 468 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-1996-PCPSB375/dcp/top_early.xdc]
Finished Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-1996-PCPSB375/dcp/top_early.xdc]
Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-1996-PCPSB375/dcp/top.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'cross_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'proc_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:10]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:26]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:26]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2324.883 ; gain = 0.000
Finished Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-1996-PCPSB375/dcp/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2324.883 ; gain = 0.000
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2324.883 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS: 1 instances

open_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 2337.660 ; gain = 12.777
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'cross_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'proc_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:10]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'cross_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'proc_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:10]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2349.773 ; gain = 1.965
save_constraints
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllStubs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllStubs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/FullMatches.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/FullMatches.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/InputLink.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/InputLink.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/LayerRouter.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/LayerRouter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Match.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Match.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchCombiner.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchEngine.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchEngine.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Memory.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/ProjRouter.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/ProjRouter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubPairs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubPairs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubsByLayer.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubsByLayer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TE.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TE.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackFit.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackFit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackPars.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackPars.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletProjections.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TracksPars.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TracksPars.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMRouters.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMRouters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMStubs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMStubs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/emac_hostbus_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/emac_hostbus_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/ipbus_addr_decode.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/ipbus_addr_decode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_package.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_package.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/mac_arbiter_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/mac_arbiter_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/trans_arb.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/trans_arb.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd:1]
[Wed Jan 28 14:37:49 2015] Launched synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
close_design
launch_runs impl_1
[Wed Jan 28 14:40:28 2015] Launched impl_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 468 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-1996-PCPSB375/dcp/top_early.xdc]
Finished Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-1996-PCPSB375/dcp/top_early.xdc]
Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-1996-PCPSB375/dcp/top.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'cross_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'proc_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:10]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:26]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:26]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2349.773 ; gain = 0.000
Finished Parsing XDC File [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-1996-PCPSB375/dcp/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2349.773 ; gain = 0.000
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2349.773 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS: 1 instances

open_run: Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 2362.109 ; gain = 12.336
close_design
create_ip -name aurora_8b10b -vendor xilinx.com -library ip -version 10.3 -module_name aurora_8b10b_0
create_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2365.121 ; gain = 0.000
set_property -dict [list CONFIG.C_AURORA_LANES {1} CONFIG.C_LANE_WIDTH {4} CONFIG.C_GT_LOC_5 {1} CONFIG.C_GT_LOC_7 {X} CONFIG.C_GT_CLOCK_1 {GTHQ1}] [get_ips aurora_8b10b_0]
generate_target {instantiation_template} [get_files c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'aurora_8b10b_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'aurora_8b10b_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'aurora_8b10b_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'aurora_8b10b_0'...
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2365.121 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xci]
launch_run  aurora_8b10b_0_synth_1
[Wed Jan 28 15:21:31 2015] Launched aurora_8b10b_0_synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/aurora_8b10b_0_synth_1/runme.log
open_example_project -force -dir C:/Users/ZhengchengTao/Documents/aurora8b10b_example [get_ips  aurora_8b10b_0]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'aurora_8b10b_0'...
open_example_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2365.121 ; gain = 0.000
set_property -dict [list CONFIG.C_AURORA_LANES {1} CONFIG.C_GT_LOC_15 {1} CONFIG.C_GT_LOC_5 {X} CONFIG.C_GT_CLOCK_1 {GTHQ3}] [get_ips aurora_8b10b_0]
generate_target all [get_files  c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'aurora_8b10b_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'aurora_8b10b_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'aurora_8b10b_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'aurora_8b10b_0'...
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2365.121 ; gain = 0.000
reset_run aurora_8b10b_0_synth_1
launch_run  aurora_8b10b_0_synth_1
[Wed Jan 28 16:33:20 2015] Launched aurora_8b10b_0_synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/aurora_8b10b_0_synth_1/runme.log
create_ip -name aurora_8b10b -vendor xilinx.com -library ip -version 10.3 -module_name aurora_8b10b_1
create_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2365.121 ; gain = 0.000
set_property -dict [list CONFIG.C_LANE_WIDTH {4} CONFIG.C_GT_LOC_16 {1} CONFIG.C_GT_LOC_5 {X} CONFIG.C_GT_CLOCK_1 {GTHQ3}] [get_ips aurora_8b10b_1]
generate_target {instantiation_template} [get_files c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'aurora_8b10b_1'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'aurora_8b10b_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'aurora_8b10b_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'aurora_8b10b_1'...
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2365.121 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.xci]
launch_run  aurora_8b10b_1_synth_1
[Wed Jan 28 17:29:07 2015] Launched aurora_8b10b_1_synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/aurora_8b10b_1_synth_1/runme.log
