-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity compute_ipv4_checksu is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dataStreamBuffer0_V_dout : IN STD_LOGIC_VECTOR (72 downto 0);
    dataStreamBuffer0_V_empty_n : IN STD_LOGIC;
    dataStreamBuffer0_V_read : OUT STD_LOGIC;
    dataStreamBuffer1_V_din : OUT STD_LOGIC_VECTOR (72 downto 0);
    dataStreamBuffer1_V_full_n : IN STD_LOGIC;
    dataStreamBuffer1_V_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_0_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_0_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_0_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_1_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_1_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_1_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_2_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_2_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_2_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_3_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_3_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_3_write : OUT STD_LOGIC );
end;


architecture behav of compute_ipv4_checksu is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_nbreadreq_fu_110_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_reg_1156 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal io_acc_block_signal_op188 : STD_LOGIC;
    signal tmp_reg_1156_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_reg_1190 : STD_LOGIC_VECTOR (2 downto 0);
    signal cics_ipHeaderLen_V_l_reg_1204 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_predicate_op188_write_state3 : BOOLEAN;
    signal io_acc_block_signal_op193 : STD_LOGIC;
    signal icmp_ln879_reg_1238 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op193_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal cics_wordCount_V : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal cics_ip_sums_sum_V_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cics_ip_sums_sum_V_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cics_ip_sums_sum_V_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cics_ip_sums_sum_V_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cics_ipHeaderLen_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal dataStreamBuffer0_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal dataStreamBuffer1_V_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_0_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_1_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_2_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_3_blk_n : STD_LOGIC;
    signal tmp44_reg_1160 : STD_LOGIC_VECTOR (72 downto 0);
    signal tmp_last_V_reg_1177 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_load_fu_385_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_sum_2_V_fu_409_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_2_V_reg_1194 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_3_V_fu_417_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_3_V_reg_1199 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ipHeaderLen_V_l_load_fu_421_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_sum_0_V_fu_798_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_sum_0_V_reg_1208 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_sum_1_V_fu_841_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_sum_1_V_reg_1213 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_sum_0_V_2_fu_893_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_sum_0_V_2_reg_1218 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_sum_1_V_2_fu_936_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_sum_1_V_2_reg_1223 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_sum_2_V_1_fu_979_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_sum_2_V_1_reg_1228 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_sum_3_V_1_fu_1022_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_sum_3_V_1_reg_1233 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln879_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln117_fu_1047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln117_1_fu_1059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln117_2_fu_1071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln117_3_fu_1083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_cics_wordCount_V_fla_phi_fu_150_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_wordCount_V_fla_reg_147 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_wordCount_V_new_phi_fu_170_p10 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_167 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_190_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_187 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_210_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_12_fu_464_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_207 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_4_fu_611_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_226_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_2_reg_223 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_3_phi_fu_246_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_6_fu_654_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_3_reg_243 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_263_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_2_reg_260 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_283_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_14_fu_507_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_3_reg_280 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_8_fu_697_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_300_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_16_fu_550_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_297 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_10_fu_740_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln117_fu_1052_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln117_1_fu_1064_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln117_2_fu_1076_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln117_3_fu_1088_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln117_4_fu_1095_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln701_1_fu_557_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln701_fu_747_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln701_2_fu_1035_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_sum_0_V_1_fu_1132_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_0_V_3_fu_1140_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_1_V_1_fu_1136_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_1_V_3_fu_1144_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_2_V_2_fu_1148_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_3_V_2_fu_1152_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln647_3_fu_425_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_314_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_35_i_fu_428_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_fu_393_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln700_8_fu_436_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_6_fu_440_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_34_fu_446_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_7_fu_454_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_11_fu_458_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_332_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_323_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_35_2_i_fu_471_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_9_fu_479_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_7_fu_483_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_35_fu_489_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_8_fu_497_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_13_fu_501_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_350_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_341_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_35_3_i_fu_514_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_10_fu_522_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_8_fu_526_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_36_fu_532_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_9_fu_540_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_15_fu_544_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_2_fu_572_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_31_i_fu_575_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_4_fu_583_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_fu_587_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_30_fu_593_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_fu_601_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_fu_605_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_368_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_359_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_31_1_i_fu_618_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_5_fu_626_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln700_1_fu_401_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_3_fu_630_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_31_fu_636_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_4_fu_644_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_5_fu_648_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_31_2_i_fu_661_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_6_fu_669_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_4_fu_673_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_32_fu_679_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_5_fu_687_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_7_fu_691_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_31_3_i_fu_704_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_7_fu_712_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_5_fu_716_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_33_fu_722_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_6_fu_730_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_9_fu_734_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_fu_569_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_5_fu_759_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_39_i_fu_762_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_15_fu_770_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_13_fu_774_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_41_fu_780_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_18_fu_788_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_25_fu_792_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_39_1_i_fu_805_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_16_fu_813_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_14_fu_817_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_42_fu_823_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_20_fu_831_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_27_fu_835_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_4_fu_854_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_43_i_fu_857_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_11_fu_865_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_9_fu_869_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_37_fu_875_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_10_fu_883_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_17_fu_887_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_43_1_i_fu_900_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_12_fu_908_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_10_fu_912_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_fu_918_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_12_fu_926_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_19_fu_930_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_43_2_i_fu_943_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_13_fu_951_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_11_fu_955_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_39_fu_961_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_14_fu_969_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_21_fu_973_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_43_3_i_fu_986_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_14_fu_994_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_12_fu_998_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_40_fu_1004_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_16_fu_1012_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_23_fu_1016_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_831 : BOOLEAN;
    signal ap_condition_835 : BOOLEAN;
    signal ap_condition_142 : BOOLEAN;
    signal ap_condition_319 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    cics_ipHeaderLen_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_319)) then
                if ((ap_const_boolean_1 = ap_condition_835)) then 
                    cics_ipHeaderLen_V <= add_ln701_2_fu_1035_p2;
                elsif ((ap_const_boolean_1 = ap_condition_831)) then 
                    cics_ipHeaderLen_V <= ap_const_lv4_0;
                elsif ((t_V_load_fu_385_p1 = ap_const_lv3_0)) then 
                    cics_ipHeaderLen_V <= add_ln701_fu_747_p2;
                elsif ((t_V_load_fu_385_p1 = ap_const_lv3_1)) then 
                    cics_ipHeaderLen_V <= add_ln701_1_fu_557_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_1156 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ipHeaderLen_V_l_reg_1204 <= cics_ipHeaderLen_V;
                t_V_reg_1190 <= cics_wordCount_V;
                    tmp_sum_2_V_reg_1194(15 downto 0) <= tmp_sum_2_V_fu_409_p1(15 downto 0);
                    tmp_sum_3_V_reg_1199(15 downto 0) <= tmp_sum_3_V_fu_417_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_1156 = ap_const_lv1_1) and (or_ln117_1_fu_1059_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ip_sums_sum_V_0 <= select_ln117_1_fu_1064_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_1156 = ap_const_lv1_1) and (or_ln117_2_fu_1071_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ip_sums_sum_V_1 <= select_ln117_2_fu_1076_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_1156 = ap_const_lv1_1) and (or_ln117_3_fu_1083_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ip_sums_sum_V_2 <= select_ln117_3_fu_1088_p3;
                cics_ip_sums_sum_V_3 <= select_ln117_4_fu_1095_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_1156 = ap_const_lv1_1) and (or_ln117_fu_1047_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_wordCount_V <= select_ln117_fu_1052_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_0)) and not((cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_0)) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln879_reg_1238 <= icmp_ln879_fu_1029_p2;
                tmp_sum_0_V_2_reg_1218 <= tmp_sum_0_V_2_fu_893_p2;
                tmp_sum_1_V_2_reg_1223 <= tmp_sum_1_V_2_fu_936_p2;
                tmp_sum_2_V_1_reg_1228 <= tmp_sum_2_V_1_fu_979_p2;
                tmp_sum_3_V_1_reg_1233 <= tmp_sum_3_V_1_fu_1022_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_110_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp44_reg_1160 <= dataStreamBuffer0_V_dout;
                tmp_last_V_reg_1177 <= dataStreamBuffer0_V_dout(72 downto 72);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_1156 <= tmp_nbreadreq_fu_110_p3;
                tmp_reg_1156_pp0_iter1_reg <= tmp_reg_1156;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((t_V_load_fu_385_p1 = ap_const_lv3_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_0)) and (cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_1) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_sum_0_V_reg_1208 <= tmp_sum_0_V_fu_798_p2;
                tmp_sum_1_V_reg_1213 <= tmp_sum_1_V_fu_841_p2;
            end if;
        end if;
    end process;
    tmp_sum_2_V_reg_1194(16) <= '0';
    tmp_sum_3_V_reg_1199(16) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln214_10_fu_740_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_3) + unsigned(add_ln214_9_fu_734_p2));
    add_ln214_11_fu_458_p2 <= std_logic_vector(unsigned(zext_ln214_7_fu_454_p1) + unsigned(p_Result_35_i_fu_428_p3));
    add_ln214_12_fu_464_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_0) + unsigned(add_ln214_11_fu_458_p2));
    add_ln214_13_fu_501_p2 <= std_logic_vector(unsigned(zext_ln214_8_fu_497_p1) + unsigned(p_Result_35_2_i_fu_471_p3));
    add_ln214_14_fu_507_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_2) + unsigned(add_ln214_13_fu_501_p2));
    add_ln214_15_fu_544_p2 <= std_logic_vector(unsigned(zext_ln214_9_fu_540_p1) + unsigned(p_Result_35_3_i_fu_514_p3));
    add_ln214_16_fu_550_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_3) + unsigned(add_ln214_15_fu_544_p2));
    add_ln214_17_fu_887_p2 <= std_logic_vector(unsigned(zext_ln214_10_fu_883_p1) + unsigned(p_Result_43_i_fu_857_p3));
    add_ln214_19_fu_930_p2 <= std_logic_vector(unsigned(zext_ln214_12_fu_926_p1) + unsigned(p_Result_43_1_i_fu_900_p3));
    add_ln214_21_fu_973_p2 <= std_logic_vector(unsigned(zext_ln214_14_fu_969_p1) + unsigned(p_Result_43_2_i_fu_943_p3));
    add_ln214_23_fu_1016_p2 <= std_logic_vector(unsigned(zext_ln214_16_fu_1012_p1) + unsigned(p_Result_43_3_i_fu_986_p3));
    add_ln214_25_fu_792_p2 <= std_logic_vector(unsigned(zext_ln214_18_fu_788_p1) + unsigned(p_Result_39_i_fu_762_p3));
    add_ln214_27_fu_835_p2 <= std_logic_vector(unsigned(zext_ln214_20_fu_831_p1) + unsigned(p_Result_39_1_i_fu_805_p3));
    add_ln214_4_fu_611_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_0) + unsigned(add_ln214_fu_605_p2));
    add_ln214_5_fu_648_p2 <= std_logic_vector(unsigned(zext_ln214_4_fu_644_p1) + unsigned(p_Result_31_1_i_fu_618_p3));
    add_ln214_6_fu_654_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_1) + unsigned(add_ln214_5_fu_648_p2));
    add_ln214_7_fu_691_p2 <= std_logic_vector(unsigned(zext_ln214_5_fu_687_p1) + unsigned(p_Result_31_2_i_fu_661_p3));
    add_ln214_8_fu_697_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_2) + unsigned(add_ln214_7_fu_691_p2));
    add_ln214_9_fu_734_p2 <= std_logic_vector(unsigned(zext_ln214_6_fu_730_p1) + unsigned(p_Result_31_3_i_fu_704_p3));
    add_ln214_fu_605_p2 <= std_logic_vector(unsigned(zext_ln214_fu_601_p1) + unsigned(p_Result_31_i_fu_575_p3));
    add_ln700_10_fu_912_p2 <= std_logic_vector(unsigned(zext_ln700_12_fu_908_p1) + unsigned(zext_ln700_1_fu_401_p1));
    add_ln700_11_fu_955_p2 <= std_logic_vector(unsigned(zext_ln700_13_fu_951_p1) + unsigned(tmp_sum_2_V_fu_409_p1));
    add_ln700_12_fu_998_p2 <= std_logic_vector(unsigned(zext_ln700_14_fu_994_p1) + unsigned(tmp_sum_3_V_fu_417_p1));
    add_ln700_13_fu_774_p2 <= std_logic_vector(unsigned(zext_ln700_15_fu_770_p1) + unsigned(zext_ln700_fu_393_p1));
    add_ln700_14_fu_817_p2 <= std_logic_vector(unsigned(zext_ln700_16_fu_813_p1) + unsigned(zext_ln700_1_fu_401_p1));
    add_ln700_3_fu_630_p2 <= std_logic_vector(unsigned(zext_ln700_5_fu_626_p1) + unsigned(zext_ln700_1_fu_401_p1));
    add_ln700_4_fu_673_p2 <= std_logic_vector(unsigned(zext_ln700_6_fu_669_p1) + unsigned(tmp_sum_2_V_fu_409_p1));
    add_ln700_5_fu_716_p2 <= std_logic_vector(unsigned(zext_ln700_7_fu_712_p1) + unsigned(tmp_sum_3_V_fu_417_p1));
    add_ln700_6_fu_440_p2 <= std_logic_vector(unsigned(zext_ln700_fu_393_p1) + unsigned(zext_ln700_8_fu_436_p1));
    add_ln700_7_fu_483_p2 <= std_logic_vector(unsigned(tmp_sum_2_V_fu_409_p1) + unsigned(zext_ln700_9_fu_479_p1));
    add_ln700_8_fu_526_p2 <= std_logic_vector(unsigned(tmp_sum_3_V_fu_417_p1) + unsigned(zext_ln700_10_fu_522_p1));
    add_ln700_9_fu_869_p2 <= std_logic_vector(unsigned(zext_ln700_11_fu_865_p1) + unsigned(zext_ln700_fu_393_p1));
    add_ln700_fu_587_p2 <= std_logic_vector(unsigned(zext_ln700_4_fu_583_p1) + unsigned(zext_ln700_fu_393_p1));
    add_ln701_1_fu_557_p2 <= std_logic_vector(signed(ap_const_lv4_E) + signed(cics_ipHeaderLen_V));
    add_ln701_2_fu_1035_p2 <= std_logic_vector(unsigned(cics_ipHeaderLen_V) + unsigned(ap_const_lv4_E));
    add_ln701_fu_747_p2 <= std_logic_vector(signed(ap_const_lv4_E) + signed(trunc_ln647_fu_569_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, dataStreamBuffer0_V_empty_n, tmp_nbreadreq_fu_110_p3, dataStreamBuffer1_V_full_n, tmp_reg_1156, io_acc_block_signal_op188, ap_predicate_op188_write_state3, io_acc_block_signal_op193, ap_predicate_op193_write_state3)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_reg_1156 = ap_const_lv1_1) and (dataStreamBuffer1_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_110_p3 = ap_const_lv1_1) and (dataStreamBuffer0_V_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((io_acc_block_signal_op188 = ap_const_logic_0) and (ap_predicate_op188_write_state3 = ap_const_boolean_1)) or ((io_acc_block_signal_op193 = ap_const_logic_0) and (ap_predicate_op193_write_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, dataStreamBuffer0_V_empty_n, tmp_nbreadreq_fu_110_p3, dataStreamBuffer1_V_full_n, tmp_reg_1156, io_acc_block_signal_op188, ap_predicate_op188_write_state3, io_acc_block_signal_op193, ap_predicate_op193_write_state3)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_reg_1156 = ap_const_lv1_1) and (dataStreamBuffer1_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_110_p3 = ap_const_lv1_1) and (dataStreamBuffer0_V_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((io_acc_block_signal_op188 = ap_const_logic_0) and (ap_predicate_op188_write_state3 = ap_const_boolean_1)) or ((io_acc_block_signal_op193 = ap_const_logic_0) and (ap_predicate_op193_write_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, dataStreamBuffer0_V_empty_n, tmp_nbreadreq_fu_110_p3, dataStreamBuffer1_V_full_n, tmp_reg_1156, io_acc_block_signal_op188, ap_predicate_op188_write_state3, io_acc_block_signal_op193, ap_predicate_op193_write_state3)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((tmp_reg_1156 = ap_const_lv1_1) and (dataStreamBuffer1_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_110_p3 = ap_const_lv1_1) and (dataStreamBuffer0_V_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((io_acc_block_signal_op188 = ap_const_logic_0) and (ap_predicate_op188_write_state3 = ap_const_boolean_1)) or ((io_acc_block_signal_op193 = ap_const_logic_0) and (ap_predicate_op193_write_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, dataStreamBuffer0_V_empty_n, tmp_nbreadreq_fu_110_p3)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_110_p3 = ap_const_lv1_1) and (dataStreamBuffer0_V_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(dataStreamBuffer1_V_full_n, tmp_reg_1156)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((tmp_reg_1156 = ap_const_lv1_1) and (dataStreamBuffer1_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(io_acc_block_signal_op188, ap_predicate_op188_write_state3, io_acc_block_signal_op193, ap_predicate_op193_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (((io_acc_block_signal_op188 = ap_const_logic_0) and (ap_predicate_op188_write_state3 = ap_const_boolean_1)) or ((io_acc_block_signal_op193 = ap_const_logic_0) and (ap_predicate_op193_write_state3 = ap_const_boolean_1)));
    end process;


    ap_condition_142_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_1156, ap_block_pp0_stage0)
    begin
                ap_condition_142 <= ((tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_319_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_1156, ap_block_pp0_stage0_11001)
    begin
                ap_condition_319 <= ((tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_831_assign_proc : process(t_V_load_fu_385_p1, cics_ipHeaderLen_V_l_load_fu_421_p1)
    begin
                ap_condition_831 <= (not((t_V_load_fu_385_p1 = ap_const_lv3_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_0)) and (cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_1));
    end process;


    ap_condition_835_assign_proc : process(t_V_load_fu_385_p1, cics_ipHeaderLen_V_l_load_fu_421_p1)
    begin
                ap_condition_835 <= (not((cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_0)) and not((cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_0)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_190_p10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_1156, ap_block_pp0_stage0, t_V_load_fu_385_p1, cics_ipHeaderLen_V_l_load_fu_421_p1, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_187)
    begin
        if ((not((t_V_load_fu_385_p1 = ap_const_lv3_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_0)) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_0))) then 
            ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_190_p10 <= ap_const_lv1_0;
        elsif ((((t_V_load_fu_385_p1 = ap_const_lv3_1) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not((cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_0)) and not((cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_0)) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not((t_V_load_fu_385_p1 = ap_const_lv3_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_0)) and (cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_1) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((t_V_load_fu_385_p1 = ap_const_lv3_0) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_190_p10 <= ap_const_lv1_1;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_190_p10 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_187;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_210_p10_assign_proc : process(t_V_load_fu_385_p1, tmp_sum_0_V_fu_798_p2, tmp_sum_0_V_2_fu_893_p2, add_ln214_12_fu_464_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_207, add_ln214_4_fu_611_p2, ap_condition_831, ap_condition_835, ap_condition_142)
    begin
        if ((ap_const_boolean_1 = ap_condition_142)) then
            if ((ap_const_boolean_1 = ap_condition_835)) then 
                ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_210_p10 <= tmp_sum_0_V_2_fu_893_p2;
            elsif ((ap_const_boolean_1 = ap_condition_831)) then 
                ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_210_p10 <= tmp_sum_0_V_fu_798_p2;
            elsif ((t_V_load_fu_385_p1 = ap_const_lv3_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_210_p10 <= add_ln214_4_fu_611_p2;
            elsif ((t_V_load_fu_385_p1 = ap_const_lv3_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_210_p10 <= add_ln214_12_fu_464_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_210_p10 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_207;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_210_p10 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_207;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_226_p10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_1156, ap_block_pp0_stage0, t_V_load_fu_385_p1, cics_ipHeaderLen_V_l_load_fu_421_p1, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_2_reg_223)
    begin
        if (((not((cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_0)) and not((cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_0)) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not((t_V_load_fu_385_p1 = ap_const_lv3_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_0)) and (cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_1) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((t_V_load_fu_385_p1 = ap_const_lv3_0) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_226_p10 <= ap_const_lv1_1;
        elsif ((((t_V_load_fu_385_p1 = ap_const_lv3_1) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not((t_V_load_fu_385_p1 = ap_const_lv3_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_0)) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_0)))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_226_p10 <= ap_const_lv1_0;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_226_p10 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_2_reg_223;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_3_phi_fu_246_p10_assign_proc : process(t_V_load_fu_385_p1, tmp_sum_1_V_fu_841_p2, tmp_sum_1_V_2_fu_936_p2, add_ln214_6_fu_654_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_3_reg_243, ap_condition_831, ap_condition_835, ap_condition_142)
    begin
        if ((ap_const_boolean_1 = ap_condition_142)) then
            if ((ap_const_boolean_1 = ap_condition_835)) then 
                ap_phi_mux_cics_ip_sums_sum_V_1_3_phi_fu_246_p10 <= tmp_sum_1_V_2_fu_936_p2;
            elsif ((ap_const_boolean_1 = ap_condition_831)) then 
                ap_phi_mux_cics_ip_sums_sum_V_1_3_phi_fu_246_p10 <= tmp_sum_1_V_fu_841_p2;
            elsif ((t_V_load_fu_385_p1 = ap_const_lv3_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_1_3_phi_fu_246_p10 <= add_ln214_6_fu_654_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_1_3_phi_fu_246_p10 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_3_reg_243;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_3_phi_fu_246_p10 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_3_reg_243;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_263_p10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_1156, ap_block_pp0_stage0, t_V_load_fu_385_p1, cics_ipHeaderLen_V_l_load_fu_421_p1, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_2_reg_260)
    begin
        if (((not((t_V_load_fu_385_p1 = ap_const_lv3_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_0)) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_0)) or (not((t_V_load_fu_385_p1 = ap_const_lv3_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_0)) and (cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_1) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_263_p10 <= ap_const_lv1_0;
        elsif ((((t_V_load_fu_385_p1 = ap_const_lv3_1) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not((cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_0)) and not((cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_0)) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((t_V_load_fu_385_p1 = ap_const_lv3_0) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_263_p10 <= ap_const_lv1_1;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_263_p10 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_2_reg_260;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_283_p10_assign_proc : process(t_V_load_fu_385_p1, tmp_sum_2_V_1_fu_979_p2, add_ln214_14_fu_507_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_3_reg_280, add_ln214_8_fu_697_p2, ap_condition_835, ap_condition_142)
    begin
        if ((ap_const_boolean_1 = ap_condition_142)) then
            if ((ap_const_boolean_1 = ap_condition_835)) then 
                ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_283_p10 <= tmp_sum_2_V_1_fu_979_p2;
            elsif ((t_V_load_fu_385_p1 = ap_const_lv3_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_283_p10 <= add_ln214_8_fu_697_p2;
            elsif ((t_V_load_fu_385_p1 = ap_const_lv3_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_283_p10 <= add_ln214_14_fu_507_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_283_p10 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_3_reg_280;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_283_p10 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_3_reg_280;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_300_p10_assign_proc : process(t_V_load_fu_385_p1, tmp_sum_3_V_1_fu_1022_p2, add_ln214_16_fu_550_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_297, add_ln214_10_fu_740_p2, ap_condition_835, ap_condition_142)
    begin
        if ((ap_const_boolean_1 = ap_condition_142)) then
            if ((ap_const_boolean_1 = ap_condition_835)) then 
                ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_300_p10 <= tmp_sum_3_V_1_fu_1022_p2;
            elsif ((t_V_load_fu_385_p1 = ap_const_lv3_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_300_p10 <= add_ln214_10_fu_740_p2;
            elsif ((t_V_load_fu_385_p1 = ap_const_lv3_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_300_p10 <= add_ln214_16_fu_550_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_300_p10 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_297;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_300_p10 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_297;
        end if; 
    end process;


    ap_phi_mux_cics_wordCount_V_fla_phi_fu_150_p10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_1156, ap_block_pp0_stage0, t_V_load_fu_385_p1, cics_ipHeaderLen_V_l_load_fu_421_p1, ap_phi_reg_pp0_iter1_cics_wordCount_V_fla_reg_147)
    begin
        if (((not((cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_0)) and not((cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_0)) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not((t_V_load_fu_385_p1 = ap_const_lv3_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_0)) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_0)) or (not((t_V_load_fu_385_p1 = ap_const_lv3_1)) and not((t_V_load_fu_385_p1 = ap_const_lv3_0)) and (cics_ipHeaderLen_V_l_load_fu_421_p1 = ap_const_lv4_1) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_cics_wordCount_V_fla_phi_fu_150_p10 <= ap_const_lv1_0;
        elsif ((((t_V_load_fu_385_p1 = ap_const_lv3_1) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((t_V_load_fu_385_p1 = ap_const_lv3_0) and (tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_cics_wordCount_V_fla_phi_fu_150_p10 <= ap_const_lv1_1;
        else 
            ap_phi_mux_cics_wordCount_V_fla_phi_fu_150_p10 <= ap_phi_reg_pp0_iter1_cics_wordCount_V_fla_reg_147;
        end if; 
    end process;


    ap_phi_mux_cics_wordCount_V_new_phi_fu_170_p10_assign_proc : process(t_V_load_fu_385_p1, ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_167, ap_condition_142)
    begin
        if ((ap_const_boolean_1 = ap_condition_142)) then
            if ((t_V_load_fu_385_p1 = ap_const_lv3_0)) then 
                ap_phi_mux_cics_wordCount_V_new_phi_fu_170_p10 <= ap_const_lv3_1;
            elsif ((t_V_load_fu_385_p1 = ap_const_lv3_1)) then 
                ap_phi_mux_cics_wordCount_V_new_phi_fu_170_p10 <= ap_const_lv3_2;
            else 
                ap_phi_mux_cics_wordCount_V_new_phi_fu_170_p10 <= ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_167;
            end if;
        else 
            ap_phi_mux_cics_wordCount_V_new_phi_fu_170_p10 <= ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_167;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_187 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_207 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_2_reg_223 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_3_reg_243 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_2_reg_260 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_3_reg_280 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_297 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_wordCount_V_fla_reg_147 <= "X";
    ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_167 <= "XXX";

    ap_predicate_op188_write_state3_assign_proc : process(tmp_reg_1156_pp0_iter1_reg, t_V_reg_1190, cics_ipHeaderLen_V_l_reg_1204)
    begin
                ap_predicate_op188_write_state3 <= (not((t_V_reg_1190 = ap_const_lv3_1)) and not((t_V_reg_1190 = ap_const_lv3_0)) and (cics_ipHeaderLen_V_l_reg_1204 = ap_const_lv4_1) and (tmp_reg_1156_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op193_write_state3_assign_proc : process(tmp_reg_1156_pp0_iter1_reg, t_V_reg_1190, cics_ipHeaderLen_V_l_reg_1204, icmp_ln879_reg_1238)
    begin
                ap_predicate_op193_write_state3 <= (not((cics_ipHeaderLen_V_l_reg_1204 = ap_const_lv4_1)) and not((t_V_reg_1190 = ap_const_lv3_1)) and not((t_V_reg_1190 = ap_const_lv3_0)) and not((cics_ipHeaderLen_V_l_reg_1204 = ap_const_lv4_0)) and (tmp_reg_1156_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln879_reg_1238 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    cics_ipHeaderLen_V_l_load_fu_421_p1 <= cics_ipHeaderLen_V;

    dataStreamBuffer0_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, dataStreamBuffer0_V_empty_n, tmp_nbreadreq_fu_110_p3, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_nbreadreq_fu_110_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            dataStreamBuffer0_V_blk_n <= dataStreamBuffer0_V_empty_n;
        else 
            dataStreamBuffer0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dataStreamBuffer0_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_110_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_nbreadreq_fu_110_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            dataStreamBuffer0_V_read <= ap_const_logic_1;
        else 
            dataStreamBuffer0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    dataStreamBuffer1_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, dataStreamBuffer1_V_full_n, tmp_reg_1156, ap_block_pp0_stage0)
    begin
        if (((tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            dataStreamBuffer1_V_blk_n <= dataStreamBuffer1_V_full_n;
        else 
            dataStreamBuffer1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dataStreamBuffer1_V_din <= tmp44_reg_1160;

    dataStreamBuffer1_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_1156, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_reg_1156 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            dataStreamBuffer1_V_write <= ap_const_logic_1;
        else 
            dataStreamBuffer1_V_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_314_p4 <= tmp44_reg_1160(15 downto 8);
    grp_fu_323_p4 <= tmp44_reg_1160(47 downto 40);
    grp_fu_332_p4 <= tmp44_reg_1160(39 downto 32);
    grp_fu_341_p4 <= tmp44_reg_1160(63 downto 56);
    grp_fu_350_p4 <= tmp44_reg_1160(55 downto 48);
    grp_fu_359_p4 <= tmp44_reg_1160(31 downto 24);
    grp_fu_368_p4 <= tmp44_reg_1160(23 downto 16);
    icmp_ln879_fu_1029_p2 <= "1" when (cics_ipHeaderLen_V = ap_const_lv4_2) else "0";
    io_acc_block_signal_op188 <= (subSumFifo_V_sum_V_3_full_n and subSumFifo_V_sum_V_2_full_n and subSumFifo_V_sum_V_1_full_n and subSumFifo_V_sum_V_0_full_n);
    io_acc_block_signal_op193 <= (subSumFifo_V_sum_V_3_full_n and subSumFifo_V_sum_V_2_full_n and subSumFifo_V_sum_V_1_full_n and subSumFifo_V_sum_V_0_full_n);
    or_ln117_1_fu_1059_p2 <= (tmp_last_V_reg_1177 or ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_190_p10);
    or_ln117_2_fu_1071_p2 <= (tmp_last_V_reg_1177 or ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_226_p10);
    or_ln117_3_fu_1083_p2 <= (tmp_last_V_reg_1177 or ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_263_p10);
    or_ln117_fu_1047_p2 <= (tmp_last_V_reg_1177 or ap_phi_mux_cics_wordCount_V_fla_phi_fu_150_p10);
    p_Result_31_1_i_fu_618_p3 <= (grp_fu_368_p4 & grp_fu_359_p4);
    p_Result_31_2_i_fu_661_p3 <= (grp_fu_332_p4 & grp_fu_323_p4);
    p_Result_31_3_i_fu_704_p3 <= (grp_fu_350_p4 & grp_fu_341_p4);
    p_Result_31_i_fu_575_p3 <= (trunc_ln647_2_fu_572_p1 & grp_fu_314_p4);
    p_Result_35_2_i_fu_471_p3 <= (grp_fu_332_p4 & grp_fu_323_p4);
    p_Result_35_3_i_fu_514_p3 <= (grp_fu_350_p4 & grp_fu_341_p4);
    p_Result_35_i_fu_428_p3 <= (trunc_ln647_3_fu_425_p1 & grp_fu_314_p4);
    p_Result_39_1_i_fu_805_p3 <= (grp_fu_368_p4 & grp_fu_359_p4);
    p_Result_39_i_fu_762_p3 <= (trunc_ln647_5_fu_759_p1 & grp_fu_314_p4);
    p_Result_43_1_i_fu_900_p3 <= (grp_fu_368_p4 & grp_fu_359_p4);
    p_Result_43_2_i_fu_943_p3 <= (grp_fu_332_p4 & grp_fu_323_p4);
    p_Result_43_3_i_fu_986_p3 <= (grp_fu_350_p4 & grp_fu_341_p4);
    p_Result_43_i_fu_857_p3 <= (trunc_ln647_4_fu_854_p1 & grp_fu_314_p4);
    select_ln117_1_fu_1064_p3 <= 
        ap_const_lv16_0 when (tmp_last_V_reg_1177(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_210_p10;
    select_ln117_2_fu_1076_p3 <= 
        ap_const_lv16_0 when (tmp_last_V_reg_1177(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_3_phi_fu_246_p10;
    select_ln117_3_fu_1088_p3 <= 
        ap_const_lv16_0 when (tmp_last_V_reg_1177(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_283_p10;
    select_ln117_4_fu_1095_p3 <= 
        ap_const_lv16_0 when (tmp_last_V_reg_1177(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_300_p10;
    select_ln117_fu_1052_p3 <= 
        ap_const_lv3_0 when (tmp_last_V_reg_1177(0) = '1') else 
        ap_phi_mux_cics_wordCount_V_new_phi_fu_170_p10;

    subSumFifo_V_sum_V_0_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, subSumFifo_V_sum_V_0_full_n, ap_predicate_op188_write_state3, ap_predicate_op193_write_state3, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op188_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op193_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            subSumFifo_V_sum_V_0_blk_n <= subSumFifo_V_sum_V_0_full_n;
        else 
            subSumFifo_V_sum_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    subSumFifo_V_sum_V_0_din_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op188_write_state3, ap_predicate_op193_write_state3, ap_block_pp0_stage0_01001, tmp_sum_0_V_1_fu_1132_p1, tmp_sum_0_V_3_fu_1140_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op193_write_state3 = ap_const_boolean_1)) then 
                subSumFifo_V_sum_V_0_din <= tmp_sum_0_V_3_fu_1140_p1;
            elsif ((ap_predicate_op188_write_state3 = ap_const_boolean_1)) then 
                subSumFifo_V_sum_V_0_din <= tmp_sum_0_V_1_fu_1132_p1;
            else 
                subSumFifo_V_sum_V_0_din <= "XXXXXXXXXXXXXXXXX";
            end if;
        else 
            subSumFifo_V_sum_V_0_din <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    subSumFifo_V_sum_V_0_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op188_write_state3, ap_predicate_op193_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op188_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op193_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            subSumFifo_V_sum_V_0_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_0_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, subSumFifo_V_sum_V_1_full_n, ap_predicate_op188_write_state3, ap_predicate_op193_write_state3, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op188_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op193_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            subSumFifo_V_sum_V_1_blk_n <= subSumFifo_V_sum_V_1_full_n;
        else 
            subSumFifo_V_sum_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    subSumFifo_V_sum_V_1_din_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op188_write_state3, ap_predicate_op193_write_state3, ap_block_pp0_stage0_01001, tmp_sum_1_V_1_fu_1136_p1, tmp_sum_1_V_3_fu_1144_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op193_write_state3 = ap_const_boolean_1)) then 
                subSumFifo_V_sum_V_1_din <= tmp_sum_1_V_3_fu_1144_p1;
            elsif ((ap_predicate_op188_write_state3 = ap_const_boolean_1)) then 
                subSumFifo_V_sum_V_1_din <= tmp_sum_1_V_1_fu_1136_p1;
            else 
                subSumFifo_V_sum_V_1_din <= "XXXXXXXXXXXXXXXXX";
            end if;
        else 
            subSumFifo_V_sum_V_1_din <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    subSumFifo_V_sum_V_1_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op188_write_state3, ap_predicate_op193_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op188_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op193_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            subSumFifo_V_sum_V_1_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_1_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_2_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, subSumFifo_V_sum_V_2_full_n, ap_predicate_op188_write_state3, ap_predicate_op193_write_state3, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op188_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op193_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            subSumFifo_V_sum_V_2_blk_n <= subSumFifo_V_sum_V_2_full_n;
        else 
            subSumFifo_V_sum_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    subSumFifo_V_sum_V_2_din_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op188_write_state3, ap_predicate_op193_write_state3, tmp_sum_2_V_reg_1194, ap_block_pp0_stage0_01001, tmp_sum_2_V_2_fu_1148_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op193_write_state3 = ap_const_boolean_1)) then 
                subSumFifo_V_sum_V_2_din <= tmp_sum_2_V_2_fu_1148_p1;
            elsif ((ap_predicate_op188_write_state3 = ap_const_boolean_1)) then 
                subSumFifo_V_sum_V_2_din <= tmp_sum_2_V_reg_1194;
            else 
                subSumFifo_V_sum_V_2_din <= "XXXXXXXXXXXXXXXXX";
            end if;
        else 
            subSumFifo_V_sum_V_2_din <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    subSumFifo_V_sum_V_2_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op188_write_state3, ap_predicate_op193_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op188_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op193_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            subSumFifo_V_sum_V_2_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_2_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_3_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, subSumFifo_V_sum_V_3_full_n, ap_predicate_op188_write_state3, ap_predicate_op193_write_state3, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op188_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op193_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            subSumFifo_V_sum_V_3_blk_n <= subSumFifo_V_sum_V_3_full_n;
        else 
            subSumFifo_V_sum_V_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    subSumFifo_V_sum_V_3_din_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op188_write_state3, ap_predicate_op193_write_state3, tmp_sum_3_V_reg_1199, ap_block_pp0_stage0_01001, tmp_sum_3_V_2_fu_1152_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op193_write_state3 = ap_const_boolean_1)) then 
                subSumFifo_V_sum_V_3_din <= tmp_sum_3_V_2_fu_1152_p1;
            elsif ((ap_predicate_op188_write_state3 = ap_const_boolean_1)) then 
                subSumFifo_V_sum_V_3_din <= tmp_sum_3_V_reg_1199;
            else 
                subSumFifo_V_sum_V_3_din <= "XXXXXXXXXXXXXXXXX";
            end if;
        else 
            subSumFifo_V_sum_V_3_din <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    subSumFifo_V_sum_V_3_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op188_write_state3, ap_predicate_op193_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op188_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op193_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            subSumFifo_V_sum_V_3_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_3_write <= ap_const_logic_0;
        end if; 
    end process;

    t_V_load_fu_385_p1 <= cics_wordCount_V;
    tmp_30_fu_593_p3 <= add_ln700_fu_587_p2(16 downto 16);
    tmp_31_fu_636_p3 <= add_ln700_3_fu_630_p2(16 downto 16);
    tmp_32_fu_679_p3 <= add_ln700_4_fu_673_p2(16 downto 16);
    tmp_33_fu_722_p3 <= add_ln700_5_fu_716_p2(16 downto 16);
    tmp_34_fu_446_p3 <= add_ln700_6_fu_440_p2(16 downto 16);
    tmp_35_fu_489_p3 <= add_ln700_7_fu_483_p2(16 downto 16);
    tmp_36_fu_532_p3 <= add_ln700_8_fu_526_p2(16 downto 16);
    tmp_37_fu_875_p3 <= add_ln700_9_fu_869_p2(16 downto 16);
    tmp_38_fu_918_p3 <= add_ln700_10_fu_912_p2(16 downto 16);
    tmp_39_fu_961_p3 <= add_ln700_11_fu_955_p2(16 downto 16);
    tmp_40_fu_1004_p3 <= add_ln700_12_fu_998_p2(16 downto 16);
    tmp_41_fu_780_p3 <= add_ln700_13_fu_774_p2(16 downto 16);
    tmp_42_fu_823_p3 <= add_ln700_14_fu_817_p2(16 downto 16);
    tmp_nbreadreq_fu_110_p3 <= (0=>(dataStreamBuffer0_V_empty_n), others=>'-');
    tmp_sum_0_V_1_fu_1132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_sum_0_V_reg_1208),17));
    tmp_sum_0_V_2_fu_893_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_0) + unsigned(add_ln214_17_fu_887_p2));
    tmp_sum_0_V_3_fu_1140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_sum_0_V_2_reg_1218),17));
    tmp_sum_0_V_fu_798_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_0) + unsigned(add_ln214_25_fu_792_p2));
    tmp_sum_1_V_1_fu_1136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_sum_1_V_reg_1213),17));
    tmp_sum_1_V_2_fu_936_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_1) + unsigned(add_ln214_19_fu_930_p2));
    tmp_sum_1_V_3_fu_1144_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_sum_1_V_2_reg_1223),17));
    tmp_sum_1_V_fu_841_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_1) + unsigned(add_ln214_27_fu_835_p2));
    tmp_sum_2_V_1_fu_979_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_2) + unsigned(add_ln214_21_fu_973_p2));
    tmp_sum_2_V_2_fu_1148_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_sum_2_V_1_reg_1228),17));
    tmp_sum_2_V_fu_409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cics_ip_sums_sum_V_2),17));
    tmp_sum_3_V_1_fu_1022_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_3) + unsigned(add_ln214_23_fu_1016_p2));
    tmp_sum_3_V_2_fu_1152_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_sum_3_V_1_reg_1233),17));
    tmp_sum_3_V_fu_417_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cics_ip_sums_sum_V_3),17));
    trunc_ln647_2_fu_572_p1 <= tmp44_reg_1160(8 - 1 downto 0);
    trunc_ln647_3_fu_425_p1 <= tmp44_reg_1160(8 - 1 downto 0);
    trunc_ln647_4_fu_854_p1 <= tmp44_reg_1160(8 - 1 downto 0);
    trunc_ln647_5_fu_759_p1 <= tmp44_reg_1160(8 - 1 downto 0);
    trunc_ln647_fu_569_p1 <= tmp44_reg_1160(4 - 1 downto 0);
    zext_ln214_10_fu_883_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_fu_875_p3),16));
    zext_ln214_12_fu_926_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_fu_918_p3),16));
    zext_ln214_14_fu_969_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_39_fu_961_p3),16));
    zext_ln214_16_fu_1012_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_40_fu_1004_p3),16));
    zext_ln214_18_fu_788_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_fu_780_p3),16));
    zext_ln214_20_fu_831_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_42_fu_823_p3),16));
    zext_ln214_4_fu_644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_636_p3),16));
    zext_ln214_5_fu_687_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_679_p3),16));
    zext_ln214_6_fu_730_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_722_p3),16));
    zext_ln214_7_fu_454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_446_p3),16));
    zext_ln214_8_fu_497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_fu_489_p3),16));
    zext_ln214_9_fu_540_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_36_fu_532_p3),16));
    zext_ln214_fu_601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_593_p3),16));
    zext_ln700_10_fu_522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_35_3_i_fu_514_p3),17));
    zext_ln700_11_fu_865_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_43_i_fu_857_p3),17));
    zext_ln700_12_fu_908_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_43_1_i_fu_900_p3),17));
    zext_ln700_13_fu_951_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_43_2_i_fu_943_p3),17));
    zext_ln700_14_fu_994_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_43_3_i_fu_986_p3),17));
    zext_ln700_15_fu_770_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_39_i_fu_762_p3),17));
    zext_ln700_16_fu_813_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_39_1_i_fu_805_p3),17));
    zext_ln700_1_fu_401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cics_ip_sums_sum_V_1),17));
    zext_ln700_4_fu_583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_31_i_fu_575_p3),17));
    zext_ln700_5_fu_626_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_31_1_i_fu_618_p3),17));
    zext_ln700_6_fu_669_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_31_2_i_fu_661_p3),17));
    zext_ln700_7_fu_712_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_31_3_i_fu_704_p3),17));
    zext_ln700_8_fu_436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_35_i_fu_428_p3),17));
    zext_ln700_9_fu_479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_35_2_i_fu_471_p3),17));
    zext_ln700_fu_393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cics_ip_sums_sum_V_0),17));
end behav;
