{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 157, "design__instance__area": 1325.02, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.00020686851348727942, "power__switching__total": 8.93589822226204e-05, "power__leakage__total": 1.8293266901281413e-09, "power__total": 0.000296229321975261, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2517104373956876, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25168981500242193, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.602800881827969, "timing__setup__ws__corner:nom_tt_025C_1v80": 5.418454283068465, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.602801, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.627103, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2524225622193981, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2524017455370976, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8488718856994277, "timing__setup__ws__corner:nom_ss_100C_1v60": 5.1706711487111585, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.46506, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 7.507262, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25142177940112126, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2514004631184456, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.3170831464920449, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.520054791728261, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.317083, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9.007051, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 2, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.251127931113768, "clock__skew__worst_setup": 0.2511150247707417, "timing__hold__ws": 0.31636744119897875, "timing__setup__ws": 5.155758632622639, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.316367, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 7.487555, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 52.045 51.885", "design__core__bbox": "5.52 5.44 46.46 46.24", "design__io": 84, "design__die__area": 2700.35, "design__core__area": 1670.35, "design__instance__count__stdcell": 182, "design__instance__area__stdcell": 1356.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.811985, "design__instance__utilization__stdcell": 0.811985, "design__rows": 15, "design__rows:unithd": 15, "design__sites": 1335, "design__sites:unithd": 1335, "design__instance__count__class:buffer": 24, "design__instance__area__class:buffer": 90.0864, "design__instance__count__class:inverter": 8, "design__instance__area__class:inverter": 30.0288, "design__instance__count__class:sequential_cell": 24, "design__instance__area__class:sequential_cell": 520.499, "design__instance__count__class:multi_input_combinational_cell": 16, "design__instance__area__class:multi_input_combinational_cell": 120.115, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 82, "design__io__hpwl": 1401421, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 3525.56, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 81, "design__instance__area__class:timing_repair_buffer": 475.456, "design__instance__count__class:clock_buffer": 4, "design__instance__area__class:clock_buffer": 88.8352, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 16, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 182, "route__net__special": 2, "route__drc_errors__iter:0": 37, "route__wirelength__iter:0": 3552, "route__drc_errors__iter:1": 46, "route__wirelength__iter:1": 3561, "route__drc_errors__iter:2": 37, "route__wirelength__iter:2": 3569, "route__drc_errors__iter:3": 20, "route__wirelength__iter:3": 3555, "route__drc_errors__iter:4": 16, "route__wirelength__iter:4": 3558, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 3550, "route__drc_errors": 0, "route__wirelength": 3550, "route__vias": 825, "route__vias__singlecut": 825, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 83.285, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2513730683645382, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2513606061107343, "timing__hold__ws__corner:min_tt_025C_1v80": 0.6021523450297923, "timing__setup__ws__corner:min_tt_025C_1v80": 5.425589020515701, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.602152, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.641909, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2519469426621972, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2519347857197337, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8502967459695295, "timing__setup__ws__corner:min_ss_100C_1v60": 5.182448394889466, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.464238, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 7.525007, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.251127931113768, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2511150247707417, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.31636744119897875, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.524836300385947, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.316367, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9.016502, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2525343339255633, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.25249586469667207, "timing__hold__ws__corner:max_tt_025C_1v80": 0.6040240145687911, "timing__setup__ws__corner:max_tt_025C_1v80": 5.409519207913581, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.604024, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.612366, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2534158787876231, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.253375966268759, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8474277075481512, "timing__setup__ws__corner:max_ss_100C_1v60": 5.155758632622639, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.467192, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 7.487555, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.252175565345009, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25213587487075617, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.3179843700577727, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.513384571607666, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.317984, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 8.997166, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.7999, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.79996, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 9.87704e-05, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 9.18291e-05, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 3.93317e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 9.18291e-05, "design_powergrid__voltage__worst": 9.18291e-05, "design_powergrid__voltage__worst__net:VPWR": 1.7999, "design_powergrid__drop__worst": 9.87704e-05, "design_powergrid__drop__worst__net:VPWR": 9.87704e-05, "design_powergrid__voltage__worst__net:VGND": 9.18291e-05, "design_powergrid__drop__worst__net:VGND": 9.18291e-05, "ir__voltage__worst": 1.8, "ir__drop__avg": 4.07e-05, "ir__drop__worst": 9.88e-05, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}