
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/DATA/raw_designs/yosys_designs/arch/common/adffs.v
Parsing SystemVerilog input from `/home/zhigang/DATA/raw_designs/yosys_designs/arch/common/adffs.v' to AST representation.
Storing AST representation for module `$abstract\adff'.
Storing AST representation for module `$abstract\adffn'.
Storing AST representation for module `$abstract\dffs'.
Storing AST representation for module `$abstract\ndffnr'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: $abstract\ndffnr    
root of   0 design levels: $abstract\dffs      
root of   0 design levels: $abstract\adffn     
root of   0 design levels: $abstract\adff      
Automatically selected $abstract\ndffnr as design top module.

2.2. Analyzing design hierarchy..
Top module:  $abstract\ndffnr

2.3. Analyzing design hierarchy..
Top module:  $abstract\ndffnr
Removing unused module `$abstract\dffs'.
Removing unused module `$abstract\adffn'.
Removing unused module `$abstract\adff'.
Removed 3 unused modules.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Executing AST frontend in derive mode using pre-parsed AST for module `\ndffnr'.
Generating RTLIL representation for module `\ndffnr'.

3.2. Analyzing design hierarchy..
Top module:  \ndffnr

3.3. Analyzing design hierarchy..
Top module:  \ndffnr
Removing unused module `$abstract\ndffnr'.
Removed 1 unused modules.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/yosys_designs/arch/common/adffs.v:38$1 in module ndffnr.
Removed a total of 0 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.

4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\ndffnr.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/arch/common/adffs.v:0$3'.
  Set init value: \q = 1'0

4.5. Executing PROC_ARST pass (detect async resets in processes).

4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ndffnr.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/arch/common/adffs.v:0$3'.
Creating decoders for process `\ndffnr.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/arch/common/adffs.v:38$1'.
     1/1: $0\q[0:0]

4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

4.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ndffnr.\q' using process `\ndffnr.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/arch/common/adffs.v:38$1'.
  created $dff cell `$procdff$7' with negative edge clock.

4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ndffnr.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/arch/common/adffs.v:0$3'.
Found and cleaned up 1 empty switch in `\ndffnr.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/arch/common/adffs.v:38$1'.
Removing empty process `ndffnr.$proc$/home/zhigang/DATA/raw_designs/yosys_designs/arch/common/adffs.v:38$1'.
Cleaned up 1 empty switch.

4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module ndffnr.
<suppressed ~1 debug messages>

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ndffnr.

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ndffnr'.
Removed a total of 0 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ndffnr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ndffnr.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ndffnr'.
Removed a total of 0 cells.

5.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$7 ($dff) from module ndffnr (D = \d, Q = \q, rval = 1'0).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ndffnr..
Removed 2 unused cells and 5 unused wires.
<suppressed ~3 debug messages>

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ndffnr.

5.9. Rerunning OPT passes. (Maybe there is more to do..)

5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ndffnr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ndffnr.
Performed a total of 0 changes.

5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ndffnr'.
Removed a total of 0 cells.

5.13. Executing OPT_DFF pass (perform DFF optimizations).

5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ndffnr..

5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ndffnr.

5.16. Finished OPT passes. (There is nothing left to do.)

6. Printing statistics.

=== ndffnr ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sdff                           1

End of script. Logfile hash: d6e81a1192, CPU: user 0.01s system 0.00s, MEM: 11.32 MB peak
Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 33% 4x opt_expr (0 sec), 33% 2x opt_clean (0 sec), ...
