# MIPS-CPU-Final-year-Project-
Design and Verification of a MIPS CPU going from single-cycle all the way to Pipelined MIPS CPU
Supports i_add, i_sub, i_and, i_or, i_xor, i_sll, i_srl, i_sra, i_jr, i_srlv, i_slt i_addi, i_andi, i_ori, i_xori, i_lw, i_sw, i_beq, i_bne, i_bgtz, i_lui, i_j, i_jal;

