--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml VendingMachine_top.twx VendingMachine_top.ncd -o
VendingMachine_top.twr VendingMachine_top.pcf -ucf VendingMachine_top.ucf

Design file:              VendingMachine_top.ncd
Physical constraint file: VendingMachine_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN<0>      |    0.250(R)|    0.894(R)|clk_BUFGP         |   0.000|
BTN<1>      |    0.245(R)|    0.897(R)|clk_BUFGP         |   0.000|
BTN<2>      |   -0.287(R)|    1.326(R)|clk_BUFGP         |   0.000|
BTN<3>      |    0.730(R)|    0.514(R)|clk_BUFGP         |   0.000|
SW<0>       |    7.819(R)|   -0.261(R)|clk_BUFGP         |   0.000|
SW<1>       |    7.839(R)|   -0.595(R)|clk_BUFGP         |   0.000|
SW<2>       |    7.209(R)|   -0.370(R)|clk_BUFGP         |   0.000|
SW<3>       |    6.720(R)|   -0.213(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AN<0>       |   12.742(R)|clk_BUFGP         |   0.000|
AN<1>       |   11.108(R)|clk_BUFGP         |   0.000|
AN<2>       |   11.933(R)|clk_BUFGP         |   0.000|
AN<3>       |   12.205(R)|clk_BUFGP         |   0.000|
a_to_g<0>   |   19.726(R)|clk_BUFGP         |   0.000|
a_to_g<1>   |   19.499(R)|clk_BUFGP         |   0.000|
a_to_g<2>   |   19.276(R)|clk_BUFGP         |   0.000|
a_to_g<3>   |   19.005(R)|clk_BUFGP         |   0.000|
a_to_g<4>   |   19.233(R)|clk_BUFGP         |   0.000|
a_to_g<5>   |   18.883(R)|clk_BUFGP         |   0.000|
a_to_g<6>   |   19.475(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.057|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Apr 24 19:17:07 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 212 MB



