Drill report for clock_b2.kicad_pcb
Created on Tue Nov  8 11:41:09 2022

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'clock_b2.drl' contains
    plated through holes:
    =============================================================
    T1  0.400mm  0.0157"  (1 hole)
    T2  0.700mm  0.0276"  (16 holes)
    T3  0.800mm  0.0315"  (8 holes)
    T4  1.000mm  0.0394"  (17 holes)
    T5  1.194mm  0.0470"  (4 holes)
    T6  1.800mm  0.0709"  (2 holes)  (with 2 slots)

    Total plated holes count 48


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T7  3.200mm  0.1260"  (2 holes)

    Total unplated holes count 2
