{
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "colab_type": "text",
        "id": "view-in-github"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/friyk/DSL-30.110/blob/main/T02/T02_Basys3_StopWatch.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "AGI9dTkyvqHU"
      },
      "source": [
        "# T02: Stopwatch on Basys 3"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "bYIxOAWQI-8S"
      },
      "source": [
        "|Group members|Student ID|\n",
        "|---|---|\n",
        "|Chua Kevin Subong|1007002|\n",
        "|Kaung Khant Htet|1003437|\n",
        "|Ng Au Hern Wesley|1006888|\n",
        "|Pan Ziyue|1006658|\n",
        "|Shum Hei Lam|1009861|"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "b0Ci1rh4wr46"
      },
      "source": [
        "## Objective:"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "yn8KcwRHvvOR"
      },
      "source": [
        "\n",
        "Design and implement a **stopwatch** on the **Basys 3 FPGA** board using Verilog, making use of the **4-digit** **7-segment** display LEDs for time display. The stopwatch should have the following features:  \n",
        "1. **Reset functionality**: Press a button (e.g., `btnR`) to restart the stopwatch.  \n",
        "2. **Time Display**: Display the elapsed time in minutes and seconds on the 4-digit 7-segment display.  \n",
        "3. **Update Frequency**: Update the display at a reasonable frequency (e.g., every 1 second)."
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "a-Hza8S3v7iq"
      },
      "source": [
        "## Instructions  "
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "gIDg0xLWwez7"
      },
      "source": [
        "### FPGA Project  \n",
        "1. Create a new Vivado project for the Basys 3 FPGA board.  \n",
        "2. Write Verilog code to implement the stopwatch logic.  \n",
        "3. Map the Verilog design to the Basys 3 board's resources via the basys3 [constraint file](./Demo_Code/basys3_template.xdc) (`.xdc`).   \n",
        "4. Generate the bitstream file.\n",
        "5. Program the FPGA board with the bitstream.  \n",
        "6. Test and debug your stopwatch design on the FPGA board to ensure correct functionality.  \n",
        "7. Document your design, including the Verilog code, functional diagrams, and challenges faced during implementation.  \n",
        "8. **Demo Vivado Project**: [T02_Basys3_StopWatch](./Demo_Code/T02_Basys3_StopWatch)"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "UgHn-w67xBOZ"
      },
      "source": [
        "## Simulation"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "30dd_HiTwLPy"
      },
      "source": [
        "\n",
        "- [Verify functionality using testbenches and waveform analysis.](Simulation/simT02_Basys3_StopWatch_SSD.ipynb)  \n",
        "\n",
        "\n"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "n97dFqn8xeqq"
      },
      "source": [
        "### Additional Challenge (*Optional*):"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "Fjny3JVQxUkh"
      },
      "source": [
        "  \n",
        "Add features like **pause/resume functionality** to the stopwatch design.  "
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "d9fXRE2Dw4sa"
      },
      "source": [
        "## Submission:"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "Mz7jZ0eQ1Otu"
      },
      "source": [
        "\n",
        "*This is a group work. Only one member needs to submit the materials.*  \n",
        "1. A self-contained `ipynb` file which:  \n",
        "   - **Google Colab link** and **GitHub link**.  \n",
        "   - **Verilog codes** (module, testbench, waveform, AI prompt, etc.).  \n",
        "   - A **brief report** documenting the design, Python code (e.g., logic expressions, AI-generated code), challenges, and lessons learned;\n",
        "2. A **demonstration video** (less than 1 minute, `.mp4` format).\n",
        "* Submit to **edimension** and share with instructor GitHub: `pe8sutd`, `pe8sutd@gmail.com`.  \n",
        "3. The report should report how AI is used in the design (if applicable). The guideline: [![Open in Colab](https://colab.research.google.com/assets/colab-badge.svg)](https://github.com/pe8sutd/Colab_DSL_Practice25/blob/main/G01_Used_of_AI_in_Design.ipynb)\n",
        "\n",
        "\n",
        "---\n",
        "\n",
        "### Deadline:  \n",
        "Refer to the due date in the **edimension submission folder**.  \n",
        "\n",
        "---\n",
        "\n",
        "### Grading:  \n",
        "Based on:  \n",
        "- Functionality of the stopwatch.  \n",
        "- Clarity of Verilog code.  \n",
        "- Quality of documentation.  \n",
        "*Bonus points for additional features or creative implementations.*  \n",
        "\n",
        "---\n",
        "\n"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "6812PdUV1SyA"
      },
      "source": [
        "## Demo Video  \n"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "Jp3ActGh1X8n"
      },
      "source": [
        "The short [video](https://youtu.be/xX5csfU79kQ) demonstrating the stopwatchâ€™s functionality on the Basys 3 board.\n",
        "https://youtu.be/xX5csfU79kQ"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {},
      "source": [
        "## Design Log\n",
        "\n",
        "Key features\n",
        "\n",
        "- Reset button to restart the counter, but not start/stop it\n",
        "- Start/Stop button to be able to resume/pause the timing. \n",
        "- The timer counter itself is internally run at 1KHz, and is 32 bits wide, so 32'h00000001 is equivalent to 1 milisecond\n",
        "- Time display module converts internal timer counter (miliseconds) into minutes and seconds for display\n",
        "\n",
        "We have to develop the following modules for stopwatch to function correctly\n",
        "\n",
        "- `debounce` Button conditioner: debounce button inputs and output only the positive edge event\n",
        "- `ssd` 7 Segment Driver: to drive the 7 segment display using BCD. This is already provided by lesson materials\n",
        "- `clk_100M_to_1k` 100MHz to 1kHz Clock divider: to produce the 1ms period clock used to drive the internal stopwatch counter\n",
        "- `tff` T-flip flop (TFF): to allow pausing the stopwatch by a single button press\n",
        "- `ms_to_s` 32-bit ms to seconds divider: this produces the raw number of seconds elapsed\n",
        "- `s_to_mmss` 32-bit s to mm:ss divider: this produces the numerical outputs for minutes and seconds, which can then be encoded to BCD\n",
        "- `min_to_bcd` 32-bit minutes to 2x4-bit BCD\n",
        "- `sec_to_bcd` 32-bit seconds to 2x4-bit BCD\n",
        "\n",
        "The inputs to our stopwatch is specified as follows:\n",
        "\n",
        "- btnC: The centre button on the Basys 3 board, which starts/stops the stopwatch\n",
        "- btcU: The up button on the Basys3 board, which resets the stopwatch"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {},
      "source": []
    }
  ],
  "metadata": {
    "colab": {
      "include_colab_link": true,
      "provenance": []
    },
    "language_info": {
      "name": "python"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0
}
