
MP3-Player.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c9fc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  0800cb84  0800cb84  0001cb84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cc3c  0800cc3c  000200d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800cc3c  0800cc3c  0001cc3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cc44  0800cc44  000200d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cc44  0800cc44  0001cc44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cc48  0800cc48  0001cc48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d4  20000000  0800cc4c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001058  200000d8  0800cd20  000200d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001130  0800cd20  00021130  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a0b0  00000000  00000000  00020104  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000035a3  00000000  00000000  0003a1b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000018f0  00000000  00000000  0003d758  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001768  00000000  00000000  0003f048  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00025371  00000000  00000000  000407b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014114  00000000  00000000  00065b21  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000db43d  00000000  00000000  00079c35  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00155072  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000070e4  00000000  00000000  001550f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000d8 	.word	0x200000d8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800cb6c 	.word	0x0800cb6c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000dc 	.word	0x200000dc
 80001c4:	0800cb6c 	.word	0x0800cb6c

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__aeabi_d2uiz>:
 8000974:	004a      	lsls	r2, r1, #1
 8000976:	d211      	bcs.n	800099c <__aeabi_d2uiz+0x28>
 8000978:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800097c:	d211      	bcs.n	80009a2 <__aeabi_d2uiz+0x2e>
 800097e:	d50d      	bpl.n	800099c <__aeabi_d2uiz+0x28>
 8000980:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000984:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000988:	d40e      	bmi.n	80009a8 <__aeabi_d2uiz+0x34>
 800098a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800098e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000992:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000996:	fa23 f002 	lsr.w	r0, r3, r2
 800099a:	4770      	bx	lr
 800099c:	f04f 0000 	mov.w	r0, #0
 80009a0:	4770      	bx	lr
 80009a2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009a6:	d102      	bne.n	80009ae <__aeabi_d2uiz+0x3a>
 80009a8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ac:	4770      	bx	lr
 80009ae:	f04f 0000 	mov.w	r0, #0
 80009b2:	4770      	bx	lr

080009b4 <__aeabi_uldivmod>:
 80009b4:	b953      	cbnz	r3, 80009cc <__aeabi_uldivmod+0x18>
 80009b6:	b94a      	cbnz	r2, 80009cc <__aeabi_uldivmod+0x18>
 80009b8:	2900      	cmp	r1, #0
 80009ba:	bf08      	it	eq
 80009bc:	2800      	cmpeq	r0, #0
 80009be:	bf1c      	itt	ne
 80009c0:	f04f 31ff 	movne.w	r1, #4294967295
 80009c4:	f04f 30ff 	movne.w	r0, #4294967295
 80009c8:	f000 b972 	b.w	8000cb0 <__aeabi_idiv0>
 80009cc:	f1ad 0c08 	sub.w	ip, sp, #8
 80009d0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009d4:	f000 f806 	bl	80009e4 <__udivmoddi4>
 80009d8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009e0:	b004      	add	sp, #16
 80009e2:	4770      	bx	lr

080009e4 <__udivmoddi4>:
 80009e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009e8:	9e08      	ldr	r6, [sp, #32]
 80009ea:	4604      	mov	r4, r0
 80009ec:	4688      	mov	r8, r1
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d14b      	bne.n	8000a8a <__udivmoddi4+0xa6>
 80009f2:	428a      	cmp	r2, r1
 80009f4:	4615      	mov	r5, r2
 80009f6:	d967      	bls.n	8000ac8 <__udivmoddi4+0xe4>
 80009f8:	fab2 f282 	clz	r2, r2
 80009fc:	b14a      	cbz	r2, 8000a12 <__udivmoddi4+0x2e>
 80009fe:	f1c2 0720 	rsb	r7, r2, #32
 8000a02:	fa01 f302 	lsl.w	r3, r1, r2
 8000a06:	fa20 f707 	lsr.w	r7, r0, r7
 8000a0a:	4095      	lsls	r5, r2
 8000a0c:	ea47 0803 	orr.w	r8, r7, r3
 8000a10:	4094      	lsls	r4, r2
 8000a12:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000a16:	0c23      	lsrs	r3, r4, #16
 8000a18:	fbb8 f7fe 	udiv	r7, r8, lr
 8000a1c:	fa1f fc85 	uxth.w	ip, r5
 8000a20:	fb0e 8817 	mls	r8, lr, r7, r8
 8000a24:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a28:	fb07 f10c 	mul.w	r1, r7, ip
 8000a2c:	4299      	cmp	r1, r3
 8000a2e:	d909      	bls.n	8000a44 <__udivmoddi4+0x60>
 8000a30:	18eb      	adds	r3, r5, r3
 8000a32:	f107 30ff 	add.w	r0, r7, #4294967295
 8000a36:	f080 811b 	bcs.w	8000c70 <__udivmoddi4+0x28c>
 8000a3a:	4299      	cmp	r1, r3
 8000a3c:	f240 8118 	bls.w	8000c70 <__udivmoddi4+0x28c>
 8000a40:	3f02      	subs	r7, #2
 8000a42:	442b      	add	r3, r5
 8000a44:	1a5b      	subs	r3, r3, r1
 8000a46:	b2a4      	uxth	r4, r4
 8000a48:	fbb3 f0fe 	udiv	r0, r3, lr
 8000a4c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000a50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a54:	fb00 fc0c 	mul.w	ip, r0, ip
 8000a58:	45a4      	cmp	ip, r4
 8000a5a:	d909      	bls.n	8000a70 <__udivmoddi4+0x8c>
 8000a5c:	192c      	adds	r4, r5, r4
 8000a5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000a62:	f080 8107 	bcs.w	8000c74 <__udivmoddi4+0x290>
 8000a66:	45a4      	cmp	ip, r4
 8000a68:	f240 8104 	bls.w	8000c74 <__udivmoddi4+0x290>
 8000a6c:	3802      	subs	r0, #2
 8000a6e:	442c      	add	r4, r5
 8000a70:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000a74:	eba4 040c 	sub.w	r4, r4, ip
 8000a78:	2700      	movs	r7, #0
 8000a7a:	b11e      	cbz	r6, 8000a84 <__udivmoddi4+0xa0>
 8000a7c:	40d4      	lsrs	r4, r2
 8000a7e:	2300      	movs	r3, #0
 8000a80:	e9c6 4300 	strd	r4, r3, [r6]
 8000a84:	4639      	mov	r1, r7
 8000a86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a8a:	428b      	cmp	r3, r1
 8000a8c:	d909      	bls.n	8000aa2 <__udivmoddi4+0xbe>
 8000a8e:	2e00      	cmp	r6, #0
 8000a90:	f000 80eb 	beq.w	8000c6a <__udivmoddi4+0x286>
 8000a94:	2700      	movs	r7, #0
 8000a96:	e9c6 0100 	strd	r0, r1, [r6]
 8000a9a:	4638      	mov	r0, r7
 8000a9c:	4639      	mov	r1, r7
 8000a9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aa2:	fab3 f783 	clz	r7, r3
 8000aa6:	2f00      	cmp	r7, #0
 8000aa8:	d147      	bne.n	8000b3a <__udivmoddi4+0x156>
 8000aaa:	428b      	cmp	r3, r1
 8000aac:	d302      	bcc.n	8000ab4 <__udivmoddi4+0xd0>
 8000aae:	4282      	cmp	r2, r0
 8000ab0:	f200 80fa 	bhi.w	8000ca8 <__udivmoddi4+0x2c4>
 8000ab4:	1a84      	subs	r4, r0, r2
 8000ab6:	eb61 0303 	sbc.w	r3, r1, r3
 8000aba:	2001      	movs	r0, #1
 8000abc:	4698      	mov	r8, r3
 8000abe:	2e00      	cmp	r6, #0
 8000ac0:	d0e0      	beq.n	8000a84 <__udivmoddi4+0xa0>
 8000ac2:	e9c6 4800 	strd	r4, r8, [r6]
 8000ac6:	e7dd      	b.n	8000a84 <__udivmoddi4+0xa0>
 8000ac8:	b902      	cbnz	r2, 8000acc <__udivmoddi4+0xe8>
 8000aca:	deff      	udf	#255	; 0xff
 8000acc:	fab2 f282 	clz	r2, r2
 8000ad0:	2a00      	cmp	r2, #0
 8000ad2:	f040 808f 	bne.w	8000bf4 <__udivmoddi4+0x210>
 8000ad6:	1b49      	subs	r1, r1, r5
 8000ad8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000adc:	fa1f f885 	uxth.w	r8, r5
 8000ae0:	2701      	movs	r7, #1
 8000ae2:	fbb1 fcfe 	udiv	ip, r1, lr
 8000ae6:	0c23      	lsrs	r3, r4, #16
 8000ae8:	fb0e 111c 	mls	r1, lr, ip, r1
 8000aec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000af0:	fb08 f10c 	mul.w	r1, r8, ip
 8000af4:	4299      	cmp	r1, r3
 8000af6:	d907      	bls.n	8000b08 <__udivmoddi4+0x124>
 8000af8:	18eb      	adds	r3, r5, r3
 8000afa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000afe:	d202      	bcs.n	8000b06 <__udivmoddi4+0x122>
 8000b00:	4299      	cmp	r1, r3
 8000b02:	f200 80cd 	bhi.w	8000ca0 <__udivmoddi4+0x2bc>
 8000b06:	4684      	mov	ip, r0
 8000b08:	1a59      	subs	r1, r3, r1
 8000b0a:	b2a3      	uxth	r3, r4
 8000b0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b10:	fb0e 1410 	mls	r4, lr, r0, r1
 8000b14:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000b18:	fb08 f800 	mul.w	r8, r8, r0
 8000b1c:	45a0      	cmp	r8, r4
 8000b1e:	d907      	bls.n	8000b30 <__udivmoddi4+0x14c>
 8000b20:	192c      	adds	r4, r5, r4
 8000b22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b26:	d202      	bcs.n	8000b2e <__udivmoddi4+0x14a>
 8000b28:	45a0      	cmp	r8, r4
 8000b2a:	f200 80b6 	bhi.w	8000c9a <__udivmoddi4+0x2b6>
 8000b2e:	4618      	mov	r0, r3
 8000b30:	eba4 0408 	sub.w	r4, r4, r8
 8000b34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b38:	e79f      	b.n	8000a7a <__udivmoddi4+0x96>
 8000b3a:	f1c7 0c20 	rsb	ip, r7, #32
 8000b3e:	40bb      	lsls	r3, r7
 8000b40:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000b44:	ea4e 0e03 	orr.w	lr, lr, r3
 8000b48:	fa01 f407 	lsl.w	r4, r1, r7
 8000b4c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000b50:	fa21 f30c 	lsr.w	r3, r1, ip
 8000b54:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000b58:	4325      	orrs	r5, r4
 8000b5a:	fbb3 f9f8 	udiv	r9, r3, r8
 8000b5e:	0c2c      	lsrs	r4, r5, #16
 8000b60:	fb08 3319 	mls	r3, r8, r9, r3
 8000b64:	fa1f fa8e 	uxth.w	sl, lr
 8000b68:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000b6c:	fb09 f40a 	mul.w	r4, r9, sl
 8000b70:	429c      	cmp	r4, r3
 8000b72:	fa02 f207 	lsl.w	r2, r2, r7
 8000b76:	fa00 f107 	lsl.w	r1, r0, r7
 8000b7a:	d90b      	bls.n	8000b94 <__udivmoddi4+0x1b0>
 8000b7c:	eb1e 0303 	adds.w	r3, lr, r3
 8000b80:	f109 30ff 	add.w	r0, r9, #4294967295
 8000b84:	f080 8087 	bcs.w	8000c96 <__udivmoddi4+0x2b2>
 8000b88:	429c      	cmp	r4, r3
 8000b8a:	f240 8084 	bls.w	8000c96 <__udivmoddi4+0x2b2>
 8000b8e:	f1a9 0902 	sub.w	r9, r9, #2
 8000b92:	4473      	add	r3, lr
 8000b94:	1b1b      	subs	r3, r3, r4
 8000b96:	b2ad      	uxth	r5, r5
 8000b98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b9c:	fb08 3310 	mls	r3, r8, r0, r3
 8000ba0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ba4:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ba8:	45a2      	cmp	sl, r4
 8000baa:	d908      	bls.n	8000bbe <__udivmoddi4+0x1da>
 8000bac:	eb1e 0404 	adds.w	r4, lr, r4
 8000bb0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bb4:	d26b      	bcs.n	8000c8e <__udivmoddi4+0x2aa>
 8000bb6:	45a2      	cmp	sl, r4
 8000bb8:	d969      	bls.n	8000c8e <__udivmoddi4+0x2aa>
 8000bba:	3802      	subs	r0, #2
 8000bbc:	4474      	add	r4, lr
 8000bbe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000bc2:	fba0 8902 	umull	r8, r9, r0, r2
 8000bc6:	eba4 040a 	sub.w	r4, r4, sl
 8000bca:	454c      	cmp	r4, r9
 8000bcc:	46c2      	mov	sl, r8
 8000bce:	464b      	mov	r3, r9
 8000bd0:	d354      	bcc.n	8000c7c <__udivmoddi4+0x298>
 8000bd2:	d051      	beq.n	8000c78 <__udivmoddi4+0x294>
 8000bd4:	2e00      	cmp	r6, #0
 8000bd6:	d069      	beq.n	8000cac <__udivmoddi4+0x2c8>
 8000bd8:	ebb1 050a 	subs.w	r5, r1, sl
 8000bdc:	eb64 0403 	sbc.w	r4, r4, r3
 8000be0:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000be4:	40fd      	lsrs	r5, r7
 8000be6:	40fc      	lsrs	r4, r7
 8000be8:	ea4c 0505 	orr.w	r5, ip, r5
 8000bec:	e9c6 5400 	strd	r5, r4, [r6]
 8000bf0:	2700      	movs	r7, #0
 8000bf2:	e747      	b.n	8000a84 <__udivmoddi4+0xa0>
 8000bf4:	f1c2 0320 	rsb	r3, r2, #32
 8000bf8:	fa20 f703 	lsr.w	r7, r0, r3
 8000bfc:	4095      	lsls	r5, r2
 8000bfe:	fa01 f002 	lsl.w	r0, r1, r2
 8000c02:	fa21 f303 	lsr.w	r3, r1, r3
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	4338      	orrs	r0, r7
 8000c0c:	0c01      	lsrs	r1, r0, #16
 8000c0e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000c12:	fa1f f885 	uxth.w	r8, r5
 8000c16:	fb0e 3317 	mls	r3, lr, r7, r3
 8000c1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c1e:	fb07 f308 	mul.w	r3, r7, r8
 8000c22:	428b      	cmp	r3, r1
 8000c24:	fa04 f402 	lsl.w	r4, r4, r2
 8000c28:	d907      	bls.n	8000c3a <__udivmoddi4+0x256>
 8000c2a:	1869      	adds	r1, r5, r1
 8000c2c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000c30:	d22f      	bcs.n	8000c92 <__udivmoddi4+0x2ae>
 8000c32:	428b      	cmp	r3, r1
 8000c34:	d92d      	bls.n	8000c92 <__udivmoddi4+0x2ae>
 8000c36:	3f02      	subs	r7, #2
 8000c38:	4429      	add	r1, r5
 8000c3a:	1acb      	subs	r3, r1, r3
 8000c3c:	b281      	uxth	r1, r0
 8000c3e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c42:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c46:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c4a:	fb00 f308 	mul.w	r3, r0, r8
 8000c4e:	428b      	cmp	r3, r1
 8000c50:	d907      	bls.n	8000c62 <__udivmoddi4+0x27e>
 8000c52:	1869      	adds	r1, r5, r1
 8000c54:	f100 3cff 	add.w	ip, r0, #4294967295
 8000c58:	d217      	bcs.n	8000c8a <__udivmoddi4+0x2a6>
 8000c5a:	428b      	cmp	r3, r1
 8000c5c:	d915      	bls.n	8000c8a <__udivmoddi4+0x2a6>
 8000c5e:	3802      	subs	r0, #2
 8000c60:	4429      	add	r1, r5
 8000c62:	1ac9      	subs	r1, r1, r3
 8000c64:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000c68:	e73b      	b.n	8000ae2 <__udivmoddi4+0xfe>
 8000c6a:	4637      	mov	r7, r6
 8000c6c:	4630      	mov	r0, r6
 8000c6e:	e709      	b.n	8000a84 <__udivmoddi4+0xa0>
 8000c70:	4607      	mov	r7, r0
 8000c72:	e6e7      	b.n	8000a44 <__udivmoddi4+0x60>
 8000c74:	4618      	mov	r0, r3
 8000c76:	e6fb      	b.n	8000a70 <__udivmoddi4+0x8c>
 8000c78:	4541      	cmp	r1, r8
 8000c7a:	d2ab      	bcs.n	8000bd4 <__udivmoddi4+0x1f0>
 8000c7c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000c80:	eb69 020e 	sbc.w	r2, r9, lr
 8000c84:	3801      	subs	r0, #1
 8000c86:	4613      	mov	r3, r2
 8000c88:	e7a4      	b.n	8000bd4 <__udivmoddi4+0x1f0>
 8000c8a:	4660      	mov	r0, ip
 8000c8c:	e7e9      	b.n	8000c62 <__udivmoddi4+0x27e>
 8000c8e:	4618      	mov	r0, r3
 8000c90:	e795      	b.n	8000bbe <__udivmoddi4+0x1da>
 8000c92:	4667      	mov	r7, ip
 8000c94:	e7d1      	b.n	8000c3a <__udivmoddi4+0x256>
 8000c96:	4681      	mov	r9, r0
 8000c98:	e77c      	b.n	8000b94 <__udivmoddi4+0x1b0>
 8000c9a:	3802      	subs	r0, #2
 8000c9c:	442c      	add	r4, r5
 8000c9e:	e747      	b.n	8000b30 <__udivmoddi4+0x14c>
 8000ca0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ca4:	442b      	add	r3, r5
 8000ca6:	e72f      	b.n	8000b08 <__udivmoddi4+0x124>
 8000ca8:	4638      	mov	r0, r7
 8000caa:	e708      	b.n	8000abe <__udivmoddi4+0xda>
 8000cac:	4637      	mov	r7, r6
 8000cae:	e6e9      	b.n	8000a84 <__udivmoddi4+0xa0>

08000cb0 <__aeabi_idiv0>:
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop

08000cb4 <SELECT>:

static BYTE PowerFlag = 0; /* indicates if "power" is on */

static
inline void SELECT(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0

}
 8000cb8:	bf00      	nop
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr

08000cc2 <DESELECT>:

static
inline void DESELECT(void)
{
 8000cc2:	b480      	push	{r7}
 8000cc4:	af00      	add	r7, sp, #0

}
 8000cc6:	bf00      	nop
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr

08000cd0 <xmit_spi>:
extern SPI_HandleTypeDef hspi1;


static
void xmit_spi(BYTE Data)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	71fb      	strb	r3, [r7, #7]
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8000cda:	bf00      	nop
 8000cdc:	4808      	ldr	r0, [pc, #32]	; (8000d00 <xmit_spi+0x30>)
 8000cde:	f009 ff23 	bl	800ab28 <HAL_SPI_GetState>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d1f9      	bne.n	8000cdc <xmit_spi+0xc>
	HAL_SPI_Transmit(&hspi1, &Data, 1,5000);
 8000ce8:	1df9      	adds	r1, r7, #7
 8000cea:	f241 3388 	movw	r3, #5000	; 0x1388
 8000cee:	2201      	movs	r2, #1
 8000cf0:	4803      	ldr	r0, [pc, #12]	; (8000d00 <xmit_spi+0x30>)
 8000cf2:	f009 fc43 	bl	800a57c <HAL_SPI_Transmit>
}
 8000cf6:	bf00      	nop
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	20001040 	.word	0x20001040

08000d04 <rcvr_spi>:

static BYTE rcvr_spi(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b084      	sub	sp, #16
 8000d08:	af02      	add	r7, sp, #8
	unsigned char Dummy, Data;
	Dummy = 0xFF;
 8000d0a:	23ff      	movs	r3, #255	; 0xff
 8000d0c:	71fb      	strb	r3, [r7, #7]
	Data = 0;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	71bb      	strb	r3, [r7, #6]
	while ((HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY));
 8000d12:	bf00      	nop
 8000d14:	4809      	ldr	r0, [pc, #36]	; (8000d3c <rcvr_spi+0x38>)
 8000d16:	f009 ff07 	bl	800ab28 <HAL_SPI_GetState>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b01      	cmp	r3, #1
 8000d1e:	d1f9      	bne.n	8000d14 <rcvr_spi+0x10>
	HAL_SPI_TransmitReceive(&hspi1, &Dummy, &Data, 1,5000);
 8000d20:	1dba      	adds	r2, r7, #6
 8000d22:	1df9      	adds	r1, r7, #7
 8000d24:	f241 3388 	movw	r3, #5000	; 0x1388
 8000d28:	9300      	str	r3, [sp, #0]
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	4803      	ldr	r0, [pc, #12]	; (8000d3c <rcvr_spi+0x38>)
 8000d2e:	f009 fd59 	bl	800a7e4 <HAL_SPI_TransmitReceive>
	return Data;
 8000d32:	79bb      	ldrb	r3, [r7, #6]
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	3708      	adds	r7, #8
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	20001040 	.word	0x20001040

08000d40 <rcvr_spi_m>:

static
void rcvr_spi_m(BYTE *dst) {
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
	*dst = rcvr_spi();
 8000d48:	f7ff ffdc 	bl	8000d04 <rcvr_spi>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	461a      	mov	r2, r3
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	701a      	strb	r2, [r3, #0]
}
 8000d54:	bf00      	nop
 8000d56:	3708      	adds	r7, #8
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}

08000d5c <wait_ready>:

/*-----------------------------------------------------------------------*/
/* Wait for card ready                                                   */
/*-----------------------------z------------------------------------------*/

static BYTE wait_ready(void) {
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
	BYTE res;

	Timer2 = 50;
 8000d62:	4b0b      	ldr	r3, [pc, #44]	; (8000d90 <wait_ready+0x34>)
 8000d64:	2232      	movs	r2, #50	; 0x32
 8000d66:	701a      	strb	r2, [r3, #0]
	rcvr_spi();
 8000d68:	f7ff ffcc 	bl	8000d04 <rcvr_spi>
	do
		res = rcvr_spi();
 8000d6c:	f7ff ffca 	bl	8000d04 <rcvr_spi>
 8000d70:	4603      	mov	r3, r0
 8000d72:	71fb      	strb	r3, [r7, #7]
	while ((res != 0xFF) && Timer2);
 8000d74:	79fb      	ldrb	r3, [r7, #7]
 8000d76:	2bff      	cmp	r3, #255	; 0xff
 8000d78:	d004      	beq.n	8000d84 <wait_ready+0x28>
 8000d7a:	4b05      	ldr	r3, [pc, #20]	; (8000d90 <wait_ready+0x34>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d1f3      	bne.n	8000d6c <wait_ready+0x10>

	return res;
 8000d84:	79fb      	ldrb	r3, [r7, #7]
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3708      	adds	r7, #8
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	200000f5 	.word	0x200000f5

08000d94 <power_on>:
/*-----------------------------------------------------------------------*/
/* When the target system does not support socket power control, there   */
/* is nothing to do in these functions and chk_power always returns 1.   */

static
void power_on(void) {
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0
	unsigned char i, cmd_arg[6];
	unsigned int Count = 0x1FFF;
 8000d9a:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8000d9e:	60bb      	str	r3, [r7, #8]

	DESELECT();
 8000da0:	f7ff ff8f 	bl	8000cc2 <DESELECT>

	for (i = 0; i < 10; i++)
 8000da4:	2300      	movs	r3, #0
 8000da6:	73fb      	strb	r3, [r7, #15]
 8000da8:	e005      	b.n	8000db6 <power_on+0x22>
		xmit_spi(0xFF);
 8000daa:	20ff      	movs	r0, #255	; 0xff
 8000dac:	f7ff ff90 	bl	8000cd0 <xmit_spi>
	for (i = 0; i < 10; i++)
 8000db0:	7bfb      	ldrb	r3, [r7, #15]
 8000db2:	3301      	adds	r3, #1
 8000db4:	73fb      	strb	r3, [r7, #15]
 8000db6:	7bfb      	ldrb	r3, [r7, #15]
 8000db8:	2b09      	cmp	r3, #9
 8000dba:	d9f6      	bls.n	8000daa <power_on+0x16>

	SELECT();
 8000dbc:	f7ff ff7a 	bl	8000cb4 <SELECT>

	cmd_arg[0] = (CMD0 | 0x40);
 8000dc0:	2340      	movs	r3, #64	; 0x40
 8000dc2:	703b      	strb	r3, [r7, #0]
	cmd_arg[1] = 0;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	707b      	strb	r3, [r7, #1]
	cmd_arg[2] = 0;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	70bb      	strb	r3, [r7, #2]
	cmd_arg[3] = 0;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	70fb      	strb	r3, [r7, #3]
	cmd_arg[4] = 0;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	713b      	strb	r3, [r7, #4]
	cmd_arg[5] = 0x95;
 8000dd4:	2395      	movs	r3, #149	; 0x95
 8000dd6:	717b      	strb	r3, [r7, #5]

	for (i = 0; i < 6; i++)
 8000dd8:	2300      	movs	r3, #0
 8000dda:	73fb      	strb	r3, [r7, #15]
 8000ddc:	e00b      	b.n	8000df6 <power_on+0x62>
		xmit_spi(cmd_arg[i]);
 8000dde:	7bfb      	ldrb	r3, [r7, #15]
 8000de0:	f107 0210 	add.w	r2, r7, #16
 8000de4:	4413      	add	r3, r2
 8000de6:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8000dea:	4618      	mov	r0, r3
 8000dec:	f7ff ff70 	bl	8000cd0 <xmit_spi>
	for (i = 0; i < 6; i++)
 8000df0:	7bfb      	ldrb	r3, [r7, #15]
 8000df2:	3301      	adds	r3, #1
 8000df4:	73fb      	strb	r3, [r7, #15]
 8000df6:	7bfb      	ldrb	r3, [r7, #15]
 8000df8:	2b05      	cmp	r3, #5
 8000dfa:	d9f0      	bls.n	8000dde <power_on+0x4a>

	while ((rcvr_spi() != 0x01) && Count)
 8000dfc:	e002      	b.n	8000e04 <power_on+0x70>
		Count--;
 8000dfe:	68bb      	ldr	r3, [r7, #8]
 8000e00:	3b01      	subs	r3, #1
 8000e02:	60bb      	str	r3, [r7, #8]
	while ((rcvr_spi() != 0x01) && Count)
 8000e04:	f7ff ff7e 	bl	8000d04 <rcvr_spi>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b01      	cmp	r3, #1
 8000e0c:	d002      	beq.n	8000e14 <power_on+0x80>
 8000e0e:	68bb      	ldr	r3, [r7, #8]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d1f4      	bne.n	8000dfe <power_on+0x6a>

	DESELECT();
 8000e14:	f7ff ff55 	bl	8000cc2 <DESELECT>
	xmit_spi(0XFF);
 8000e18:	20ff      	movs	r0, #255	; 0xff
 8000e1a:	f7ff ff59 	bl	8000cd0 <xmit_spi>

	PowerFlag = 1;
 8000e1e:	4b03      	ldr	r3, [pc, #12]	; (8000e2c <power_on+0x98>)
 8000e20:	2201      	movs	r2, #1
 8000e22:	701a      	strb	r2, [r3, #0]
}
 8000e24:	bf00      	nop
 8000e26:	3710      	adds	r7, #16
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	200000f7 	.word	0x200000f7

08000e30 <power_off>:

static
void power_off(void) {
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8000e34:	4b03      	ldr	r3, [pc, #12]	; (8000e44 <power_off+0x14>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	701a      	strb	r2, [r3, #0]
}
 8000e3a:	bf00      	nop
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr
 8000e44:	200000f7 	.word	0x200000f7

08000e48 <chk_power>:

static
int chk_power(void) /* Socket power state: 0=off, 1=on */
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
	return PowerFlag;
 8000e4c:	4b03      	ldr	r3, [pc, #12]	; (8000e5c <chk_power+0x14>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	200000f7 	.word	0x200000f7

08000e60 <rcvr_datablock>:
/* Receive a data packet from MMC                                        */
/*-----------------------------------------------------------------------*/

static bool rcvr_datablock(BYTE *buff, /* Data buffer to store received data */
UINT btr /* Byte count (must be even number) */
) {
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
 8000e68:	6039      	str	r1, [r7, #0]
	BYTE token;

	Timer1 = 10;
 8000e6a:	4b17      	ldr	r3, [pc, #92]	; (8000ec8 <rcvr_datablock+0x68>)
 8000e6c:	220a      	movs	r2, #10
 8000e6e:	701a      	strb	r2, [r3, #0]
	do { /* Wait for data packet in timeout of 100ms */
		token = rcvr_spi();
 8000e70:	f7ff ff48 	bl	8000d04 <rcvr_spi>
 8000e74:	4603      	mov	r3, r0
 8000e76:	73fb      	strb	r3, [r7, #15]
	} while ((token == 0xFF) && Timer1);
 8000e78:	7bfb      	ldrb	r3, [r7, #15]
 8000e7a:	2bff      	cmp	r3, #255	; 0xff
 8000e7c:	d104      	bne.n	8000e88 <rcvr_datablock+0x28>
 8000e7e:	4b12      	ldr	r3, [pc, #72]	; (8000ec8 <rcvr_datablock+0x68>)
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d1f3      	bne.n	8000e70 <rcvr_datablock+0x10>
	if (token != 0xFE)
 8000e88:	7bfb      	ldrb	r3, [r7, #15]
 8000e8a:	2bfe      	cmp	r3, #254	; 0xfe
 8000e8c:	d001      	beq.n	8000e92 <rcvr_datablock+0x32>
		return FALSE; /* If not valid data token, retutn with error */
 8000e8e:	2300      	movs	r3, #0
 8000e90:	e016      	b.n	8000ec0 <rcvr_datablock+0x60>

	do { /* Receive the data block into buffer */
		rcvr_spi_m(buff++);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	1c5a      	adds	r2, r3, #1
 8000e96:	607a      	str	r2, [r7, #4]
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f7ff ff51 	bl	8000d40 <rcvr_spi_m>
		rcvr_spi_m(buff++);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	1c5a      	adds	r2, r3, #1
 8000ea2:	607a      	str	r2, [r7, #4]
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff ff4b 	bl	8000d40 <rcvr_spi_m>
	} while (btr -= 2);
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	3b02      	subs	r3, #2
 8000eae:	603b      	str	r3, [r7, #0]
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d1ed      	bne.n	8000e92 <rcvr_datablock+0x32>
	rcvr_spi(); /* Discard CRC */
 8000eb6:	f7ff ff25 	bl	8000d04 <rcvr_spi>
	rcvr_spi();
 8000eba:	f7ff ff23 	bl	8000d04 <rcvr_spi>

	return TRUE; /* Return with success */
 8000ebe:	2301      	movs	r3, #1
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3710      	adds	r7, #16
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	200000f4 	.word	0x200000f4

08000ecc <xmit_datablock>:
/*-----------------------------------------------------------------------*/

#if _READONLY == 0
static bool xmit_datablock(const BYTE *buff, /* 512 byte data block to be transmitted */
BYTE token /* Data/Stop token */
) {
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	460b      	mov	r3, r1
 8000ed6:	70fb      	strb	r3, [r7, #3]
	BYTE resp, wc;
	uint32_t i = 0;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	60bb      	str	r3, [r7, #8]

	if (wait_ready() != 0xFF)
 8000edc:	f7ff ff3e 	bl	8000d5c <wait_ready>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2bff      	cmp	r3, #255	; 0xff
 8000ee4:	d001      	beq.n	8000eea <xmit_datablock+0x1e>
		return FALSE;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	e040      	b.n	8000f6c <xmit_datablock+0xa0>

	xmit_spi(token); /* Xmit data token */
 8000eea:	78fb      	ldrb	r3, [r7, #3]
 8000eec:	4618      	mov	r0, r3
 8000eee:	f7ff feef 	bl	8000cd0 <xmit_spi>
	if (token != 0xFD) { /* Is data token */
 8000ef2:	78fb      	ldrb	r3, [r7, #3]
 8000ef4:	2bfd      	cmp	r3, #253	; 0xfd
 8000ef6:	d031      	beq.n	8000f5c <xmit_datablock+0x90>
		wc = 0;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	73bb      	strb	r3, [r7, #14]
		do { /* Xmit the 512 byte data block to MMC */
			xmit_spi(*buff++);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	1c5a      	adds	r2, r3, #1
 8000f00:	607a      	str	r2, [r7, #4]
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	4618      	mov	r0, r3
 8000f06:	f7ff fee3 	bl	8000cd0 <xmit_spi>
			xmit_spi(*buff++);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	1c5a      	adds	r2, r3, #1
 8000f0e:	607a      	str	r2, [r7, #4]
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff fedc 	bl	8000cd0 <xmit_spi>
		} while (--wc);
 8000f18:	7bbb      	ldrb	r3, [r7, #14]
 8000f1a:	3b01      	subs	r3, #1
 8000f1c:	73bb      	strb	r3, [r7, #14]
 8000f1e:	7bbb      	ldrb	r3, [r7, #14]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d1eb      	bne.n	8000efc <xmit_datablock+0x30>

		rcvr_spi();
 8000f24:	f7ff feee 	bl	8000d04 <rcvr_spi>
		rcvr_spi();
 8000f28:	f7ff feec 	bl	8000d04 <rcvr_spi>

		while (i <= 64) {
 8000f2c:	e00b      	b.n	8000f46 <xmit_datablock+0x7a>
			resp = rcvr_spi(); /* Reveive data response */
 8000f2e:	f7ff fee9 	bl	8000d04 <rcvr_spi>
 8000f32:	4603      	mov	r3, r0
 8000f34:	73fb      	strb	r3, [r7, #15]
			if ((resp & 0x1F) == 0x05) /* If not accepted, return with error */
 8000f36:	7bfb      	ldrb	r3, [r7, #15]
 8000f38:	f003 031f 	and.w	r3, r3, #31
 8000f3c:	2b05      	cmp	r3, #5
 8000f3e:	d006      	beq.n	8000f4e <xmit_datablock+0x82>
				break;
			i++;
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	3301      	adds	r3, #1
 8000f44:	60bb      	str	r3, [r7, #8]
		while (i <= 64) {
 8000f46:	68bb      	ldr	r3, [r7, #8]
 8000f48:	2b40      	cmp	r3, #64	; 0x40
 8000f4a:	d9f0      	bls.n	8000f2e <xmit_datablock+0x62>
 8000f4c:	e000      	b.n	8000f50 <xmit_datablock+0x84>
				break;
 8000f4e:	bf00      	nop
		}
		while (rcvr_spi() == 0)
 8000f50:	bf00      	nop
 8000f52:	f7ff fed7 	bl	8000d04 <rcvr_spi>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d0fa      	beq.n	8000f52 <xmit_datablock+0x86>
			;
	}
	if ((resp & 0x1F) == 0x05)
 8000f5c:	7bfb      	ldrb	r3, [r7, #15]
 8000f5e:	f003 031f 	and.w	r3, r3, #31
 8000f62:	2b05      	cmp	r3, #5
 8000f64:	d101      	bne.n	8000f6a <xmit_datablock+0x9e>
		return TRUE;
 8000f66:	2301      	movs	r3, #1
 8000f68:	e000      	b.n	8000f6c <xmit_datablock+0xa0>
	else
		return FALSE;
 8000f6a:	2300      	movs	r3, #0
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	3710      	adds	r7, #16
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}

08000f74 <send_cmd>:
/* Send a command packet to MMC                                          */
/*-----------------------------------------------------------------------*/

static BYTE send_cmd(BYTE cmd, /* Command byte */
DWORD arg /* Argument */
) {
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	6039      	str	r1, [r7, #0]
 8000f7e:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;

	if (wait_ready() != 0xFF)
 8000f80:	f7ff feec 	bl	8000d5c <wait_ready>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2bff      	cmp	r3, #255	; 0xff
 8000f88:	d001      	beq.n	8000f8e <send_cmd+0x1a>
		return 0xFF;
 8000f8a:	23ff      	movs	r3, #255	; 0xff
 8000f8c:	e040      	b.n	8001010 <send_cmd+0x9c>

	/* Send command packet */
	xmit_spi(cmd); /* Command */
 8000f8e:	79fb      	ldrb	r3, [r7, #7]
 8000f90:	4618      	mov	r0, r3
 8000f92:	f7ff fe9d 	bl	8000cd0 <xmit_spi>
	xmit_spi((BYTE) (arg >> 24)); /* Argument[31..24] */
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	0e1b      	lsrs	r3, r3, #24
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff fe97 	bl	8000cd0 <xmit_spi>
	xmit_spi((BYTE) (arg >> 16)); /* Argument[23..16] */
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	0c1b      	lsrs	r3, r3, #16
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f7ff fe91 	bl	8000cd0 <xmit_spi>
	xmit_spi((BYTE) (arg >> 8)); /* Argument[15..8] */
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	0a1b      	lsrs	r3, r3, #8
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff fe8b 	bl	8000cd0 <xmit_spi>
	xmit_spi((BYTE) arg); /* Argument[7..0] */
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f7ff fe86 	bl	8000cd0 <xmit_spi>
	n = 0;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0)
 8000fc8:	79fb      	ldrb	r3, [r7, #7]
 8000fca:	2b40      	cmp	r3, #64	; 0x40
 8000fcc:	d101      	bne.n	8000fd2 <send_cmd+0x5e>
		n = 0x95; /* CRC for CMD0(0) */
 8000fce:	2395      	movs	r3, #149	; 0x95
 8000fd0:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8)
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b48      	cmp	r3, #72	; 0x48
 8000fd6:	d101      	bne.n	8000fdc <send_cmd+0x68>
		n = 0x87; /* CRC for CMD8(0x1AA) */
 8000fd8:	2387      	movs	r3, #135	; 0x87
 8000fda:	73fb      	strb	r3, [r7, #15]
	xmit_spi(n);
 8000fdc:	7bfb      	ldrb	r3, [r7, #15]
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f7ff fe76 	bl	8000cd0 <xmit_spi>

	/* Receive command response */
	if (cmd == CMD12)
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	2b4c      	cmp	r3, #76	; 0x4c
 8000fe8:	d101      	bne.n	8000fee <send_cmd+0x7a>
		rcvr_spi(); /* Skip a stuff byte when stop reading */
 8000fea:	f7ff fe8b 	bl	8000d04 <rcvr_spi>
	n = 10; /* Wait for a valid response in timeout of 10 attempts */
 8000fee:	230a      	movs	r3, #10
 8000ff0:	73fb      	strb	r3, [r7, #15]
	do
		res = rcvr_spi();
 8000ff2:	f7ff fe87 	bl	8000d04 <rcvr_spi>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	73bb      	strb	r3, [r7, #14]
	while ((res & 0x80) && --n);
 8000ffa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	da05      	bge.n	800100e <send_cmd+0x9a>
 8001002:	7bfb      	ldrb	r3, [r7, #15]
 8001004:	3b01      	subs	r3, #1
 8001006:	73fb      	strb	r3, [r7, #15]
 8001008:	7bfb      	ldrb	r3, [r7, #15]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d1f1      	bne.n	8000ff2 <send_cmd+0x7e>

	return res; /* Return with the response value */
 800100e:	7bbb      	ldrb	r3, [r7, #14]
}
 8001010:	4618      	mov	r0, r3
 8001012:	3710      	adds	r7, #16
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}

08001018 <disk_initialize>:
/*-----------------------------------------------------------------------*/
/* Initialize Disk Drive                                                 */
/*-----------------------------------------------------------------------*/

DSTATUS disk_initialize(BYTE drv /* Physical drive nmuber (0) */
) {
 8001018:	b590      	push	{r4, r7, lr}
 800101a:	b085      	sub	sp, #20
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	71fb      	strb	r3, [r7, #7]
	BYTE n, ty, ocr[4];

	if (drv)
 8001022:	79fb      	ldrb	r3, [r7, #7]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <disk_initialize+0x14>
		return STA_NOINIT; /* Supports only single drive */
 8001028:	2301      	movs	r3, #1
 800102a:	e0d5      	b.n	80011d8 <disk_initialize+0x1c0>
	if (Stat & STA_NODISK)
 800102c:	4b6c      	ldr	r3, [pc, #432]	; (80011e0 <disk_initialize+0x1c8>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	b2db      	uxtb	r3, r3
 8001032:	f003 0302 	and.w	r3, r3, #2
 8001036:	2b00      	cmp	r3, #0
 8001038:	d003      	beq.n	8001042 <disk_initialize+0x2a>
		return Stat; /* No card in the socket */
 800103a:	4b69      	ldr	r3, [pc, #420]	; (80011e0 <disk_initialize+0x1c8>)
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	b2db      	uxtb	r3, r3
 8001040:	e0ca      	b.n	80011d8 <disk_initialize+0x1c0>

	power_on(); /* Force socket power on */
 8001042:	f7ff fea7 	bl	8000d94 <power_on>
	//send_initial_clock_train();

	SELECT(); /* CS = L */
 8001046:	f7ff fe35 	bl	8000cb4 <SELECT>
	ty = 0;
 800104a:	2300      	movs	r3, #0
 800104c:	73bb      	strb	r3, [r7, #14]
	if (send_cmd(CMD0, 0) == 1) { /* Enter Idle state */
 800104e:	2100      	movs	r1, #0
 8001050:	2040      	movs	r0, #64	; 0x40
 8001052:	f7ff ff8f 	bl	8000f74 <send_cmd>
 8001056:	4603      	mov	r3, r0
 8001058:	2b01      	cmp	r3, #1
 800105a:	f040 80a5 	bne.w	80011a8 <disk_initialize+0x190>
		Timer1 = 100; /* Initialization timeout of 1000 msec */
 800105e:	4b61      	ldr	r3, [pc, #388]	; (80011e4 <disk_initialize+0x1cc>)
 8001060:	2264      	movs	r2, #100	; 0x64
 8001062:	701a      	strb	r2, [r3, #0]
		if (send_cmd(CMD8, 0x1AA) == 1) { /* SDC Ver2+ */
 8001064:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8001068:	2048      	movs	r0, #72	; 0x48
 800106a:	f7ff ff83 	bl	8000f74 <send_cmd>
 800106e:	4603      	mov	r3, r0
 8001070:	2b01      	cmp	r3, #1
 8001072:	d158      	bne.n	8001126 <disk_initialize+0x10e>
			for (n = 0; n < 4; n++)
 8001074:	2300      	movs	r3, #0
 8001076:	73fb      	strb	r3, [r7, #15]
 8001078:	e00c      	b.n	8001094 <disk_initialize+0x7c>
				ocr[n] = rcvr_spi();
 800107a:	7bfc      	ldrb	r4, [r7, #15]
 800107c:	f7ff fe42 	bl	8000d04 <rcvr_spi>
 8001080:	4603      	mov	r3, r0
 8001082:	461a      	mov	r2, r3
 8001084:	f107 0310 	add.w	r3, r7, #16
 8001088:	4423      	add	r3, r4
 800108a:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 800108e:	7bfb      	ldrb	r3, [r7, #15]
 8001090:	3301      	adds	r3, #1
 8001092:	73fb      	strb	r3, [r7, #15]
 8001094:	7bfb      	ldrb	r3, [r7, #15]
 8001096:	2b03      	cmp	r3, #3
 8001098:	d9ef      	bls.n	800107a <disk_initialize+0x62>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) { /* The card can work at vdd range of 2.7-3.6V */
 800109a:	7abb      	ldrb	r3, [r7, #10]
 800109c:	2b01      	cmp	r3, #1
 800109e:	f040 8083 	bne.w	80011a8 <disk_initialize+0x190>
 80010a2:	7afb      	ldrb	r3, [r7, #11]
 80010a4:	2baa      	cmp	r3, #170	; 0xaa
 80010a6:	d17f      	bne.n	80011a8 <disk_initialize+0x190>
				do {
					if (send_cmd(CMD55, 0) <= 1
 80010a8:	2100      	movs	r1, #0
 80010aa:	2077      	movs	r0, #119	; 0x77
 80010ac:	f7ff ff62 	bl	8000f74 <send_cmd>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d807      	bhi.n	80010c6 <disk_initialize+0xae>
							&& send_cmd(CMD41, 1UL << 30) == 0)
 80010b6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80010ba:	2069      	movs	r0, #105	; 0x69
 80010bc:	f7ff ff5a 	bl	8000f74 <send_cmd>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d005      	beq.n	80010d2 <disk_initialize+0xba>
						break; /* ACMD41 with HCS bit */
				} while (Timer1);
 80010c6:	4b47      	ldr	r3, [pc, #284]	; (80011e4 <disk_initialize+0x1cc>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d1eb      	bne.n	80010a8 <disk_initialize+0x90>
 80010d0:	e000      	b.n	80010d4 <disk_initialize+0xbc>
						break; /* ACMD41 with HCS bit */
 80010d2:	bf00      	nop
				if (Timer1 && send_cmd(CMD58, 0) == 0) { /* Check CCS bit */
 80010d4:	4b43      	ldr	r3, [pc, #268]	; (80011e4 <disk_initialize+0x1cc>)
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d064      	beq.n	80011a8 <disk_initialize+0x190>
 80010de:	2100      	movs	r1, #0
 80010e0:	207a      	movs	r0, #122	; 0x7a
 80010e2:	f7ff ff47 	bl	8000f74 <send_cmd>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d15d      	bne.n	80011a8 <disk_initialize+0x190>
					for (n = 0; n < 4; n++)
 80010ec:	2300      	movs	r3, #0
 80010ee:	73fb      	strb	r3, [r7, #15]
 80010f0:	e00c      	b.n	800110c <disk_initialize+0xf4>
						ocr[n] = rcvr_spi();
 80010f2:	7bfc      	ldrb	r4, [r7, #15]
 80010f4:	f7ff fe06 	bl	8000d04 <rcvr_spi>
 80010f8:	4603      	mov	r3, r0
 80010fa:	461a      	mov	r2, r3
 80010fc:	f107 0310 	add.w	r3, r7, #16
 8001100:	4423      	add	r3, r4
 8001102:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8001106:	7bfb      	ldrb	r3, [r7, #15]
 8001108:	3301      	adds	r3, #1
 800110a:	73fb      	strb	r3, [r7, #15]
 800110c:	7bfb      	ldrb	r3, [r7, #15]
 800110e:	2b03      	cmp	r3, #3
 8001110:	d9ef      	bls.n	80010f2 <disk_initialize+0xda>
					ty = (ocr[0] & 0x40) ? 6 : 2;
 8001112:	7a3b      	ldrb	r3, [r7, #8]
 8001114:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <disk_initialize+0x108>
 800111c:	2306      	movs	r3, #6
 800111e:	e000      	b.n	8001122 <disk_initialize+0x10a>
 8001120:	2302      	movs	r3, #2
 8001122:	73bb      	strb	r3, [r7, #14]
 8001124:	e040      	b.n	80011a8 <disk_initialize+0x190>
				}
			}
		} else { /* SDC Ver1 or MMC */
			ty = (send_cmd(CMD55, 0) <= 1 && send_cmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 8001126:	2100      	movs	r1, #0
 8001128:	2077      	movs	r0, #119	; 0x77
 800112a:	f7ff ff23 	bl	8000f74 <send_cmd>
 800112e:	4603      	mov	r3, r0
 8001130:	2b01      	cmp	r3, #1
 8001132:	d808      	bhi.n	8001146 <disk_initialize+0x12e>
 8001134:	2100      	movs	r1, #0
 8001136:	2069      	movs	r0, #105	; 0x69
 8001138:	f7ff ff1c 	bl	8000f74 <send_cmd>
 800113c:	4603      	mov	r3, r0
 800113e:	2b01      	cmp	r3, #1
 8001140:	d801      	bhi.n	8001146 <disk_initialize+0x12e>
 8001142:	2302      	movs	r3, #2
 8001144:	e000      	b.n	8001148 <disk_initialize+0x130>
 8001146:	2301      	movs	r3, #1
 8001148:	73bb      	strb	r3, [r7, #14]
			do {
				if (ty == 2) {
 800114a:	7bbb      	ldrb	r3, [r7, #14]
 800114c:	2b02      	cmp	r3, #2
 800114e:	d10e      	bne.n	800116e <disk_initialize+0x156>
					if (send_cmd(CMD55, 0) <= 1 && send_cmd(CMD41, 0) == 0)
 8001150:	2100      	movs	r1, #0
 8001152:	2077      	movs	r0, #119	; 0x77
 8001154:	f7ff ff0e 	bl	8000f74 <send_cmd>
 8001158:	4603      	mov	r3, r0
 800115a:	2b01      	cmp	r3, #1
 800115c:	d80e      	bhi.n	800117c <disk_initialize+0x164>
 800115e:	2100      	movs	r1, #0
 8001160:	2069      	movs	r0, #105	; 0x69
 8001162:	f7ff ff07 	bl	8000f74 <send_cmd>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d107      	bne.n	800117c <disk_initialize+0x164>
						break; /* ACMD41 */
 800116c:	e00d      	b.n	800118a <disk_initialize+0x172>
				} else {
					if (send_cmd(CMD1, 0) == 0)
 800116e:	2100      	movs	r1, #0
 8001170:	2041      	movs	r0, #65	; 0x41
 8001172:	f7ff feff 	bl	8000f74 <send_cmd>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d005      	beq.n	8001188 <disk_initialize+0x170>
						break; /* CMD1 */
				}
			} while (Timer1);
 800117c:	4b19      	ldr	r3, [pc, #100]	; (80011e4 <disk_initialize+0x1cc>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	b2db      	uxtb	r3, r3
 8001182:	2b00      	cmp	r3, #0
 8001184:	d1e1      	bne.n	800114a <disk_initialize+0x132>
 8001186:	e000      	b.n	800118a <disk_initialize+0x172>
						break; /* CMD1 */
 8001188:	bf00      	nop
			if (!Timer1 || send_cmd(CMD16, 512) != 0) /* Select R/W block length */
 800118a:	4b16      	ldr	r3, [pc, #88]	; (80011e4 <disk_initialize+0x1cc>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	b2db      	uxtb	r3, r3
 8001190:	2b00      	cmp	r3, #0
 8001192:	d007      	beq.n	80011a4 <disk_initialize+0x18c>
 8001194:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001198:	2050      	movs	r0, #80	; 0x50
 800119a:	f7ff feeb 	bl	8000f74 <send_cmd>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <disk_initialize+0x190>
				ty = 0;
 80011a4:	2300      	movs	r3, #0
 80011a6:	73bb      	strb	r3, [r7, #14]
		}
	}
	CardType = ty;
 80011a8:	4a0f      	ldr	r2, [pc, #60]	; (80011e8 <disk_initialize+0x1d0>)
 80011aa:	7bbb      	ldrb	r3, [r7, #14]
 80011ac:	7013      	strb	r3, [r2, #0]
	DESELECT(); /* CS = H */
 80011ae:	f7ff fd88 	bl	8000cc2 <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 80011b2:	f7ff fda7 	bl	8000d04 <rcvr_spi>

	if (ty) /* Initialization succeded */
 80011b6:	7bbb      	ldrb	r3, [r7, #14]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d008      	beq.n	80011ce <disk_initialize+0x1b6>
		Stat &= ~STA_NOINIT; /* Clear STA_NOINIT */
 80011bc:	4b08      	ldr	r3, [pc, #32]	; (80011e0 <disk_initialize+0x1c8>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	f023 0301 	bic.w	r3, r3, #1
 80011c6:	b2da      	uxtb	r2, r3
 80011c8:	4b05      	ldr	r3, [pc, #20]	; (80011e0 <disk_initialize+0x1c8>)
 80011ca:	701a      	strb	r2, [r3, #0]
 80011cc:	e001      	b.n	80011d2 <disk_initialize+0x1ba>
	else
		/* Initialization failed */
		power_off();
 80011ce:	f7ff fe2f 	bl	8000e30 <power_off>

	return Stat;
 80011d2:	4b03      	ldr	r3, [pc, #12]	; (80011e0 <disk_initialize+0x1c8>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	b2db      	uxtb	r3, r3
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3714      	adds	r7, #20
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd90      	pop	{r4, r7, pc}
 80011e0:	20000000 	.word	0x20000000
 80011e4:	200000f4 	.word	0x200000f4
 80011e8:	200000f6 	.word	0x200000f6

080011ec <disk_status>:
/*-----------------------------------------------------------------------*/
/* Get Disk Status                                                       */
/*-----------------------------------------------------------------------*/

DSTATUS disk_status(BYTE drv /* Physical drive nmuber (0) */
) {
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	4603      	mov	r3, r0
 80011f4:	71fb      	strb	r3, [r7, #7]
	if (drv)
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <disk_status+0x14>
		return STA_NOINIT; /* Supports only single drive */
 80011fc:	2301      	movs	r3, #1
 80011fe:	e002      	b.n	8001206 <disk_status+0x1a>
	return Stat;
 8001200:	4b04      	ldr	r3, [pc, #16]	; (8001214 <disk_status+0x28>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	b2db      	uxtb	r3, r3
}
 8001206:	4618      	mov	r0, r3
 8001208:	370c      	adds	r7, #12
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	20000000 	.word	0x20000000

08001218 <disk_read>:

/*-----------------------------------------------------------------------*/
/* Read Sector(s)                                                        */
/*-----------------------------------------------------------------------*/

DRESULT disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) {
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
 800121e:	60b9      	str	r1, [r7, #8]
 8001220:	607a      	str	r2, [r7, #4]
 8001222:	603b      	str	r3, [r7, #0]
 8001224:	4603      	mov	r3, r0
 8001226:	73fb      	strb	r3, [r7, #15]
	if (pdrv || !count)
 8001228:	7bfb      	ldrb	r3, [r7, #15]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d102      	bne.n	8001234 <disk_read+0x1c>
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d101      	bne.n	8001238 <disk_read+0x20>
		return RES_PARERR;
 8001234:	2304      	movs	r3, #4
 8001236:	e051      	b.n	80012dc <disk_read+0xc4>
	if (Stat & STA_NOINIT)
 8001238:	4b2a      	ldr	r3, [pc, #168]	; (80012e4 <disk_read+0xcc>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	b2db      	uxtb	r3, r3
 800123e:	f003 0301 	and.w	r3, r3, #1
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <disk_read+0x32>
		return RES_NOTRDY;
 8001246:	2303      	movs	r3, #3
 8001248:	e048      	b.n	80012dc <disk_read+0xc4>

	if (!(CardType & 4))
 800124a:	4b27      	ldr	r3, [pc, #156]	; (80012e8 <disk_read+0xd0>)
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	f003 0304 	and.w	r3, r3, #4
 8001252:	2b00      	cmp	r3, #0
 8001254:	d102      	bne.n	800125c <disk_read+0x44>
		sector *= 512; /* Convert to byte address if needed */
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	025b      	lsls	r3, r3, #9
 800125a:	607b      	str	r3, [r7, #4]

	SELECT(); /* CS = L */
 800125c:	f7ff fd2a 	bl	8000cb4 <SELECT>

	if (count == 1) { /* Single block read */
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	2b01      	cmp	r3, #1
 8001264:	d111      	bne.n	800128a <disk_read+0x72>
		if ((send_cmd(CMD17, sector) == 0) /* READ_SINGLE_BLOCK */
 8001266:	6879      	ldr	r1, [r7, #4]
 8001268:	2051      	movs	r0, #81	; 0x51
 800126a:	f7ff fe83 	bl	8000f74 <send_cmd>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d129      	bne.n	80012c8 <disk_read+0xb0>
		&& rcvr_datablock(buff, 512))
 8001274:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001278:	68b8      	ldr	r0, [r7, #8]
 800127a:	f7ff fdf1 	bl	8000e60 <rcvr_datablock>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d021      	beq.n	80012c8 <disk_read+0xb0>
			count = 0;
 8001284:	2300      	movs	r3, #0
 8001286:	603b      	str	r3, [r7, #0]
 8001288:	e01e      	b.n	80012c8 <disk_read+0xb0>
	} else { /* Multiple block read */
		if (send_cmd(CMD18, sector) == 0) { /* READ_MULTIPLE_BLOCK */
 800128a:	6879      	ldr	r1, [r7, #4]
 800128c:	2052      	movs	r0, #82	; 0x52
 800128e:	f7ff fe71 	bl	8000f74 <send_cmd>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d117      	bne.n	80012c8 <disk_read+0xb0>
			do {
				if (!rcvr_datablock(buff, 512))
 8001298:	f44f 7100 	mov.w	r1, #512	; 0x200
 800129c:	68b8      	ldr	r0, [r7, #8]
 800129e:	f7ff fddf 	bl	8000e60 <rcvr_datablock>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d00a      	beq.n	80012be <disk_read+0xa6>
					break;
				buff += 512;
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80012ae:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	3b01      	subs	r3, #1
 80012b4:	603b      	str	r3, [r7, #0]
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d1ed      	bne.n	8001298 <disk_read+0x80>
 80012bc:	e000      	b.n	80012c0 <disk_read+0xa8>
					break;
 80012be:	bf00      	nop
			send_cmd(CMD12, 0); /* STOP_TRANSMISSION */
 80012c0:	2100      	movs	r1, #0
 80012c2:	204c      	movs	r0, #76	; 0x4c
 80012c4:	f7ff fe56 	bl	8000f74 <send_cmd>
		}
	}

	DESELECT(); /* CS = H */
 80012c8:	f7ff fcfb 	bl	8000cc2 <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 80012cc:	f7ff fd1a 	bl	8000d04 <rcvr_spi>

	return count ? RES_ERROR : RES_OK;
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	bf14      	ite	ne
 80012d6:	2301      	movne	r3, #1
 80012d8:	2300      	moveq	r3, #0
 80012da:	b2db      	uxtb	r3, r3
}
 80012dc:	4618      	mov	r0, r3
 80012de:	3710      	adds	r7, #16
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	20000000 	.word	0x20000000
 80012e8:	200000f6 	.word	0x200000f6

080012ec <disk_write>:
/*-----------------------------------------------------------------------*/
/* Write Sector(s)                                                       */
/*-----------------------------------------------------------------------*/

#if _READONLY == 0
DRESULT disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	60b9      	str	r1, [r7, #8]
 80012f4:	607a      	str	r2, [r7, #4]
 80012f6:	603b      	str	r3, [r7, #0]
 80012f8:	4603      	mov	r3, r0
 80012fa:	73fb      	strb	r3, [r7, #15]
	if (pdrv || !count)
 80012fc:	7bfb      	ldrb	r3, [r7, #15]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d102      	bne.n	8001308 <disk_write+0x1c>
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d101      	bne.n	800130c <disk_write+0x20>
		return RES_PARERR;
 8001308:	2304      	movs	r3, #4
 800130a:	e06b      	b.n	80013e4 <disk_write+0xf8>
	if (Stat & STA_NOINIT)
 800130c:	4b37      	ldr	r3, [pc, #220]	; (80013ec <disk_write+0x100>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	b2db      	uxtb	r3, r3
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <disk_write+0x32>
		return RES_NOTRDY;
 800131a:	2303      	movs	r3, #3
 800131c:	e062      	b.n	80013e4 <disk_write+0xf8>
	if (Stat & STA_PROTECT)
 800131e:	4b33      	ldr	r3, [pc, #204]	; (80013ec <disk_write+0x100>)
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	b2db      	uxtb	r3, r3
 8001324:	f003 0304 	and.w	r3, r3, #4
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <disk_write+0x44>
		return RES_WRPRT;
 800132c:	2302      	movs	r3, #2
 800132e:	e059      	b.n	80013e4 <disk_write+0xf8>

	if (!(CardType & 4))
 8001330:	4b2f      	ldr	r3, [pc, #188]	; (80013f0 <disk_write+0x104>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	f003 0304 	and.w	r3, r3, #4
 8001338:	2b00      	cmp	r3, #0
 800133a:	d102      	bne.n	8001342 <disk_write+0x56>
		sector *= 512; /* Convert to byte address if needed */
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	025b      	lsls	r3, r3, #9
 8001340:	607b      	str	r3, [r7, #4]

	SELECT(); /* CS = L */
 8001342:	f7ff fcb7 	bl	8000cb4 <SELECT>

	if (count == 1) { /* Single block write */
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	2b01      	cmp	r3, #1
 800134a:	d110      	bne.n	800136e <disk_write+0x82>
		if ((send_cmd(CMD24, sector) == 0) /* WRITE_BLOCK */
 800134c:	6879      	ldr	r1, [r7, #4]
 800134e:	2058      	movs	r0, #88	; 0x58
 8001350:	f7ff fe10 	bl	8000f74 <send_cmd>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d13a      	bne.n	80013d0 <disk_write+0xe4>
		&& xmit_datablock(buff, 0xFE))
 800135a:	21fe      	movs	r1, #254	; 0xfe
 800135c:	68b8      	ldr	r0, [r7, #8]
 800135e:	f7ff fdb5 	bl	8000ecc <xmit_datablock>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d033      	beq.n	80013d0 <disk_write+0xe4>
			count = 0;
 8001368:	2300      	movs	r3, #0
 800136a:	603b      	str	r3, [r7, #0]
 800136c:	e030      	b.n	80013d0 <disk_write+0xe4>
	} else { /* Multiple block write */
		if (CardType & 2) {
 800136e:	4b20      	ldr	r3, [pc, #128]	; (80013f0 <disk_write+0x104>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	f003 0302 	and.w	r3, r3, #2
 8001376:	2b00      	cmp	r3, #0
 8001378:	d007      	beq.n	800138a <disk_write+0x9e>
			send_cmd(CMD55, 0);
 800137a:	2100      	movs	r1, #0
 800137c:	2077      	movs	r0, #119	; 0x77
 800137e:	f7ff fdf9 	bl	8000f74 <send_cmd>
			send_cmd(CMD23, count); /* ACMD23 */
 8001382:	6839      	ldr	r1, [r7, #0]
 8001384:	2057      	movs	r0, #87	; 0x57
 8001386:	f7ff fdf5 	bl	8000f74 <send_cmd>
		}
		if (send_cmd(CMD25, sector) == 0) { /* WRITE_MULTIPLE_BLOCK */
 800138a:	6879      	ldr	r1, [r7, #4]
 800138c:	2059      	movs	r0, #89	; 0x59
 800138e:	f7ff fdf1 	bl	8000f74 <send_cmd>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d11b      	bne.n	80013d0 <disk_write+0xe4>
			do {
				if (!xmit_datablock(buff, 0xFC))
 8001398:	21fc      	movs	r1, #252	; 0xfc
 800139a:	68b8      	ldr	r0, [r7, #8]
 800139c:	f7ff fd96 	bl	8000ecc <xmit_datablock>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d00a      	beq.n	80013bc <disk_write+0xd0>
					break;
				buff += 512;
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80013ac:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	3b01      	subs	r3, #1
 80013b2:	603b      	str	r3, [r7, #0]
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d1ee      	bne.n	8001398 <disk_write+0xac>
 80013ba:	e000      	b.n	80013be <disk_write+0xd2>
					break;
 80013bc:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) /* STOP_TRAN token */
 80013be:	21fd      	movs	r1, #253	; 0xfd
 80013c0:	2000      	movs	r0, #0
 80013c2:	f7ff fd83 	bl	8000ecc <xmit_datablock>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d101      	bne.n	80013d0 <disk_write+0xe4>
				count = 1;
 80013cc:	2301      	movs	r3, #1
 80013ce:	603b      	str	r3, [r7, #0]
		}
	}

	DESELECT(); /* CS = H */
 80013d0:	f7ff fc77 	bl	8000cc2 <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 80013d4:	f7ff fc96 	bl	8000d04 <rcvr_spi>

	return count ? RES_ERROR : RES_OK;
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	bf14      	ite	ne
 80013de:	2301      	movne	r3, #1
 80013e0:	2300      	moveq	r3, #0
 80013e2:	b2db      	uxtb	r3, r3
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3710      	adds	r7, #16
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	20000000 	.word	0x20000000
 80013f0:	200000f6 	.word	0x200000f6

080013f4 <disk_ioctl>:
/*-----------------------------------------------------------------------*/

DRESULT disk_ioctl(BYTE drv, /* Physical drive nmuber (0) */
BYTE ctrl, /* Control code */
void *buff /* Buffer to send/receive control data */
) {
 80013f4:	b590      	push	{r4, r7, lr}
 80013f6:	b08b      	sub	sp, #44	; 0x2c
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	4603      	mov	r3, r0
 80013fc:	603a      	str	r2, [r7, #0]
 80013fe:	71fb      	strb	r3, [r7, #7]
 8001400:	460b      	mov	r3, r1
 8001402:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16], *ptr = buff;
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	623b      	str	r3, [r7, #32]
	WORD csize;

	if (drv)
 8001408:	79fb      	ldrb	r3, [r7, #7]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <disk_ioctl+0x1e>
		return RES_PARERR;
 800140e:	2304      	movs	r3, #4
 8001410:	e16a      	b.n	80016e8 <disk_ioctl+0x2f4>

	res = RES_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER_OFF) {
 8001418:	79bb      	ldrb	r3, [r7, #6]
 800141a:	2b07      	cmp	r3, #7
 800141c:	d127      	bne.n	800146e <disk_ioctl+0x7a>
		switch (*ptr) {
 800141e:	6a3b      	ldr	r3, [r7, #32]
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	2b01      	cmp	r3, #1
 8001424:	d00e      	beq.n	8001444 <disk_ioctl+0x50>
 8001426:	2b02      	cmp	r3, #2
 8001428:	d012      	beq.n	8001450 <disk_ioctl+0x5c>
 800142a:	2b00      	cmp	r3, #0
 800142c:	d11b      	bne.n	8001466 <disk_ioctl+0x72>
		case 0: /* Sub control code == 0 (POWER_OFF) */
			if (chk_power())
 800142e:	f7ff fd0b 	bl	8000e48 <chk_power>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <disk_ioctl+0x48>
				power_off(); /* Power off */
 8001438:	f7ff fcfa 	bl	8000e30 <power_off>
			res = RES_OK;
 800143c:	2300      	movs	r3, #0
 800143e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001442:	e14f      	b.n	80016e4 <disk_ioctl+0x2f0>
		case 1: /* Sub control code == 1 (POWER_ON) */
			power_on(); /* Power on */
 8001444:	f7ff fca6 	bl	8000d94 <power_on>
			res = RES_OK;
 8001448:	2300      	movs	r3, #0
 800144a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800144e:	e149      	b.n	80016e4 <disk_ioctl+0x2f0>
		case 2: /* Sub control code == 2 (POWER_GET) */
			*(ptr + 1) = (BYTE) chk_power();
 8001450:	f7ff fcfa 	bl	8000e48 <chk_power>
 8001454:	4602      	mov	r2, r0
 8001456:	6a3b      	ldr	r3, [r7, #32]
 8001458:	3301      	adds	r3, #1
 800145a:	b2d2      	uxtb	r2, r2
 800145c:	701a      	strb	r2, [r3, #0]
			res = RES_OK;
 800145e:	2300      	movs	r3, #0
 8001460:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001464:	e13e      	b.n	80016e4 <disk_ioctl+0x2f0>
		default:
			res = RES_PARERR;
 8001466:	2304      	movs	r3, #4
 8001468:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800146c:	e13a      	b.n	80016e4 <disk_ioctl+0x2f0>
		}
	} else {
		if (Stat & STA_NOINIT)
 800146e:	4ba0      	ldr	r3, [pc, #640]	; (80016f0 <disk_ioctl+0x2fc>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	b2db      	uxtb	r3, r3
 8001474:	f003 0301 	and.w	r3, r3, #1
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <disk_ioctl+0x8c>
			return RES_NOTRDY;
 800147c:	2303      	movs	r3, #3
 800147e:	e133      	b.n	80016e8 <disk_ioctl+0x2f4>

		SELECT(); /* CS = L */
 8001480:	f7ff fc18 	bl	8000cb4 <SELECT>

		switch (ctrl) {
 8001484:	79bb      	ldrb	r3, [r7, #6]
 8001486:	2b35      	cmp	r3, #53	; 0x35
 8001488:	f200 811d 	bhi.w	80016c6 <disk_ioctl+0x2d2>
 800148c:	a201      	add	r2, pc, #4	; (adr r2, 8001494 <disk_ioctl+0xa0>)
 800148e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001492:	bf00      	nop
 8001494:	0800162f 	.word	0x0800162f
 8001498:	0800156d 	.word	0x0800156d
 800149c:	0800161f 	.word	0x0800161f
 80014a0:	080016c7 	.word	0x080016c7
 80014a4:	080016c7 	.word	0x080016c7
 80014a8:	080016c7 	.word	0x080016c7
 80014ac:	080016c7 	.word	0x080016c7
 80014b0:	080016c7 	.word	0x080016c7
 80014b4:	080016c7 	.word	0x080016c7
 80014b8:	080016c7 	.word	0x080016c7
 80014bc:	080016c7 	.word	0x080016c7
 80014c0:	080016c7 	.word	0x080016c7
 80014c4:	080016c7 	.word	0x080016c7
 80014c8:	080016c7 	.word	0x080016c7
 80014cc:	080016c7 	.word	0x080016c7
 80014d0:	080016c7 	.word	0x080016c7
 80014d4:	080016c7 	.word	0x080016c7
 80014d8:	080016c7 	.word	0x080016c7
 80014dc:	080016c7 	.word	0x080016c7
 80014e0:	080016c7 	.word	0x080016c7
 80014e4:	080016c7 	.word	0x080016c7
 80014e8:	080016c7 	.word	0x080016c7
 80014ec:	080016c7 	.word	0x080016c7
 80014f0:	080016c7 	.word	0x080016c7
 80014f4:	080016c7 	.word	0x080016c7
 80014f8:	080016c7 	.word	0x080016c7
 80014fc:	080016c7 	.word	0x080016c7
 8001500:	080016c7 	.word	0x080016c7
 8001504:	080016c7 	.word	0x080016c7
 8001508:	080016c7 	.word	0x080016c7
 800150c:	080016c7 	.word	0x080016c7
 8001510:	080016c7 	.word	0x080016c7
 8001514:	080016c7 	.word	0x080016c7
 8001518:	080016c7 	.word	0x080016c7
 800151c:	080016c7 	.word	0x080016c7
 8001520:	080016c7 	.word	0x080016c7
 8001524:	080016c7 	.word	0x080016c7
 8001528:	080016c7 	.word	0x080016c7
 800152c:	080016c7 	.word	0x080016c7
 8001530:	080016c7 	.word	0x080016c7
 8001534:	080016c7 	.word	0x080016c7
 8001538:	080016c7 	.word	0x080016c7
 800153c:	080016c7 	.word	0x080016c7
 8001540:	080016c7 	.word	0x080016c7
 8001544:	080016c7 	.word	0x080016c7
 8001548:	080016c7 	.word	0x080016c7
 800154c:	080016c7 	.word	0x080016c7
 8001550:	080016c7 	.word	0x080016c7
 8001554:	080016c7 	.word	0x080016c7
 8001558:	080016c7 	.word	0x080016c7
 800155c:	080016c7 	.word	0x080016c7
 8001560:	08001641 	.word	0x08001641
 8001564:	08001665 	.word	0x08001665
 8001568:	08001689 	.word	0x08001689
		case GET_SECTOR_COUNT: /* Get number of sectors on the disk (DWORD) */
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800156c:	2100      	movs	r1, #0
 800156e:	2049      	movs	r0, #73	; 0x49
 8001570:	f7ff fd00 	bl	8000f74 <send_cmd>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	f040 80a9 	bne.w	80016ce <disk_ioctl+0x2da>
 800157c:	f107 030c 	add.w	r3, r7, #12
 8001580:	2110      	movs	r1, #16
 8001582:	4618      	mov	r0, r3
 8001584:	f7ff fc6c 	bl	8000e60 <rcvr_datablock>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	f000 809f 	beq.w	80016ce <disk_ioctl+0x2da>
				if ((csd[0] >> 6) == 1) { /* SDC ver 2.00 */
 8001590:	7b3b      	ldrb	r3, [r7, #12]
 8001592:	099b      	lsrs	r3, r3, #6
 8001594:	b2db      	uxtb	r3, r3
 8001596:	2b01      	cmp	r3, #1
 8001598:	d10e      	bne.n	80015b8 <disk_ioctl+0x1c4>
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 800159a:	7d7b      	ldrb	r3, [r7, #21]
 800159c:	b29a      	uxth	r2, r3
 800159e:	7d3b      	ldrb	r3, [r7, #20]
 80015a0:	b29b      	uxth	r3, r3
 80015a2:	021b      	lsls	r3, r3, #8
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	4413      	add	r3, r2
 80015a8:	b29b      	uxth	r3, r3
 80015aa:	3301      	adds	r3, #1
 80015ac:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 80015ae:	8bfb      	ldrh	r3, [r7, #30]
 80015b0:	029a      	lsls	r2, r3, #10
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	e02e      	b.n	8001616 <disk_ioctl+0x222>
				} else { /* MMC or SDC ver 1.XX */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7)
 80015b8:	7c7b      	ldrb	r3, [r7, #17]
 80015ba:	f003 030f 	and.w	r3, r3, #15
 80015be:	b2da      	uxtb	r2, r3
 80015c0:	7dbb      	ldrb	r3, [r7, #22]
 80015c2:	09db      	lsrs	r3, r3, #7
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	4413      	add	r3, r2
 80015c8:	b2da      	uxtb	r2, r3
							+ ((csd[9] & 3) << 1) + 2;
 80015ca:	7d7b      	ldrb	r3, [r7, #21]
 80015cc:	005b      	lsls	r3, r3, #1
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	f003 0306 	and.w	r3, r3, #6
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	4413      	add	r3, r2
 80015d8:	b2db      	uxtb	r3, r3
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7)
 80015da:	3302      	adds	r3, #2
 80015dc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2)
 80015e0:	7d3b      	ldrb	r3, [r7, #20]
 80015e2:	099b      	lsrs	r3, r3, #6
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	b29a      	uxth	r2, r3
 80015e8:	7cfb      	ldrb	r3, [r7, #19]
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	b29b      	uxth	r3, r3
 80015f0:	4413      	add	r3, r2
 80015f2:	b29a      	uxth	r2, r3
							+ ((WORD) (csd[6] & 3) << 10) + 1;
 80015f4:	7cbb      	ldrb	r3, [r7, #18]
 80015f6:	029b      	lsls	r3, r3, #10
 80015f8:	b29b      	uxth	r3, r3
 80015fa:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80015fe:	b29b      	uxth	r3, r3
 8001600:	4413      	add	r3, r2
 8001602:	b29b      	uxth	r3, r3
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2)
 8001604:	3301      	adds	r3, #1
 8001606:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8001608:	8bfa      	ldrh	r2, [r7, #30]
 800160a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800160e:	3b09      	subs	r3, #9
 8001610:	409a      	lsls	r2, r3
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8001616:	2300      	movs	r3, #0
 8001618:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 800161c:	e057      	b.n	80016ce <disk_ioctl+0x2da>

		case GET_SECTOR_SIZE: /* Get sectors on the disk (WORD) */
			*(WORD*) buff = 512;
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001624:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8001626:	2300      	movs	r3, #0
 8001628:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800162c:	e056      	b.n	80016dc <disk_ioctl+0x2e8>

		case CTRL_SYNC: /* Make sure that data has been written */
			if (wait_ready() == 0xFF)
 800162e:	f7ff fb95 	bl	8000d5c <wait_ready>
 8001632:	4603      	mov	r3, r0
 8001634:	2bff      	cmp	r3, #255	; 0xff
 8001636:	d14c      	bne.n	80016d2 <disk_ioctl+0x2de>
				res = RES_OK;
 8001638:	2300      	movs	r3, #0
 800163a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800163e:	e048      	b.n	80016d2 <disk_ioctl+0x2de>

		case MMC_GET_CSD: /* Receive CSD as a data block (16 bytes) */
			if (send_cmd(CMD9, 0) == 0 /* READ_CSD */
 8001640:	2100      	movs	r1, #0
 8001642:	2049      	movs	r0, #73	; 0x49
 8001644:	f7ff fc96 	bl	8000f74 <send_cmd>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d143      	bne.n	80016d6 <disk_ioctl+0x2e2>
			&& rcvr_datablock(ptr, 16))
 800164e:	2110      	movs	r1, #16
 8001650:	6a38      	ldr	r0, [r7, #32]
 8001652:	f7ff fc05 	bl	8000e60 <rcvr_datablock>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d03c      	beq.n	80016d6 <disk_ioctl+0x2e2>
				res = RES_OK;
 800165c:	2300      	movs	r3, #0
 800165e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001662:	e038      	b.n	80016d6 <disk_ioctl+0x2e2>

		case MMC_GET_CID: /* Receive CID as a data block (16 bytes) */
			if (send_cmd(CMD10, 0) == 0 /* READ_CID */
 8001664:	2100      	movs	r1, #0
 8001666:	204a      	movs	r0, #74	; 0x4a
 8001668:	f7ff fc84 	bl	8000f74 <send_cmd>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d133      	bne.n	80016da <disk_ioctl+0x2e6>
			&& rcvr_datablock(ptr, 16))
 8001672:	2110      	movs	r1, #16
 8001674:	6a38      	ldr	r0, [r7, #32]
 8001676:	f7ff fbf3 	bl	8000e60 <rcvr_datablock>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d02c      	beq.n	80016da <disk_ioctl+0x2e6>
				res = RES_OK;
 8001680:	2300      	movs	r3, #0
 8001682:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001686:	e028      	b.n	80016da <disk_ioctl+0x2e6>

		case MMC_GET_OCR: /* Receive OCR as an R3 resp (4 bytes) */
			if (send_cmd(CMD58, 0) == 0) { /* READ_OCR */
 8001688:	2100      	movs	r1, #0
 800168a:	207a      	movs	r0, #122	; 0x7a
 800168c:	f7ff fc72 	bl	8000f74 <send_cmd>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d117      	bne.n	80016c6 <disk_ioctl+0x2d2>
				for (n = 0; n < 4; n++)
 8001696:	2300      	movs	r3, #0
 8001698:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800169c:	e00b      	b.n	80016b6 <disk_ioctl+0x2c2>
					*ptr++ = rcvr_spi();
 800169e:	6a3c      	ldr	r4, [r7, #32]
 80016a0:	1c63      	adds	r3, r4, #1
 80016a2:	623b      	str	r3, [r7, #32]
 80016a4:	f7ff fb2e 	bl	8000d04 <rcvr_spi>
 80016a8:	4603      	mov	r3, r0
 80016aa:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 80016ac:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80016b0:	3301      	adds	r3, #1
 80016b2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80016b6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80016ba:	2b03      	cmp	r3, #3
 80016bc:	d9ef      	bls.n	800169e <disk_ioctl+0x2aa>
				res = RES_OK;
 80016be:	2300      	movs	r3, #0
 80016c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
 80016c4:	e00a      	b.n	80016dc <disk_ioctl+0x2e8>
//            *ptr = CardType;
//            res = RES_OK;
//            break;

		default:
			res = RES_PARERR;
 80016c6:	2304      	movs	r3, #4
 80016c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80016cc:	e006      	b.n	80016dc <disk_ioctl+0x2e8>
			break;
 80016ce:	bf00      	nop
 80016d0:	e004      	b.n	80016dc <disk_ioctl+0x2e8>
			break;
 80016d2:	bf00      	nop
 80016d4:	e002      	b.n	80016dc <disk_ioctl+0x2e8>
			break;
 80016d6:	bf00      	nop
 80016d8:	e000      	b.n	80016dc <disk_ioctl+0x2e8>
			break;
 80016da:	bf00      	nop
		}

		DESELECT(); /* CS = H */
 80016dc:	f7ff faf1 	bl	8000cc2 <DESELECT>
		rcvr_spi(); /* Idle (Release DO) */
 80016e0:	f7ff fb10 	bl	8000d04 <rcvr_spi>
	}

	return res;
 80016e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	372c      	adds	r7, #44	; 0x2c
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd90      	pop	{r4, r7, pc}
 80016f0:	20000000 	.word	0x20000000

080016f4 <disk_timerproc>:
/*-----------------------------------------------------------------------*/
/* Device Timer Interrupt Procedure  (Platform dependent)                */
/*-----------------------------------------------------------------------*/
/* This function must be called in period of 10ms                        */

void disk_timerproc(void) {
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
//    BYTE n, s;
	BYTE n;

	n = Timer1; /* 100Hz decrement timer */
 80016fa:	4b0f      	ldr	r3, [pc, #60]	; (8001738 <disk_timerproc+0x44>)
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	71fb      	strb	r3, [r7, #7]
	if (n)
 8001700:	79fb      	ldrb	r3, [r7, #7]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d005      	beq.n	8001712 <disk_timerproc+0x1e>
		Timer1 = --n;
 8001706:	79fb      	ldrb	r3, [r7, #7]
 8001708:	3b01      	subs	r3, #1
 800170a:	71fb      	strb	r3, [r7, #7]
 800170c:	4a0a      	ldr	r2, [pc, #40]	; (8001738 <disk_timerproc+0x44>)
 800170e:	79fb      	ldrb	r3, [r7, #7]
 8001710:	7013      	strb	r3, [r2, #0]
	n = Timer2;
 8001712:	4b0a      	ldr	r3, [pc, #40]	; (800173c <disk_timerproc+0x48>)
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	71fb      	strb	r3, [r7, #7]
	if (n)
 8001718:	79fb      	ldrb	r3, [r7, #7]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d005      	beq.n	800172a <disk_timerproc+0x36>
		Timer2 = --n;
 800171e:	79fb      	ldrb	r3, [r7, #7]
 8001720:	3b01      	subs	r3, #1
 8001722:	71fb      	strb	r3, [r7, #7]
 8001724:	4a05      	ldr	r2, [pc, #20]	; (800173c <disk_timerproc+0x48>)
 8001726:	79fb      	ldrb	r3, [r7, #7]
 8001728:	7013      	strb	r3, [r2, #0]

}
 800172a:	bf00      	nop
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	200000f4 	.word	0x200000f4
 800173c:	200000f5 	.word	0x200000f5

08001740 <sdcard_systick_timerproc>:

volatile unsigned short int sdcard_timer;

void sdcard_systick_timerproc(void) {
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
	++sdcard_timer;
 8001744:	4b09      	ldr	r3, [pc, #36]	; (800176c <sdcard_systick_timerproc+0x2c>)
 8001746:	881b      	ldrh	r3, [r3, #0]
 8001748:	b29b      	uxth	r3, r3
 800174a:	3301      	adds	r3, #1
 800174c:	b29a      	uxth	r2, r3
 800174e:	4b07      	ldr	r3, [pc, #28]	; (800176c <sdcard_systick_timerproc+0x2c>)
 8001750:	801a      	strh	r2, [r3, #0]
	if (sdcard_timer >= 10) {
 8001752:	4b06      	ldr	r3, [pc, #24]	; (800176c <sdcard_systick_timerproc+0x2c>)
 8001754:	881b      	ldrh	r3, [r3, #0]
 8001756:	b29b      	uxth	r3, r3
 8001758:	2b09      	cmp	r3, #9
 800175a:	d904      	bls.n	8001766 <sdcard_systick_timerproc+0x26>
		sdcard_timer = 0;
 800175c:	4b03      	ldr	r3, [pc, #12]	; (800176c <sdcard_systick_timerproc+0x2c>)
 800175e:	2200      	movs	r2, #0
 8001760:	801a      	strh	r2, [r3, #0]
		disk_timerproc();
 8001762:	f7ff ffc7 	bl	80016f4 <disk_timerproc>
	}
}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	20000360 	.word	0x20000360

08001770 <get_fattime>:
/*---------------------------------------------------------*/
/* This is a real time clock service to be called from     */
/* FatFs module. Any valid time must be returned even if   */
/* the system does not support a real time clock.          */

DWORD get_fattime(void) {
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0

	return ((2007UL - 1980) << 25) // Year = 2007
 8001774:	4b02      	ldr	r3, [pc, #8]	; (8001780 <get_fattime+0x10>)
			| (11U << 11) // Hour = 11
			| (38U << 5) // Min = 38
			| (0U >> 1) // Sec = 0
	;

}
 8001776:	4618      	mov	r0, r3
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr
 8001780:	36c55cc0 	.word	0x36c55cc0

08001784 <ld_word>:
 8001784:	b480      	push	{r7}
 8001786:	b085      	sub	sp, #20
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	3301      	adds	r3, #1
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	81fb      	strh	r3, [r7, #14]
 8001794:	89fb      	ldrh	r3, [r7, #14]
 8001796:	021b      	lsls	r3, r3, #8
 8001798:	b21a      	sxth	r2, r3
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	b21b      	sxth	r3, r3
 80017a0:	4313      	orrs	r3, r2
 80017a2:	b21b      	sxth	r3, r3
 80017a4:	81fb      	strh	r3, [r7, #14]
 80017a6:	89fb      	ldrh	r3, [r7, #14]
 80017a8:	4618      	mov	r0, r3
 80017aa:	3714      	adds	r7, #20
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr

080017b4 <ld_dword>:
 80017b4:	b480      	push	{r7}
 80017b6:	b085      	sub	sp, #20
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	3303      	adds	r3, #3
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	60fb      	str	r3, [r7, #12]
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	021b      	lsls	r3, r3, #8
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	3202      	adds	r2, #2
 80017cc:	7812      	ldrb	r2, [r2, #0]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	60fb      	str	r3, [r7, #12]
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	021b      	lsls	r3, r3, #8
 80017d6:	687a      	ldr	r2, [r7, #4]
 80017d8:	3201      	adds	r2, #1
 80017da:	7812      	ldrb	r2, [r2, #0]
 80017dc:	4313      	orrs	r3, r2
 80017de:	60fb      	str	r3, [r7, #12]
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	021b      	lsls	r3, r3, #8
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	7812      	ldrb	r2, [r2, #0]
 80017e8:	4313      	orrs	r3, r2
 80017ea:	60fb      	str	r3, [r7, #12]
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	4618      	mov	r0, r3
 80017f0:	3714      	adds	r7, #20
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr

080017fa <st_word>:
 80017fa:	b480      	push	{r7}
 80017fc:	b083      	sub	sp, #12
 80017fe:	af00      	add	r7, sp, #0
 8001800:	6078      	str	r0, [r7, #4]
 8001802:	460b      	mov	r3, r1
 8001804:	807b      	strh	r3, [r7, #2]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	1c5a      	adds	r2, r3, #1
 800180a:	607a      	str	r2, [r7, #4]
 800180c:	887a      	ldrh	r2, [r7, #2]
 800180e:	b2d2      	uxtb	r2, r2
 8001810:	701a      	strb	r2, [r3, #0]
 8001812:	887b      	ldrh	r3, [r7, #2]
 8001814:	0a1b      	lsrs	r3, r3, #8
 8001816:	807b      	strh	r3, [r7, #2]
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	1c5a      	adds	r2, r3, #1
 800181c:	607a      	str	r2, [r7, #4]
 800181e:	887a      	ldrh	r2, [r7, #2]
 8001820:	b2d2      	uxtb	r2, r2
 8001822:	701a      	strb	r2, [r3, #0]
 8001824:	bf00      	nop
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <st_dword>:
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	6039      	str	r1, [r7, #0]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	1c5a      	adds	r2, r3, #1
 800183e:	607a      	str	r2, [r7, #4]
 8001840:	683a      	ldr	r2, [r7, #0]
 8001842:	b2d2      	uxtb	r2, r2
 8001844:	701a      	strb	r2, [r3, #0]
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	0a1b      	lsrs	r3, r3, #8
 800184a:	603b      	str	r3, [r7, #0]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	1c5a      	adds	r2, r3, #1
 8001850:	607a      	str	r2, [r7, #4]
 8001852:	683a      	ldr	r2, [r7, #0]
 8001854:	b2d2      	uxtb	r2, r2
 8001856:	701a      	strb	r2, [r3, #0]
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	0a1b      	lsrs	r3, r3, #8
 800185c:	603b      	str	r3, [r7, #0]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	1c5a      	adds	r2, r3, #1
 8001862:	607a      	str	r2, [r7, #4]
 8001864:	683a      	ldr	r2, [r7, #0]
 8001866:	b2d2      	uxtb	r2, r2
 8001868:	701a      	strb	r2, [r3, #0]
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	0a1b      	lsrs	r3, r3, #8
 800186e:	603b      	str	r3, [r7, #0]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	1c5a      	adds	r2, r3, #1
 8001874:	607a      	str	r2, [r7, #4]
 8001876:	683a      	ldr	r2, [r7, #0]
 8001878:	b2d2      	uxtb	r2, r2
 800187a:	701a      	strb	r2, [r3, #0]
 800187c:	bf00      	nop
 800187e:	370c      	adds	r7, #12
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr

08001888 <mem_cpy>:
 8001888:	b480      	push	{r7}
 800188a:	b087      	sub	sp, #28
 800188c:	af00      	add	r7, sp, #0
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	617b      	str	r3, [r7, #20]
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	613b      	str	r3, [r7, #16]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d00d      	beq.n	80018be <mem_cpy+0x36>
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	1c53      	adds	r3, r2, #1
 80018a6:	613b      	str	r3, [r7, #16]
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	1c59      	adds	r1, r3, #1
 80018ac:	6179      	str	r1, [r7, #20]
 80018ae:	7812      	ldrb	r2, [r2, #0]
 80018b0:	701a      	strb	r2, [r3, #0]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	3b01      	subs	r3, #1
 80018b6:	607b      	str	r3, [r7, #4]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d1f1      	bne.n	80018a2 <mem_cpy+0x1a>
 80018be:	bf00      	nop
 80018c0:	371c      	adds	r7, #28
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr

080018ca <mem_set>:
 80018ca:	b480      	push	{r7}
 80018cc:	b087      	sub	sp, #28
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	60f8      	str	r0, [r7, #12]
 80018d2:	60b9      	str	r1, [r7, #8]
 80018d4:	607a      	str	r2, [r7, #4]
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	617b      	str	r3, [r7, #20]
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	1c5a      	adds	r2, r3, #1
 80018de:	617a      	str	r2, [r7, #20]
 80018e0:	68ba      	ldr	r2, [r7, #8]
 80018e2:	b2d2      	uxtb	r2, r2
 80018e4:	701a      	strb	r2, [r3, #0]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	3b01      	subs	r3, #1
 80018ea:	607b      	str	r3, [r7, #4]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d1f3      	bne.n	80018da <mem_set+0x10>
 80018f2:	bf00      	nop
 80018f4:	371c      	adds	r7, #28
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr

080018fe <mem_cmp>:
 80018fe:	b480      	push	{r7}
 8001900:	b089      	sub	sp, #36	; 0x24
 8001902:	af00      	add	r7, sp, #0
 8001904:	60f8      	str	r0, [r7, #12]
 8001906:	60b9      	str	r1, [r7, #8]
 8001908:	607a      	str	r2, [r7, #4]
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	61fb      	str	r3, [r7, #28]
 800190e:	68bb      	ldr	r3, [r7, #8]
 8001910:	61bb      	str	r3, [r7, #24]
 8001912:	2300      	movs	r3, #0
 8001914:	617b      	str	r3, [r7, #20]
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	1c5a      	adds	r2, r3, #1
 800191a:	61fa      	str	r2, [r7, #28]
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	4619      	mov	r1, r3
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	1c5a      	adds	r2, r3, #1
 8001924:	61ba      	str	r2, [r7, #24]
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	1acb      	subs	r3, r1, r3
 800192a:	617b      	str	r3, [r7, #20]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	3b01      	subs	r3, #1
 8001930:	607b      	str	r3, [r7, #4]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d002      	beq.n	800193e <mem_cmp+0x40>
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d0eb      	beq.n	8001916 <mem_cmp+0x18>
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	4618      	mov	r0, r3
 8001942:	3724      	adds	r7, #36	; 0x24
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <chk_chr>:
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
 8001956:	e002      	b.n	800195e <chk_chr+0x12>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	3301      	adds	r3, #1
 800195c:	607b      	str	r3, [r7, #4]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d005      	beq.n	8001972 <chk_chr+0x26>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	461a      	mov	r2, r3
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	4293      	cmp	r3, r2
 8001970:	d1f2      	bne.n	8001958 <chk_chr+0xc>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	4618      	mov	r0, r3
 8001978:	370c      	adds	r7, #12
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr

08001982 <dbc_1st>:
 8001982:	b480      	push	{r7}
 8001984:	b083      	sub	sp, #12
 8001986:	af00      	add	r7, sp, #0
 8001988:	4603      	mov	r3, r0
 800198a:	71fb      	strb	r3, [r7, #7]
 800198c:	2281      	movs	r2, #129	; 0x81
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	4293      	cmp	r3, r2
 8001992:	d30f      	bcc.n	80019b4 <dbc_1st+0x32>
 8001994:	229f      	movs	r2, #159	; 0x9f
 8001996:	79fb      	ldrb	r3, [r7, #7]
 8001998:	4293      	cmp	r3, r2
 800199a:	d801      	bhi.n	80019a0 <dbc_1st+0x1e>
 800199c:	2301      	movs	r3, #1
 800199e:	e00a      	b.n	80019b6 <dbc_1st+0x34>
 80019a0:	22e0      	movs	r2, #224	; 0xe0
 80019a2:	79fb      	ldrb	r3, [r7, #7]
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d305      	bcc.n	80019b4 <dbc_1st+0x32>
 80019a8:	22fc      	movs	r2, #252	; 0xfc
 80019aa:	79fb      	ldrb	r3, [r7, #7]
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d801      	bhi.n	80019b4 <dbc_1st+0x32>
 80019b0:	2301      	movs	r3, #1
 80019b2:	e000      	b.n	80019b6 <dbc_1st+0x34>
 80019b4:	2300      	movs	r3, #0
 80019b6:	4618      	mov	r0, r3
 80019b8:	370c      	adds	r7, #12
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr

080019c2 <dbc_2nd>:
 80019c2:	b480      	push	{r7}
 80019c4:	b083      	sub	sp, #12
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	4603      	mov	r3, r0
 80019ca:	71fb      	strb	r3, [r7, #7]
 80019cc:	2240      	movs	r2, #64	; 0x40
 80019ce:	79fb      	ldrb	r3, [r7, #7]
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d319      	bcc.n	8001a08 <dbc_2nd+0x46>
 80019d4:	227e      	movs	r2, #126	; 0x7e
 80019d6:	79fb      	ldrb	r3, [r7, #7]
 80019d8:	4293      	cmp	r3, r2
 80019da:	d801      	bhi.n	80019e0 <dbc_2nd+0x1e>
 80019dc:	2301      	movs	r3, #1
 80019de:	e014      	b.n	8001a0a <dbc_2nd+0x48>
 80019e0:	2280      	movs	r2, #128	; 0x80
 80019e2:	79fb      	ldrb	r3, [r7, #7]
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d305      	bcc.n	80019f4 <dbc_2nd+0x32>
 80019e8:	22fc      	movs	r2, #252	; 0xfc
 80019ea:	79fb      	ldrb	r3, [r7, #7]
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d801      	bhi.n	80019f4 <dbc_2nd+0x32>
 80019f0:	2301      	movs	r3, #1
 80019f2:	e00a      	b.n	8001a0a <dbc_2nd+0x48>
 80019f4:	2200      	movs	r2, #0
 80019f6:	79fb      	ldrb	r3, [r7, #7]
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d305      	bcc.n	8001a08 <dbc_2nd+0x46>
 80019fc:	2200      	movs	r2, #0
 80019fe:	79fb      	ldrb	r3, [r7, #7]
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d801      	bhi.n	8001a08 <dbc_2nd+0x46>
 8001a04:	2301      	movs	r3, #1
 8001a06:	e000      	b.n	8001a0a <dbc_2nd+0x48>
 8001a08:	2300      	movs	r3, #0
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr

08001a16 <sync_window>:
 8001a16:	b580      	push	{r7, lr}
 8001a18:	b084      	sub	sp, #16
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	6078      	str	r0, [r7, #4]
 8001a1e:	2300      	movs	r3, #0
 8001a20:	73fb      	strb	r3, [r7, #15]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	78db      	ldrb	r3, [r3, #3]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d02c      	beq.n	8001a84 <sync_window+0x6e>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	7858      	ldrb	r0, [r3, #1]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a38:	2301      	movs	r3, #1
 8001a3a:	f7ff fc57 	bl	80012ec <disk_write>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d11d      	bne.n	8001a80 <sync_window+0x6a>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	70da      	strb	r2, [r3, #3]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6a1b      	ldr	r3, [r3, #32]
 8001a52:	1ad2      	subs	r2, r2, r3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	699b      	ldr	r3, [r3, #24]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d213      	bcs.n	8001a84 <sync_window+0x6e>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	789b      	ldrb	r3, [r3, #2]
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d10f      	bne.n	8001a84 <sync_window+0x6e>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	7858      	ldrb	r0, [r3, #1]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	699b      	ldr	r3, [r3, #24]
 8001a76:	441a      	add	r2, r3
 8001a78:	2301      	movs	r3, #1
 8001a7a:	f7ff fc37 	bl	80012ec <disk_write>
 8001a7e:	e001      	b.n	8001a84 <sync_window+0x6e>
 8001a80:	2301      	movs	r3, #1
 8001a82:	73fb      	strb	r3, [r7, #15]
 8001a84:	7bfb      	ldrb	r3, [r7, #15]
 8001a86:	4618      	mov	r0, r3
 8001a88:	3710      	adds	r7, #16
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}

08001a8e <move_window>:
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b084      	sub	sp, #16
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	6078      	str	r0, [r7, #4]
 8001a96:	6039      	str	r1, [r7, #0]
 8001a98:	2300      	movs	r3, #0
 8001a9a:	73fb      	strb	r3, [r7, #15]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001aa0:	683a      	ldr	r2, [r7, #0]
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d01b      	beq.n	8001ade <move_window+0x50>
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	f7ff ffb5 	bl	8001a16 <sync_window>
 8001aac:	4603      	mov	r3, r0
 8001aae:	73fb      	strb	r3, [r7, #15]
 8001ab0:	7bfb      	ldrb	r3, [r7, #15]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d113      	bne.n	8001ade <move_window+0x50>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	7858      	ldrb	r0, [r3, #1]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	683a      	ldr	r2, [r7, #0]
 8001ac4:	f7ff fba8 	bl	8001218 <disk_read>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d004      	beq.n	8001ad8 <move_window+0x4a>
 8001ace:	f04f 33ff 	mov.w	r3, #4294967295
 8001ad2:	603b      	str	r3, [r7, #0]
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	73fb      	strb	r3, [r7, #15]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	683a      	ldr	r2, [r7, #0]
 8001adc:	62da      	str	r2, [r3, #44]	; 0x2c
 8001ade:	7bfb      	ldrb	r3, [r7, #15]
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3710      	adds	r7, #16
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <sync_fs>:
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	6878      	ldr	r0, [r7, #4]
 8001af2:	f7ff ff90 	bl	8001a16 <sync_window>
 8001af6:	4603      	mov	r3, r0
 8001af8:	73fb      	strb	r3, [r7, #15]
 8001afa:	7bfb      	ldrb	r3, [r7, #15]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d158      	bne.n	8001bb2 <sync_fs+0xca>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	2b03      	cmp	r3, #3
 8001b06:	d148      	bne.n	8001b9a <sync_fs+0xb2>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	791b      	ldrb	r3, [r3, #4]
 8001b0c:	2b01      	cmp	r3, #1
 8001b0e:	d144      	bne.n	8001b9a <sync_fs+0xb2>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	3330      	adds	r3, #48	; 0x30
 8001b14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b18:	2100      	movs	r1, #0
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7ff fed5 	bl	80018ca <mem_set>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	3330      	adds	r3, #48	; 0x30
 8001b24:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8001b28:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7ff fe64 	bl	80017fa <st_word>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	3330      	adds	r3, #48	; 0x30
 8001b36:	4921      	ldr	r1, [pc, #132]	; (8001bbc <sync_fs+0xd4>)
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7ff fe79 	bl	8001830 <st_dword>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	3330      	adds	r3, #48	; 0x30
 8001b42:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8001b46:	491e      	ldr	r1, [pc, #120]	; (8001bc0 <sync_fs+0xd8>)
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff fe71 	bl	8001830 <st_dword>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	3330      	adds	r3, #48	; 0x30
 8001b52:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	691b      	ldr	r3, [r3, #16]
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4610      	mov	r0, r2
 8001b5e:	f7ff fe67 	bl	8001830 <st_dword>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	3330      	adds	r3, #48	; 0x30
 8001b66:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	68db      	ldr	r3, [r3, #12]
 8001b6e:	4619      	mov	r1, r3
 8001b70:	4610      	mov	r0, r2
 8001b72:	f7ff fe5d 	bl	8001830 <st_dword>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	69db      	ldr	r3, [r3, #28]
 8001b7a:	1c5a      	adds	r2, r3, #1
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	7858      	ldrb	r0, [r3, #1]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b8e:	2301      	movs	r3, #1
 8001b90:	f7ff fbac 	bl	80012ec <disk_write>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2200      	movs	r2, #0
 8001b98:	711a      	strb	r2, [r3, #4]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	785b      	ldrb	r3, [r3, #1]
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7ff fc26 	bl	80013f4 <disk_ioctl>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <sync_fs+0xca>
 8001bae:	2301      	movs	r3, #1
 8001bb0:	73fb      	strb	r3, [r7, #15]
 8001bb2:	7bfb      	ldrb	r3, [r7, #15]
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3710      	adds	r7, #16
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	41615252 	.word	0x41615252
 8001bc0:	61417272 	.word	0x61417272

08001bc4 <clst2sect>:
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	3b02      	subs	r3, #2
 8001bd2:	603b      	str	r3, [r7, #0]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	695b      	ldr	r3, [r3, #20]
 8001bd8:	3b02      	subs	r3, #2
 8001bda:	683a      	ldr	r2, [r7, #0]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d301      	bcc.n	8001be4 <clst2sect+0x20>
 8001be0:	2300      	movs	r3, #0
 8001be2:	e008      	b.n	8001bf6 <clst2sect+0x32>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	895b      	ldrh	r3, [r3, #10]
 8001bec:	4619      	mov	r1, r3
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	fb03 f301 	mul.w	r3, r3, r1
 8001bf4:	4413      	add	r3, r2
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	370c      	adds	r7, #12
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr

08001c02 <get_fat>:
 8001c02:	b580      	push	{r7, lr}
 8001c04:	b086      	sub	sp, #24
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	6078      	str	r0, [r7, #4]
 8001c0a:	6039      	str	r1, [r7, #0]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	613b      	str	r3, [r7, #16]
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d904      	bls.n	8001c22 <get_fat+0x20>
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	695b      	ldr	r3, [r3, #20]
 8001c1c:	683a      	ldr	r2, [r7, #0]
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d302      	bcc.n	8001c28 <get_fat+0x26>
 8001c22:	2301      	movs	r3, #1
 8001c24:	617b      	str	r3, [r7, #20]
 8001c26:	e08c      	b.n	8001d42 <get_fat+0x140>
 8001c28:	f04f 33ff 	mov.w	r3, #4294967295
 8001c2c:	617b      	str	r3, [r7, #20]
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d045      	beq.n	8001cc2 <get_fat+0xc0>
 8001c36:	2b03      	cmp	r3, #3
 8001c38:	d05d      	beq.n	8001cf6 <get_fat+0xf4>
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d177      	bne.n	8001d2e <get_fat+0x12c>
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	60fb      	str	r3, [r7, #12]
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	085b      	lsrs	r3, r3, #1
 8001c46:	68fa      	ldr	r2, [r7, #12]
 8001c48:	4413      	add	r3, r2
 8001c4a:	60fb      	str	r3, [r7, #12]
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	6a1a      	ldr	r2, [r3, #32]
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	0a5b      	lsrs	r3, r3, #9
 8001c54:	4413      	add	r3, r2
 8001c56:	4619      	mov	r1, r3
 8001c58:	6938      	ldr	r0, [r7, #16]
 8001c5a:	f7ff ff18 	bl	8001a8e <move_window>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d167      	bne.n	8001d34 <get_fat+0x132>
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	1c5a      	adds	r2, r3, #1
 8001c68:	60fa      	str	r2, [r7, #12]
 8001c6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	4413      	add	r3, r2
 8001c72:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001c76:	60bb      	str	r3, [r7, #8]
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	6a1a      	ldr	r2, [r3, #32]
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	0a5b      	lsrs	r3, r3, #9
 8001c80:	4413      	add	r3, r2
 8001c82:	4619      	mov	r1, r3
 8001c84:	6938      	ldr	r0, [r7, #16]
 8001c86:	f7ff ff02 	bl	8001a8e <move_window>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d153      	bne.n	8001d38 <get_fat+0x136>
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c96:	693a      	ldr	r2, [r7, #16]
 8001c98:	4413      	add	r3, r2
 8001c9a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001c9e:	021b      	lsls	r3, r3, #8
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	60bb      	str	r3, [r7, #8]
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d002      	beq.n	8001cb8 <get_fat+0xb6>
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	091b      	lsrs	r3, r3, #4
 8001cb6:	e002      	b.n	8001cbe <get_fat+0xbc>
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001cbe:	617b      	str	r3, [r7, #20]
 8001cc0:	e03f      	b.n	8001d42 <get_fat+0x140>
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	6a1a      	ldr	r2, [r3, #32]
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	0a1b      	lsrs	r3, r3, #8
 8001cca:	4413      	add	r3, r2
 8001ccc:	4619      	mov	r1, r3
 8001cce:	6938      	ldr	r0, [r7, #16]
 8001cd0:	f7ff fedd 	bl	8001a8e <move_window>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d130      	bne.n	8001d3c <get_fat+0x13a>
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	005b      	lsls	r3, r3, #1
 8001ce4:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8001ce8:	4413      	add	r3, r2
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff fd4a 	bl	8001784 <ld_word>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	617b      	str	r3, [r7, #20]
 8001cf4:	e025      	b.n	8001d42 <get_fat+0x140>
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	6a1a      	ldr	r2, [r3, #32]
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	09db      	lsrs	r3, r3, #7
 8001cfe:	4413      	add	r3, r2
 8001d00:	4619      	mov	r1, r3
 8001d02:	6938      	ldr	r0, [r7, #16]
 8001d04:	f7ff fec3 	bl	8001a8e <move_window>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d118      	bne.n	8001d40 <get_fat+0x13e>
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8001d1c:	4413      	add	r3, r2
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7ff fd48 	bl	80017b4 <ld_dword>
 8001d24:	4603      	mov	r3, r0
 8001d26:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001d2a:	617b      	str	r3, [r7, #20]
 8001d2c:	e009      	b.n	8001d42 <get_fat+0x140>
 8001d2e:	2301      	movs	r3, #1
 8001d30:	617b      	str	r3, [r7, #20]
 8001d32:	e006      	b.n	8001d42 <get_fat+0x140>
 8001d34:	bf00      	nop
 8001d36:	e004      	b.n	8001d42 <get_fat+0x140>
 8001d38:	bf00      	nop
 8001d3a:	e002      	b.n	8001d42 <get_fat+0x140>
 8001d3c:	bf00      	nop
 8001d3e:	e000      	b.n	8001d42 <get_fat+0x140>
 8001d40:	bf00      	nop
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	4618      	mov	r0, r3
 8001d46:	3718      	adds	r7, #24
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <put_fat>:
 8001d4c:	b590      	push	{r4, r7, lr}
 8001d4e:	b089      	sub	sp, #36	; 0x24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	60f8      	str	r0, [r7, #12]
 8001d54:	60b9      	str	r1, [r7, #8]
 8001d56:	607a      	str	r2, [r7, #4]
 8001d58:	2302      	movs	r3, #2
 8001d5a:	77fb      	strb	r3, [r7, #31]
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	f240 80d6 	bls.w	8001f10 <put_fat+0x1c4>
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	695b      	ldr	r3, [r3, #20]
 8001d68:	68ba      	ldr	r2, [r7, #8]
 8001d6a:	429a      	cmp	r2, r3
 8001d6c:	f080 80d0 	bcs.w	8001f10 <put_fat+0x1c4>
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	2b02      	cmp	r3, #2
 8001d76:	d073      	beq.n	8001e60 <put_fat+0x114>
 8001d78:	2b03      	cmp	r3, #3
 8001d7a:	f000 8091 	beq.w	8001ea0 <put_fat+0x154>
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	f040 80c6 	bne.w	8001f10 <put_fat+0x1c4>
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	61bb      	str	r3, [r7, #24]
 8001d88:	69bb      	ldr	r3, [r7, #24]
 8001d8a:	085b      	lsrs	r3, r3, #1
 8001d8c:	69ba      	ldr	r2, [r7, #24]
 8001d8e:	4413      	add	r3, r2
 8001d90:	61bb      	str	r3, [r7, #24]
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	6a1a      	ldr	r2, [r3, #32]
 8001d96:	69bb      	ldr	r3, [r7, #24]
 8001d98:	0a5b      	lsrs	r3, r3, #9
 8001d9a:	4413      	add	r3, r2
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	68f8      	ldr	r0, [r7, #12]
 8001da0:	f7ff fe75 	bl	8001a8e <move_window>
 8001da4:	4603      	mov	r3, r0
 8001da6:	77fb      	strb	r3, [r7, #31]
 8001da8:	7ffb      	ldrb	r3, [r7, #31]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	f040 80a9 	bne.w	8001f02 <put_fat+0x1b6>
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	1c59      	adds	r1, r3, #1
 8001dba:	61b9      	str	r1, [r7, #24]
 8001dbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001dc0:	4413      	add	r3, r2
 8001dc2:	617b      	str	r3, [r7, #20]
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d00d      	beq.n	8001dea <put_fat+0x9e>
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	b25b      	sxtb	r3, r3
 8001dd4:	f003 030f 	and.w	r3, r3, #15
 8001dd8:	b25a      	sxtb	r2, r3
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	011b      	lsls	r3, r3, #4
 8001de0:	b25b      	sxtb	r3, r3
 8001de2:	4313      	orrs	r3, r2
 8001de4:	b25b      	sxtb	r3, r3
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	e001      	b.n	8001dee <put_fat+0xa2>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	697a      	ldr	r2, [r7, #20]
 8001df0:	7013      	strb	r3, [r2, #0]
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	2201      	movs	r2, #1
 8001df6:	70da      	strb	r2, [r3, #3]
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	6a1a      	ldr	r2, [r3, #32]
 8001dfc:	69bb      	ldr	r3, [r7, #24]
 8001dfe:	0a5b      	lsrs	r3, r3, #9
 8001e00:	4413      	add	r3, r2
 8001e02:	4619      	mov	r1, r3
 8001e04:	68f8      	ldr	r0, [r7, #12]
 8001e06:	f7ff fe42 	bl	8001a8e <move_window>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	77fb      	strb	r3, [r7, #31]
 8001e0e:	7ffb      	ldrb	r3, [r7, #31]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d178      	bne.n	8001f06 <put_fat+0x1ba>
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001e1a:	69bb      	ldr	r3, [r7, #24]
 8001e1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e20:	4413      	add	r3, r2
 8001e22:	617b      	str	r3, [r7, #20]
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	f003 0301 	and.w	r3, r3, #1
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d003      	beq.n	8001e36 <put_fat+0xea>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	091b      	lsrs	r3, r3, #4
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	e00e      	b.n	8001e54 <put_fat+0x108>
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	b25b      	sxtb	r3, r3
 8001e3c:	f023 030f 	bic.w	r3, r3, #15
 8001e40:	b25a      	sxtb	r2, r3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	0a1b      	lsrs	r3, r3, #8
 8001e46:	b25b      	sxtb	r3, r3
 8001e48:	f003 030f 	and.w	r3, r3, #15
 8001e4c:	b25b      	sxtb	r3, r3
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	b25b      	sxtb	r3, r3
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	697a      	ldr	r2, [r7, #20]
 8001e56:	7013      	strb	r3, [r2, #0]
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	70da      	strb	r2, [r3, #3]
 8001e5e:	e057      	b.n	8001f10 <put_fat+0x1c4>
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	6a1a      	ldr	r2, [r3, #32]
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	0a1b      	lsrs	r3, r3, #8
 8001e68:	4413      	add	r3, r2
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	68f8      	ldr	r0, [r7, #12]
 8001e6e:	f7ff fe0e 	bl	8001a8e <move_window>
 8001e72:	4603      	mov	r3, r0
 8001e74:	77fb      	strb	r3, [r7, #31]
 8001e76:	7ffb      	ldrb	r3, [r7, #31]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d146      	bne.n	8001f0a <put_fat+0x1be>
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	005b      	lsls	r3, r3, #1
 8001e86:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8001e8a:	4413      	add	r3, r2
 8001e8c:	687a      	ldr	r2, [r7, #4]
 8001e8e:	b292      	uxth	r2, r2
 8001e90:	4611      	mov	r1, r2
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7ff fcb1 	bl	80017fa <st_word>
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	70da      	strb	r2, [r3, #3]
 8001e9e:	e037      	b.n	8001f10 <put_fat+0x1c4>
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	6a1a      	ldr	r2, [r3, #32]
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	09db      	lsrs	r3, r3, #7
 8001ea8:	4413      	add	r3, r2
 8001eaa:	4619      	mov	r1, r3
 8001eac:	68f8      	ldr	r0, [r7, #12]
 8001eae:	f7ff fdee 	bl	8001a8e <move_window>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	77fb      	strb	r3, [r7, #31]
 8001eb6:	7ffb      	ldrb	r3, [r7, #31]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d128      	bne.n	8001f0e <put_fat+0x1c2>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8001ed0:	4413      	add	r3, r2
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7ff fc6e 	bl	80017b4 <ld_dword>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8001ede:	4323      	orrs	r3, r4
 8001ee0:	607b      	str	r3, [r7, #4]
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8001ef0:	4413      	add	r3, r2
 8001ef2:	6879      	ldr	r1, [r7, #4]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff fc9b 	bl	8001830 <st_dword>
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	2201      	movs	r2, #1
 8001efe:	70da      	strb	r2, [r3, #3]
 8001f00:	e006      	b.n	8001f10 <put_fat+0x1c4>
 8001f02:	bf00      	nop
 8001f04:	e004      	b.n	8001f10 <put_fat+0x1c4>
 8001f06:	bf00      	nop
 8001f08:	e002      	b.n	8001f10 <put_fat+0x1c4>
 8001f0a:	bf00      	nop
 8001f0c:	e000      	b.n	8001f10 <put_fat+0x1c4>
 8001f0e:	bf00      	nop
 8001f10:	7ffb      	ldrb	r3, [r7, #31]
 8001f12:	4618      	mov	r0, r3
 8001f14:	3724      	adds	r7, #36	; 0x24
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd90      	pop	{r4, r7, pc}

08001f1a <remove_chain>:
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	b088      	sub	sp, #32
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	60f8      	str	r0, [r7, #12]
 8001f22:	60b9      	str	r1, [r7, #8]
 8001f24:	607a      	str	r2, [r7, #4]
 8001f26:	2300      	movs	r3, #0
 8001f28:	77fb      	strb	r3, [r7, #31]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	61bb      	str	r3, [r7, #24]
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d904      	bls.n	8001f40 <remove_chain+0x26>
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	695b      	ldr	r3, [r3, #20]
 8001f3a:	68ba      	ldr	r2, [r7, #8]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d301      	bcc.n	8001f44 <remove_chain+0x2a>
 8001f40:	2302      	movs	r3, #2
 8001f42:	e04b      	b.n	8001fdc <remove_chain+0xc2>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d00c      	beq.n	8001f64 <remove_chain+0x4a>
 8001f4a:	f04f 32ff 	mov.w	r2, #4294967295
 8001f4e:	6879      	ldr	r1, [r7, #4]
 8001f50:	69b8      	ldr	r0, [r7, #24]
 8001f52:	f7ff fefb 	bl	8001d4c <put_fat>
 8001f56:	4603      	mov	r3, r0
 8001f58:	77fb      	strb	r3, [r7, #31]
 8001f5a:	7ffb      	ldrb	r3, [r7, #31]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <remove_chain+0x4a>
 8001f60:	7ffb      	ldrb	r3, [r7, #31]
 8001f62:	e03b      	b.n	8001fdc <remove_chain+0xc2>
 8001f64:	68b9      	ldr	r1, [r7, #8]
 8001f66:	68f8      	ldr	r0, [r7, #12]
 8001f68:	f7ff fe4b 	bl	8001c02 <get_fat>
 8001f6c:	6178      	str	r0, [r7, #20]
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d031      	beq.n	8001fd8 <remove_chain+0xbe>
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d101      	bne.n	8001f7e <remove_chain+0x64>
 8001f7a:	2302      	movs	r3, #2
 8001f7c:	e02e      	b.n	8001fdc <remove_chain+0xc2>
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f84:	d101      	bne.n	8001f8a <remove_chain+0x70>
 8001f86:	2301      	movs	r3, #1
 8001f88:	e028      	b.n	8001fdc <remove_chain+0xc2>
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	68b9      	ldr	r1, [r7, #8]
 8001f8e:	69b8      	ldr	r0, [r7, #24]
 8001f90:	f7ff fedc 	bl	8001d4c <put_fat>
 8001f94:	4603      	mov	r3, r0
 8001f96:	77fb      	strb	r3, [r7, #31]
 8001f98:	7ffb      	ldrb	r3, [r7, #31]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <remove_chain+0x88>
 8001f9e:	7ffb      	ldrb	r3, [r7, #31]
 8001fa0:	e01c      	b.n	8001fdc <remove_chain+0xc2>
 8001fa2:	69bb      	ldr	r3, [r7, #24]
 8001fa4:	691a      	ldr	r2, [r3, #16]
 8001fa6:	69bb      	ldr	r3, [r7, #24]
 8001fa8:	695b      	ldr	r3, [r3, #20]
 8001faa:	3b02      	subs	r3, #2
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d20b      	bcs.n	8001fc8 <remove_chain+0xae>
 8001fb0:	69bb      	ldr	r3, [r7, #24]
 8001fb2:	691b      	ldr	r3, [r3, #16]
 8001fb4:	1c5a      	adds	r2, r3, #1
 8001fb6:	69bb      	ldr	r3, [r7, #24]
 8001fb8:	611a      	str	r2, [r3, #16]
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	791b      	ldrb	r3, [r3, #4]
 8001fbe:	f043 0301 	orr.w	r3, r3, #1
 8001fc2:	b2da      	uxtb	r2, r3
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	711a      	strb	r2, [r3, #4]
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	60bb      	str	r3, [r7, #8]
 8001fcc:	69bb      	ldr	r3, [r7, #24]
 8001fce:	695b      	ldr	r3, [r3, #20]
 8001fd0:	68ba      	ldr	r2, [r7, #8]
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	d3c6      	bcc.n	8001f64 <remove_chain+0x4a>
 8001fd6:	e000      	b.n	8001fda <remove_chain+0xc0>
 8001fd8:	bf00      	nop
 8001fda:	2300      	movs	r3, #0
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3720      	adds	r7, #32
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <create_chain>:
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b088      	sub	sp, #32
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	613b      	str	r3, [r7, #16]
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d10d      	bne.n	8002016 <create_chain+0x32>
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	68db      	ldr	r3, [r3, #12]
 8001ffe:	61bb      	str	r3, [r7, #24]
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d004      	beq.n	8002010 <create_chain+0x2c>
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	695b      	ldr	r3, [r3, #20]
 800200a:	69ba      	ldr	r2, [r7, #24]
 800200c:	429a      	cmp	r2, r3
 800200e:	d31b      	bcc.n	8002048 <create_chain+0x64>
 8002010:	2301      	movs	r3, #1
 8002012:	61bb      	str	r3, [r7, #24]
 8002014:	e018      	b.n	8002048 <create_chain+0x64>
 8002016:	6839      	ldr	r1, [r7, #0]
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f7ff fdf2 	bl	8001c02 <get_fat>
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	2b01      	cmp	r3, #1
 8002024:	d801      	bhi.n	800202a <create_chain+0x46>
 8002026:	2301      	movs	r3, #1
 8002028:	e0a9      	b.n	800217e <create_chain+0x19a>
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002030:	d101      	bne.n	8002036 <create_chain+0x52>
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	e0a3      	b.n	800217e <create_chain+0x19a>
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	695b      	ldr	r3, [r3, #20]
 800203a:	68fa      	ldr	r2, [r7, #12]
 800203c:	429a      	cmp	r2, r3
 800203e:	d201      	bcs.n	8002044 <create_chain+0x60>
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	e09c      	b.n	800217e <create_chain+0x19a>
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	61bb      	str	r3, [r7, #24]
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	691b      	ldr	r3, [r3, #16]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d101      	bne.n	8002054 <create_chain+0x70>
 8002050:	2300      	movs	r3, #0
 8002052:	e094      	b.n	800217e <create_chain+0x19a>
 8002054:	2300      	movs	r3, #0
 8002056:	61fb      	str	r3, [r7, #28]
 8002058:	69ba      	ldr	r2, [r7, #24]
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	429a      	cmp	r2, r3
 800205e:	d129      	bne.n	80020b4 <create_chain+0xd0>
 8002060:	69bb      	ldr	r3, [r7, #24]
 8002062:	3301      	adds	r3, #1
 8002064:	61fb      	str	r3, [r7, #28]
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	695b      	ldr	r3, [r3, #20]
 800206a:	69fa      	ldr	r2, [r7, #28]
 800206c:	429a      	cmp	r2, r3
 800206e:	d301      	bcc.n	8002074 <create_chain+0x90>
 8002070:	2302      	movs	r3, #2
 8002072:	61fb      	str	r3, [r7, #28]
 8002074:	69f9      	ldr	r1, [r7, #28]
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f7ff fdc3 	bl	8001c02 <get_fat>
 800207c:	60f8      	str	r0, [r7, #12]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	2b01      	cmp	r3, #1
 8002082:	d003      	beq.n	800208c <create_chain+0xa8>
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800208a:	d101      	bne.n	8002090 <create_chain+0xac>
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	e076      	b.n	800217e <create_chain+0x19a>
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d00e      	beq.n	80020b4 <create_chain+0xd0>
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	68db      	ldr	r3, [r3, #12]
 800209a:	60fb      	str	r3, [r7, #12]
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d906      	bls.n	80020b0 <create_chain+0xcc>
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	695b      	ldr	r3, [r3, #20]
 80020a6:	68fa      	ldr	r2, [r7, #12]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d201      	bcs.n	80020b0 <create_chain+0xcc>
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	61bb      	str	r3, [r7, #24]
 80020b0:	2300      	movs	r3, #0
 80020b2:	61fb      	str	r3, [r7, #28]
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d129      	bne.n	800210e <create_chain+0x12a>
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	61fb      	str	r3, [r7, #28]
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	3301      	adds	r3, #1
 80020c2:	61fb      	str	r3, [r7, #28]
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	695b      	ldr	r3, [r3, #20]
 80020c8:	69fa      	ldr	r2, [r7, #28]
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d307      	bcc.n	80020de <create_chain+0xfa>
 80020ce:	2302      	movs	r3, #2
 80020d0:	61fb      	str	r3, [r7, #28]
 80020d2:	69fa      	ldr	r2, [r7, #28]
 80020d4:	69bb      	ldr	r3, [r7, #24]
 80020d6:	429a      	cmp	r2, r3
 80020d8:	d901      	bls.n	80020de <create_chain+0xfa>
 80020da:	2300      	movs	r3, #0
 80020dc:	e04f      	b.n	800217e <create_chain+0x19a>
 80020de:	69f9      	ldr	r1, [r7, #28]
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	f7ff fd8e 	bl	8001c02 <get_fat>
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d00e      	beq.n	800210c <create_chain+0x128>
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d003      	beq.n	80020fc <create_chain+0x118>
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020fa:	d101      	bne.n	8002100 <create_chain+0x11c>
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	e03e      	b.n	800217e <create_chain+0x19a>
 8002100:	69fa      	ldr	r2, [r7, #28]
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	429a      	cmp	r2, r3
 8002106:	d1da      	bne.n	80020be <create_chain+0xda>
 8002108:	2300      	movs	r3, #0
 800210a:	e038      	b.n	800217e <create_chain+0x19a>
 800210c:	bf00      	nop
 800210e:	f04f 32ff 	mov.w	r2, #4294967295
 8002112:	69f9      	ldr	r1, [r7, #28]
 8002114:	6938      	ldr	r0, [r7, #16]
 8002116:	f7ff fe19 	bl	8001d4c <put_fat>
 800211a:	4603      	mov	r3, r0
 800211c:	75fb      	strb	r3, [r7, #23]
 800211e:	7dfb      	ldrb	r3, [r7, #23]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d109      	bne.n	8002138 <create_chain+0x154>
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d006      	beq.n	8002138 <create_chain+0x154>
 800212a:	69fa      	ldr	r2, [r7, #28]
 800212c:	6839      	ldr	r1, [r7, #0]
 800212e:	6938      	ldr	r0, [r7, #16]
 8002130:	f7ff fe0c 	bl	8001d4c <put_fat>
 8002134:	4603      	mov	r3, r0
 8002136:	75fb      	strb	r3, [r7, #23]
 8002138:	7dfb      	ldrb	r3, [r7, #23]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d116      	bne.n	800216c <create_chain+0x188>
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	69fa      	ldr	r2, [r7, #28]
 8002142:	60da      	str	r2, [r3, #12]
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	691a      	ldr	r2, [r3, #16]
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	695b      	ldr	r3, [r3, #20]
 800214c:	3b02      	subs	r3, #2
 800214e:	429a      	cmp	r2, r3
 8002150:	d804      	bhi.n	800215c <create_chain+0x178>
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	691b      	ldr	r3, [r3, #16]
 8002156:	1e5a      	subs	r2, r3, #1
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	611a      	str	r2, [r3, #16]
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	791b      	ldrb	r3, [r3, #4]
 8002160:	f043 0301 	orr.w	r3, r3, #1
 8002164:	b2da      	uxtb	r2, r3
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	711a      	strb	r2, [r3, #4]
 800216a:	e007      	b.n	800217c <create_chain+0x198>
 800216c:	7dfb      	ldrb	r3, [r7, #23]
 800216e:	2b01      	cmp	r3, #1
 8002170:	d102      	bne.n	8002178 <create_chain+0x194>
 8002172:	f04f 33ff 	mov.w	r3, #4294967295
 8002176:	e000      	b.n	800217a <create_chain+0x196>
 8002178:	2301      	movs	r3, #1
 800217a:	61fb      	str	r3, [r7, #28]
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	4618      	mov	r0, r3
 8002180:	3720      	adds	r7, #32
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}

08002186 <dir_clear>:
 8002186:	b580      	push	{r7, lr}
 8002188:	b086      	sub	sp, #24
 800218a:	af00      	add	r7, sp, #0
 800218c:	6078      	str	r0, [r7, #4]
 800218e:	6039      	str	r1, [r7, #0]
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	f7ff fc40 	bl	8001a16 <sync_window>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <dir_clear+0x1a>
 800219c:	2301      	movs	r3, #1
 800219e:	e036      	b.n	800220e <dir_clear+0x88>
 80021a0:	6839      	ldr	r1, [r7, #0]
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f7ff fd0e 	bl	8001bc4 <clst2sect>
 80021a8:	6138      	str	r0, [r7, #16]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	693a      	ldr	r2, [r7, #16]
 80021ae:	62da      	str	r2, [r3, #44]	; 0x2c
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	3330      	adds	r3, #48	; 0x30
 80021b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021b8:	2100      	movs	r1, #0
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7ff fb85 	bl	80018ca <mem_set>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	3330      	adds	r3, #48	; 0x30
 80021c4:	60fb      	str	r3, [r7, #12]
 80021c6:	2301      	movs	r3, #1
 80021c8:	60bb      	str	r3, [r7, #8]
 80021ca:	2300      	movs	r3, #0
 80021cc:	617b      	str	r3, [r7, #20]
 80021ce:	e003      	b.n	80021d8 <dir_clear+0x52>
 80021d0:	697a      	ldr	r2, [r7, #20]
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	4413      	add	r3, r2
 80021d6:	617b      	str	r3, [r7, #20]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	895b      	ldrh	r3, [r3, #10]
 80021dc:	461a      	mov	r2, r3
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d20b      	bcs.n	80021fc <dir_clear+0x76>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	7858      	ldrb	r0, [r3, #1]
 80021e8:	693a      	ldr	r2, [r7, #16]
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	441a      	add	r2, r3
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	68f9      	ldr	r1, [r7, #12]
 80021f2:	f7ff f87b 	bl	80012ec <disk_write>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d0e9      	beq.n	80021d0 <dir_clear+0x4a>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	895b      	ldrh	r3, [r3, #10]
 8002200:	461a      	mov	r2, r3
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	4293      	cmp	r3, r2
 8002206:	bf14      	ite	ne
 8002208:	2301      	movne	r3, #1
 800220a:	2300      	moveq	r3, #0
 800220c:	b2db      	uxtb	r3, r3
 800220e:	4618      	mov	r0, r3
 8002210:	3718      	adds	r7, #24
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}

08002216 <dir_sdi>:
 8002216:	b580      	push	{r7, lr}
 8002218:	b086      	sub	sp, #24
 800221a:	af00      	add	r7, sp, #0
 800221c:	6078      	str	r0, [r7, #4]
 800221e:	6039      	str	r1, [r7, #0]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	613b      	str	r3, [r7, #16]
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800222c:	d204      	bcs.n	8002238 <dir_sdi+0x22>
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	f003 031f 	and.w	r3, r3, #31
 8002234:	2b00      	cmp	r3, #0
 8002236:	d001      	beq.n	800223c <dir_sdi+0x26>
 8002238:	2302      	movs	r3, #2
 800223a:	e063      	b.n	8002304 <dir_sdi+0xee>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	683a      	ldr	r2, [r7, #0]
 8002240:	611a      	str	r2, [r3, #16]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	617b      	str	r3, [r7, #20]
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d106      	bne.n	800225c <dir_sdi+0x46>
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	2b02      	cmp	r3, #2
 8002254:	d902      	bls.n	800225c <dir_sdi+0x46>
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800225a:	617b      	str	r3, [r7, #20]
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d10c      	bne.n	800227c <dir_sdi+0x66>
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	095b      	lsrs	r3, r3, #5
 8002266:	693a      	ldr	r2, [r7, #16]
 8002268:	8912      	ldrh	r2, [r2, #8]
 800226a:	4293      	cmp	r3, r2
 800226c:	d301      	bcc.n	8002272 <dir_sdi+0x5c>
 800226e:	2302      	movs	r3, #2
 8002270:	e048      	b.n	8002304 <dir_sdi+0xee>
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	619a      	str	r2, [r3, #24]
 800227a:	e029      	b.n	80022d0 <dir_sdi+0xba>
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	895b      	ldrh	r3, [r3, #10]
 8002280:	025b      	lsls	r3, r3, #9
 8002282:	60fb      	str	r3, [r7, #12]
 8002284:	e019      	b.n	80022ba <dir_sdi+0xa4>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6979      	ldr	r1, [r7, #20]
 800228a:	4618      	mov	r0, r3
 800228c:	f7ff fcb9 	bl	8001c02 <get_fat>
 8002290:	6178      	str	r0, [r7, #20]
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002298:	d101      	bne.n	800229e <dir_sdi+0x88>
 800229a:	2301      	movs	r3, #1
 800229c:	e032      	b.n	8002304 <dir_sdi+0xee>
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d904      	bls.n	80022ae <dir_sdi+0x98>
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	695b      	ldr	r3, [r3, #20]
 80022a8:	697a      	ldr	r2, [r7, #20]
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d301      	bcc.n	80022b2 <dir_sdi+0x9c>
 80022ae:	2302      	movs	r3, #2
 80022b0:	e028      	b.n	8002304 <dir_sdi+0xee>
 80022b2:	683a      	ldr	r2, [r7, #0]
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	603b      	str	r3, [r7, #0]
 80022ba:	683a      	ldr	r2, [r7, #0]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d2e1      	bcs.n	8002286 <dir_sdi+0x70>
 80022c2:	6979      	ldr	r1, [r7, #20]
 80022c4:	6938      	ldr	r0, [r7, #16]
 80022c6:	f7ff fc7d 	bl	8001bc4 <clst2sect>
 80022ca:	4602      	mov	r2, r0
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	619a      	str	r2, [r3, #24]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	697a      	ldr	r2, [r7, #20]
 80022d4:	615a      	str	r2, [r3, #20]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d101      	bne.n	80022e2 <dir_sdi+0xcc>
 80022de:	2302      	movs	r3, #2
 80022e0:	e010      	b.n	8002304 <dir_sdi+0xee>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	699a      	ldr	r2, [r3, #24]
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	0a5b      	lsrs	r3, r3, #9
 80022ea:	441a      	add	r2, r3
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	619a      	str	r2, [r3, #24]
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022fc:	441a      	add	r2, r3
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	61da      	str	r2, [r3, #28]
 8002302:	2300      	movs	r3, #0
 8002304:	4618      	mov	r0, r3
 8002306:	3718      	adds	r7, #24
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}

0800230c <dir_next>:
 800230c:	b580      	push	{r7, lr}
 800230e:	b086      	sub	sp, #24
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	6039      	str	r1, [r7, #0]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	613b      	str	r3, [r7, #16]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	691b      	ldr	r3, [r3, #16]
 8002320:	3320      	adds	r3, #32
 8002322:	60fb      	str	r3, [r7, #12]
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800232a:	d302      	bcc.n	8002332 <dir_next+0x26>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2200      	movs	r2, #0
 8002330:	619a      	str	r2, [r3, #24]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	699b      	ldr	r3, [r3, #24]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d101      	bne.n	800233e <dir_next+0x32>
 800233a:	2304      	movs	r3, #4
 800233c:	e078      	b.n	8002430 <dir_next+0x124>
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002344:	2b00      	cmp	r3, #0
 8002346:	d166      	bne.n	8002416 <dir_next+0x10a>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	699b      	ldr	r3, [r3, #24]
 800234c:	1c5a      	adds	r2, r3, #1
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	619a      	str	r2, [r3, #24]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	695b      	ldr	r3, [r3, #20]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d10a      	bne.n	8002370 <dir_next+0x64>
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	095b      	lsrs	r3, r3, #5
 800235e:	693a      	ldr	r2, [r7, #16]
 8002360:	8912      	ldrh	r2, [r2, #8]
 8002362:	4293      	cmp	r3, r2
 8002364:	d357      	bcc.n	8002416 <dir_next+0x10a>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	619a      	str	r2, [r3, #24]
 800236c:	2304      	movs	r3, #4
 800236e:	e05f      	b.n	8002430 <dir_next+0x124>
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	0a5b      	lsrs	r3, r3, #9
 8002374:	693a      	ldr	r2, [r7, #16]
 8002376:	8952      	ldrh	r2, [r2, #10]
 8002378:	3a01      	subs	r2, #1
 800237a:	4013      	ands	r3, r2
 800237c:	2b00      	cmp	r3, #0
 800237e:	d14a      	bne.n	8002416 <dir_next+0x10a>
 8002380:	687a      	ldr	r2, [r7, #4]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	695b      	ldr	r3, [r3, #20]
 8002386:	4619      	mov	r1, r3
 8002388:	4610      	mov	r0, r2
 800238a:	f7ff fc3a 	bl	8001c02 <get_fat>
 800238e:	6178      	str	r0, [r7, #20]
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	2b01      	cmp	r3, #1
 8002394:	d801      	bhi.n	800239a <dir_next+0x8e>
 8002396:	2302      	movs	r3, #2
 8002398:	e04a      	b.n	8002430 <dir_next+0x124>
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a0:	d101      	bne.n	80023a6 <dir_next+0x9a>
 80023a2:	2301      	movs	r3, #1
 80023a4:	e044      	b.n	8002430 <dir_next+0x124>
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	695b      	ldr	r3, [r3, #20]
 80023aa:	697a      	ldr	r2, [r7, #20]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d328      	bcc.n	8002402 <dir_next+0xf6>
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d104      	bne.n	80023c0 <dir_next+0xb4>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	619a      	str	r2, [r3, #24]
 80023bc:	2304      	movs	r3, #4
 80023be:	e037      	b.n	8002430 <dir_next+0x124>
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	695b      	ldr	r3, [r3, #20]
 80023c6:	4619      	mov	r1, r3
 80023c8:	4610      	mov	r0, r2
 80023ca:	f7ff fe0b 	bl	8001fe4 <create_chain>
 80023ce:	6178      	str	r0, [r7, #20]
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d101      	bne.n	80023da <dir_next+0xce>
 80023d6:	2307      	movs	r3, #7
 80023d8:	e02a      	b.n	8002430 <dir_next+0x124>
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d101      	bne.n	80023e4 <dir_next+0xd8>
 80023e0:	2302      	movs	r3, #2
 80023e2:	e025      	b.n	8002430 <dir_next+0x124>
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023ea:	d101      	bne.n	80023f0 <dir_next+0xe4>
 80023ec:	2301      	movs	r3, #1
 80023ee:	e01f      	b.n	8002430 <dir_next+0x124>
 80023f0:	6979      	ldr	r1, [r7, #20]
 80023f2:	6938      	ldr	r0, [r7, #16]
 80023f4:	f7ff fec7 	bl	8002186 <dir_clear>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d001      	beq.n	8002402 <dir_next+0xf6>
 80023fe:	2301      	movs	r3, #1
 8002400:	e016      	b.n	8002430 <dir_next+0x124>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	697a      	ldr	r2, [r7, #20]
 8002406:	615a      	str	r2, [r3, #20]
 8002408:	6979      	ldr	r1, [r7, #20]
 800240a:	6938      	ldr	r0, [r7, #16]
 800240c:	f7ff fbda 	bl	8001bc4 <clst2sect>
 8002410:	4602      	mov	r2, r0
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	619a      	str	r2, [r3, #24]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	68fa      	ldr	r2, [r7, #12]
 800241a:	611a      	str	r2, [r3, #16]
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002428:	441a      	add	r2, r3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	61da      	str	r2, [r3, #28]
 800242e:	2300      	movs	r3, #0
 8002430:	4618      	mov	r0, r3
 8002432:	3718      	adds	r7, #24
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}

08002438 <dir_alloc>:
 8002438:	b580      	push	{r7, lr}
 800243a:	b086      	sub	sp, #24
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	60fb      	str	r3, [r7, #12]
 8002448:	2100      	movs	r1, #0
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f7ff fee3 	bl	8002216 <dir_sdi>
 8002450:	4603      	mov	r3, r0
 8002452:	75fb      	strb	r3, [r7, #23]
 8002454:	7dfb      	ldrb	r3, [r7, #23]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d12b      	bne.n	80024b2 <dir_alloc+0x7a>
 800245a:	2300      	movs	r3, #0
 800245c:	613b      	str	r3, [r7, #16]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	699b      	ldr	r3, [r3, #24]
 8002462:	4619      	mov	r1, r3
 8002464:	68f8      	ldr	r0, [r7, #12]
 8002466:	f7ff fb12 	bl	8001a8e <move_window>
 800246a:	4603      	mov	r3, r0
 800246c:	75fb      	strb	r3, [r7, #23]
 800246e:	7dfb      	ldrb	r3, [r7, #23]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d11d      	bne.n	80024b0 <dir_alloc+0x78>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	69db      	ldr	r3, [r3, #28]
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	2be5      	cmp	r3, #229	; 0xe5
 800247c:	d004      	beq.n	8002488 <dir_alloc+0x50>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	69db      	ldr	r3, [r3, #28]
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d107      	bne.n	8002498 <dir_alloc+0x60>
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	3301      	adds	r3, #1
 800248c:	613b      	str	r3, [r7, #16]
 800248e:	693a      	ldr	r2, [r7, #16]
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	429a      	cmp	r2, r3
 8002494:	d102      	bne.n	800249c <dir_alloc+0x64>
 8002496:	e00c      	b.n	80024b2 <dir_alloc+0x7a>
 8002498:	2300      	movs	r3, #0
 800249a:	613b      	str	r3, [r7, #16]
 800249c:	2101      	movs	r1, #1
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f7ff ff34 	bl	800230c <dir_next>
 80024a4:	4603      	mov	r3, r0
 80024a6:	75fb      	strb	r3, [r7, #23]
 80024a8:	7dfb      	ldrb	r3, [r7, #23]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d0d7      	beq.n	800245e <dir_alloc+0x26>
 80024ae:	e000      	b.n	80024b2 <dir_alloc+0x7a>
 80024b0:	bf00      	nop
 80024b2:	7dfb      	ldrb	r3, [r7, #23]
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d101      	bne.n	80024bc <dir_alloc+0x84>
 80024b8:	2307      	movs	r3, #7
 80024ba:	75fb      	strb	r3, [r7, #23]
 80024bc:	7dfb      	ldrb	r3, [r7, #23]
 80024be:	4618      	mov	r0, r3
 80024c0:	3718      	adds	r7, #24
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <ld_clust>:
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b084      	sub	sp, #16
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	6078      	str	r0, [r7, #4]
 80024ce:	6039      	str	r1, [r7, #0]
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	331a      	adds	r3, #26
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff f955 	bl	8001784 <ld_word>
 80024da:	4603      	mov	r3, r0
 80024dc:	60fb      	str	r3, [r7, #12]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	781b      	ldrb	r3, [r3, #0]
 80024e2:	2b03      	cmp	r3, #3
 80024e4:	d109      	bne.n	80024fa <ld_clust+0x34>
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	3314      	adds	r3, #20
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7ff f94a 	bl	8001784 <ld_word>
 80024f0:	4603      	mov	r3, r0
 80024f2:	041b      	lsls	r3, r3, #16
 80024f4:	68fa      	ldr	r2, [r7, #12]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	60fb      	str	r3, [r7, #12]
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	4618      	mov	r0, r3
 80024fe:	3710      	adds	r7, #16
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}

08002504 <st_clust>:
 8002504:	b580      	push	{r7, lr}
 8002506:	b084      	sub	sp, #16
 8002508:	af00      	add	r7, sp, #0
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	60b9      	str	r1, [r7, #8]
 800250e:	607a      	str	r2, [r7, #4]
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	331a      	adds	r3, #26
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	b292      	uxth	r2, r2
 8002518:	4611      	mov	r1, r2
 800251a:	4618      	mov	r0, r3
 800251c:	f7ff f96d 	bl	80017fa <st_word>
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	2b03      	cmp	r3, #3
 8002526:	d109      	bne.n	800253c <st_clust+0x38>
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	f103 0214 	add.w	r2, r3, #20
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	0c1b      	lsrs	r3, r3, #16
 8002532:	b29b      	uxth	r3, r3
 8002534:	4619      	mov	r1, r3
 8002536:	4610      	mov	r0, r2
 8002538:	f7ff f95f 	bl	80017fa <st_word>
 800253c:	bf00      	nop
 800253e:	3710      	adds	r7, #16
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <dir_read>:
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	6039      	str	r1, [r7, #0]
 800254e:	2304      	movs	r3, #4
 8002550:	75fb      	strb	r3, [r7, #23]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	613b      	str	r3, [r7, #16]
 8002558:	e03c      	b.n	80025d4 <dir_read+0x90>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	699b      	ldr	r3, [r3, #24]
 800255e:	4619      	mov	r1, r3
 8002560:	6938      	ldr	r0, [r7, #16]
 8002562:	f7ff fa94 	bl	8001a8e <move_window>
 8002566:	4603      	mov	r3, r0
 8002568:	75fb      	strb	r3, [r7, #23]
 800256a:	7dfb      	ldrb	r3, [r7, #23]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d136      	bne.n	80025de <dir_read+0x9a>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	69db      	ldr	r3, [r3, #28]
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	73fb      	strb	r3, [r7, #15]
 8002578:	7bfb      	ldrb	r3, [r7, #15]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d102      	bne.n	8002584 <dir_read+0x40>
 800257e:	2304      	movs	r3, #4
 8002580:	75fb      	strb	r3, [r7, #23]
 8002582:	e031      	b.n	80025e8 <dir_read+0xa4>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	69db      	ldr	r3, [r3, #28]
 8002588:	330b      	adds	r3, #11
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002590:	73bb      	strb	r3, [r7, #14]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	7bba      	ldrb	r2, [r7, #14]
 8002596:	719a      	strb	r2, [r3, #6]
 8002598:	7bfb      	ldrb	r3, [r7, #15]
 800259a:	2be5      	cmp	r3, #229	; 0xe5
 800259c:	d011      	beq.n	80025c2 <dir_read+0x7e>
 800259e:	7bfb      	ldrb	r3, [r7, #15]
 80025a0:	2b2e      	cmp	r3, #46	; 0x2e
 80025a2:	d00e      	beq.n	80025c2 <dir_read+0x7e>
 80025a4:	7bbb      	ldrb	r3, [r7, #14]
 80025a6:	2b0f      	cmp	r3, #15
 80025a8:	d00b      	beq.n	80025c2 <dir_read+0x7e>
 80025aa:	7bbb      	ldrb	r3, [r7, #14]
 80025ac:	f023 0320 	bic.w	r3, r3, #32
 80025b0:	2b08      	cmp	r3, #8
 80025b2:	bf0c      	ite	eq
 80025b4:	2301      	moveq	r3, #1
 80025b6:	2300      	movne	r3, #0
 80025b8:	b2db      	uxtb	r3, r3
 80025ba:	461a      	mov	r2, r3
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	4293      	cmp	r3, r2
 80025c0:	d00f      	beq.n	80025e2 <dir_read+0x9e>
 80025c2:	2100      	movs	r1, #0
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	f7ff fea1 	bl	800230c <dir_next>
 80025ca:	4603      	mov	r3, r0
 80025cc:	75fb      	strb	r3, [r7, #23]
 80025ce:	7dfb      	ldrb	r3, [r7, #23]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d108      	bne.n	80025e6 <dir_read+0xa2>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	699b      	ldr	r3, [r3, #24]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d1be      	bne.n	800255a <dir_read+0x16>
 80025dc:	e004      	b.n	80025e8 <dir_read+0xa4>
 80025de:	bf00      	nop
 80025e0:	e002      	b.n	80025e8 <dir_read+0xa4>
 80025e2:	bf00      	nop
 80025e4:	e000      	b.n	80025e8 <dir_read+0xa4>
 80025e6:	bf00      	nop
 80025e8:	7dfb      	ldrb	r3, [r7, #23]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d002      	beq.n	80025f4 <dir_read+0xb0>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	619a      	str	r2, [r3, #24]
 80025f4:	7dfb      	ldrb	r3, [r7, #23]
 80025f6:	4618      	mov	r0, r3
 80025f8:	3718      	adds	r7, #24
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}

080025fe <dir_find>:
 80025fe:	b580      	push	{r7, lr}
 8002600:	b086      	sub	sp, #24
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	613b      	str	r3, [r7, #16]
 800260c:	2100      	movs	r1, #0
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f7ff fe01 	bl	8002216 <dir_sdi>
 8002614:	4603      	mov	r3, r0
 8002616:	75fb      	strb	r3, [r7, #23]
 8002618:	7dfb      	ldrb	r3, [r7, #23]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <dir_find+0x24>
 800261e:	7dfb      	ldrb	r3, [r7, #23]
 8002620:	e03e      	b.n	80026a0 <dir_find+0xa2>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	699b      	ldr	r3, [r3, #24]
 8002626:	4619      	mov	r1, r3
 8002628:	6938      	ldr	r0, [r7, #16]
 800262a:	f7ff fa30 	bl	8001a8e <move_window>
 800262e:	4603      	mov	r3, r0
 8002630:	75fb      	strb	r3, [r7, #23]
 8002632:	7dfb      	ldrb	r3, [r7, #23]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d12f      	bne.n	8002698 <dir_find+0x9a>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	69db      	ldr	r3, [r3, #28]
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	73fb      	strb	r3, [r7, #15]
 8002640:	7bfb      	ldrb	r3, [r7, #15]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d102      	bne.n	800264c <dir_find+0x4e>
 8002646:	2304      	movs	r3, #4
 8002648:	75fb      	strb	r3, [r7, #23]
 800264a:	e028      	b.n	800269e <dir_find+0xa0>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	69db      	ldr	r3, [r3, #28]
 8002650:	330b      	adds	r3, #11
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002658:	b2da      	uxtb	r2, r3
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	719a      	strb	r2, [r3, #6]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	69db      	ldr	r3, [r3, #28]
 8002662:	330b      	adds	r3, #11
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	f003 0308 	and.w	r3, r3, #8
 800266a:	2b00      	cmp	r3, #0
 800266c:	d10a      	bne.n	8002684 <dir_find+0x86>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	69d8      	ldr	r0, [r3, #28]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	3320      	adds	r3, #32
 8002676:	220b      	movs	r2, #11
 8002678:	4619      	mov	r1, r3
 800267a:	f7ff f940 	bl	80018fe <mem_cmp>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d00b      	beq.n	800269c <dir_find+0x9e>
 8002684:	2100      	movs	r1, #0
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f7ff fe40 	bl	800230c <dir_next>
 800268c:	4603      	mov	r3, r0
 800268e:	75fb      	strb	r3, [r7, #23]
 8002690:	7dfb      	ldrb	r3, [r7, #23]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d0c5      	beq.n	8002622 <dir_find+0x24>
 8002696:	e002      	b.n	800269e <dir_find+0xa0>
 8002698:	bf00      	nop
 800269a:	e000      	b.n	800269e <dir_find+0xa0>
 800269c:	bf00      	nop
 800269e:	7dfb      	ldrb	r3, [r7, #23]
 80026a0:	4618      	mov	r0, r3
 80026a2:	3718      	adds	r7, #24
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <dir_register>:
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	60bb      	str	r3, [r7, #8]
 80026b6:	2101      	movs	r1, #1
 80026b8:	6878      	ldr	r0, [r7, #4]
 80026ba:	f7ff febd 	bl	8002438 <dir_alloc>
 80026be:	4603      	mov	r3, r0
 80026c0:	73fb      	strb	r3, [r7, #15]
 80026c2:	7bfb      	ldrb	r3, [r7, #15]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d11c      	bne.n	8002702 <dir_register+0x5a>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	4619      	mov	r1, r3
 80026ce:	68b8      	ldr	r0, [r7, #8]
 80026d0:	f7ff f9dd 	bl	8001a8e <move_window>
 80026d4:	4603      	mov	r3, r0
 80026d6:	73fb      	strb	r3, [r7, #15]
 80026d8:	7bfb      	ldrb	r3, [r7, #15]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d111      	bne.n	8002702 <dir_register+0x5a>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	2220      	movs	r2, #32
 80026e4:	2100      	movs	r1, #0
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7ff f8ef 	bl	80018ca <mem_set>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	69d8      	ldr	r0, [r3, #28]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	3320      	adds	r3, #32
 80026f4:	220b      	movs	r2, #11
 80026f6:	4619      	mov	r1, r3
 80026f8:	f7ff f8c6 	bl	8001888 <mem_cpy>
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	2201      	movs	r2, #1
 8002700:	70da      	strb	r2, [r3, #3]
 8002702:	7bfb      	ldrb	r3, [r7, #15]
 8002704:	4618      	mov	r0, r3
 8002706:	3710      	adds	r7, #16
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}

0800270c <get_fileinfo>:
 800270c:	b580      	push	{r7, lr}
 800270e:	b086      	sub	sp, #24
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
 8002714:	6039      	str	r1, [r7, #0]
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	2200      	movs	r2, #0
 800271a:	725a      	strb	r2, [r3, #9]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	699b      	ldr	r3, [r3, #24]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d052      	beq.n	80027ca <get_fileinfo+0xbe>
 8002724:	2300      	movs	r3, #0
 8002726:	613b      	str	r3, [r7, #16]
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	617b      	str	r3, [r7, #20]
 800272c:	e021      	b.n	8002772 <get_fileinfo+0x66>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	69da      	ldr	r2, [r3, #28]
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	1c59      	adds	r1, r3, #1
 8002736:	6179      	str	r1, [r7, #20]
 8002738:	4413      	add	r3, r2
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	73fb      	strb	r3, [r7, #15]
 800273e:	7bfb      	ldrb	r3, [r7, #15]
 8002740:	2b20      	cmp	r3, #32
 8002742:	d100      	bne.n	8002746 <get_fileinfo+0x3a>
 8002744:	e015      	b.n	8002772 <get_fileinfo+0x66>
 8002746:	7bfb      	ldrb	r3, [r7, #15]
 8002748:	2b05      	cmp	r3, #5
 800274a:	d101      	bne.n	8002750 <get_fileinfo+0x44>
 800274c:	23e5      	movs	r3, #229	; 0xe5
 800274e:	73fb      	strb	r3, [r7, #15]
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	2b09      	cmp	r3, #9
 8002754:	d106      	bne.n	8002764 <get_fileinfo+0x58>
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	1c5a      	adds	r2, r3, #1
 800275a:	613a      	str	r2, [r7, #16]
 800275c:	683a      	ldr	r2, [r7, #0]
 800275e:	4413      	add	r3, r2
 8002760:	222e      	movs	r2, #46	; 0x2e
 8002762:	725a      	strb	r2, [r3, #9]
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	1c5a      	adds	r2, r3, #1
 8002768:	613a      	str	r2, [r7, #16]
 800276a:	683a      	ldr	r2, [r7, #0]
 800276c:	4413      	add	r3, r2
 800276e:	7bfa      	ldrb	r2, [r7, #15]
 8002770:	725a      	strb	r2, [r3, #9]
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	2b0a      	cmp	r3, #10
 8002776:	d9da      	bls.n	800272e <get_fileinfo+0x22>
 8002778:	683a      	ldr	r2, [r7, #0]
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	4413      	add	r3, r2
 800277e:	3309      	adds	r3, #9
 8002780:	2200      	movs	r2, #0
 8002782:	701a      	strb	r2, [r3, #0]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	69db      	ldr	r3, [r3, #28]
 8002788:	7ada      	ldrb	r2, [r3, #11]
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	721a      	strb	r2, [r3, #8]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	69db      	ldr	r3, [r3, #28]
 8002792:	331c      	adds	r3, #28
 8002794:	4618      	mov	r0, r3
 8002796:	f7ff f80d 	bl	80017b4 <ld_dword>
 800279a:	4602      	mov	r2, r0
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	601a      	str	r2, [r3, #0]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	69db      	ldr	r3, [r3, #28]
 80027a4:	3316      	adds	r3, #22
 80027a6:	4618      	mov	r0, r3
 80027a8:	f7fe ffec 	bl	8001784 <ld_word>
 80027ac:	4603      	mov	r3, r0
 80027ae:	461a      	mov	r2, r3
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	80da      	strh	r2, [r3, #6]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	69db      	ldr	r3, [r3, #28]
 80027b8:	3318      	adds	r3, #24
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7fe ffe2 	bl	8001784 <ld_word>
 80027c0:	4603      	mov	r3, r0
 80027c2:	461a      	mov	r2, r3
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	809a      	strh	r2, [r3, #4]
 80027c8:	e000      	b.n	80027cc <get_fileinfo+0xc0>
 80027ca:	bf00      	nop
 80027cc:	3718      	adds	r7, #24
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
	...

080027d4 <create_name>:
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b08a      	sub	sp, #40	; 0x28
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	6039      	str	r1, [r7, #0]
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	617b      	str	r3, [r7, #20]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	3320      	adds	r3, #32
 80027e8:	613b      	str	r3, [r7, #16]
 80027ea:	220b      	movs	r2, #11
 80027ec:	2120      	movs	r1, #32
 80027ee:	6938      	ldr	r0, [r7, #16]
 80027f0:	f7ff f86b 	bl	80018ca <mem_set>
 80027f4:	2300      	movs	r3, #0
 80027f6:	61bb      	str	r3, [r7, #24]
 80027f8:	69bb      	ldr	r3, [r7, #24]
 80027fa:	61fb      	str	r3, [r7, #28]
 80027fc:	2308      	movs	r3, #8
 80027fe:	623b      	str	r3, [r7, #32]
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	1c5a      	adds	r2, r3, #1
 8002804:	61fa      	str	r2, [r7, #28]
 8002806:	697a      	ldr	r2, [r7, #20]
 8002808:	4413      	add	r3, r2
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002810:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002814:	2b20      	cmp	r3, #32
 8002816:	d97c      	bls.n	8002912 <create_name+0x13e>
 8002818:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800281c:	2b2f      	cmp	r3, #47	; 0x2f
 800281e:	d007      	beq.n	8002830 <create_name+0x5c>
 8002820:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002824:	2b5c      	cmp	r3, #92	; 0x5c
 8002826:	d110      	bne.n	800284a <create_name+0x76>
 8002828:	e002      	b.n	8002830 <create_name+0x5c>
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	3301      	adds	r3, #1
 800282e:	61fb      	str	r3, [r7, #28]
 8002830:	697a      	ldr	r2, [r7, #20]
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	4413      	add	r3, r2
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	2b2f      	cmp	r3, #47	; 0x2f
 800283a:	d0f6      	beq.n	800282a <create_name+0x56>
 800283c:	697a      	ldr	r2, [r7, #20]
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	4413      	add	r3, r2
 8002842:	781b      	ldrb	r3, [r3, #0]
 8002844:	2b5c      	cmp	r3, #92	; 0x5c
 8002846:	d0f0      	beq.n	800282a <create_name+0x56>
 8002848:	e064      	b.n	8002914 <create_name+0x140>
 800284a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800284e:	2b2e      	cmp	r3, #46	; 0x2e
 8002850:	d003      	beq.n	800285a <create_name+0x86>
 8002852:	69ba      	ldr	r2, [r7, #24]
 8002854:	6a3b      	ldr	r3, [r7, #32]
 8002856:	429a      	cmp	r2, r3
 8002858:	d30d      	bcc.n	8002876 <create_name+0xa2>
 800285a:	6a3b      	ldr	r3, [r7, #32]
 800285c:	2b0b      	cmp	r3, #11
 800285e:	d003      	beq.n	8002868 <create_name+0x94>
 8002860:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002864:	2b2e      	cmp	r3, #46	; 0x2e
 8002866:	d001      	beq.n	800286c <create_name+0x98>
 8002868:	2306      	movs	r3, #6
 800286a:	e06f      	b.n	800294c <create_name+0x178>
 800286c:	2308      	movs	r3, #8
 800286e:	61bb      	str	r3, [r7, #24]
 8002870:	230b      	movs	r3, #11
 8002872:	623b      	str	r3, [r7, #32]
 8002874:	e04c      	b.n	8002910 <create_name+0x13c>
 8002876:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800287a:	4618      	mov	r0, r3
 800287c:	f7ff f881 	bl	8001982 <dbc_1st>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d024      	beq.n	80028d0 <create_name+0xfc>
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	1c5a      	adds	r2, r3, #1
 800288a:	61fa      	str	r2, [r7, #28]
 800288c:	697a      	ldr	r2, [r7, #20]
 800288e:	4413      	add	r3, r2
 8002890:	781b      	ldrb	r3, [r3, #0]
 8002892:	73fb      	strb	r3, [r7, #15]
 8002894:	7bfb      	ldrb	r3, [r7, #15]
 8002896:	4618      	mov	r0, r3
 8002898:	f7ff f893 	bl	80019c2 <dbc_2nd>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d004      	beq.n	80028ac <create_name+0xd8>
 80028a2:	6a3b      	ldr	r3, [r7, #32]
 80028a4:	3b01      	subs	r3, #1
 80028a6:	69ba      	ldr	r2, [r7, #24]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d301      	bcc.n	80028b0 <create_name+0xdc>
 80028ac:	2306      	movs	r3, #6
 80028ae:	e04d      	b.n	800294c <create_name+0x178>
 80028b0:	69bb      	ldr	r3, [r7, #24]
 80028b2:	1c5a      	adds	r2, r3, #1
 80028b4:	61ba      	str	r2, [r7, #24]
 80028b6:	693a      	ldr	r2, [r7, #16]
 80028b8:	4413      	add	r3, r2
 80028ba:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80028be:	701a      	strb	r2, [r3, #0]
 80028c0:	69bb      	ldr	r3, [r7, #24]
 80028c2:	1c5a      	adds	r2, r3, #1
 80028c4:	61ba      	str	r2, [r7, #24]
 80028c6:	693a      	ldr	r2, [r7, #16]
 80028c8:	4413      	add	r3, r2
 80028ca:	7bfa      	ldrb	r2, [r7, #15]
 80028cc:	701a      	strb	r2, [r3, #0]
 80028ce:	e797      	b.n	8002800 <create_name+0x2c>
 80028d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80028d4:	4619      	mov	r1, r3
 80028d6:	481f      	ldr	r0, [pc, #124]	; (8002954 <create_name+0x180>)
 80028d8:	f7ff f838 	bl	800194c <chk_chr>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d001      	beq.n	80028e6 <create_name+0x112>
 80028e2:	2306      	movs	r3, #6
 80028e4:	e032      	b.n	800294c <create_name+0x178>
 80028e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80028ea:	2b60      	cmp	r3, #96	; 0x60
 80028ec:	d908      	bls.n	8002900 <create_name+0x12c>
 80028ee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80028f2:	2b7a      	cmp	r3, #122	; 0x7a
 80028f4:	d804      	bhi.n	8002900 <create_name+0x12c>
 80028f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80028fa:	3b20      	subs	r3, #32
 80028fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	1c5a      	adds	r2, r3, #1
 8002904:	61ba      	str	r2, [r7, #24]
 8002906:	693a      	ldr	r2, [r7, #16]
 8002908:	4413      	add	r3, r2
 800290a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800290e:	701a      	strb	r2, [r3, #0]
 8002910:	e776      	b.n	8002800 <create_name+0x2c>
 8002912:	bf00      	nop
 8002914:	697a      	ldr	r2, [r7, #20]
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	441a      	add	r2, r3
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	601a      	str	r2, [r3, #0]
 800291e:	69bb      	ldr	r3, [r7, #24]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d101      	bne.n	8002928 <create_name+0x154>
 8002924:	2306      	movs	r3, #6
 8002926:	e011      	b.n	800294c <create_name+0x178>
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	781b      	ldrb	r3, [r3, #0]
 800292c:	2be5      	cmp	r3, #229	; 0xe5
 800292e:	d102      	bne.n	8002936 <create_name+0x162>
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	2205      	movs	r2, #5
 8002934:	701a      	strb	r2, [r3, #0]
 8002936:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800293a:	2b20      	cmp	r3, #32
 800293c:	d801      	bhi.n	8002942 <create_name+0x16e>
 800293e:	2204      	movs	r2, #4
 8002940:	e000      	b.n	8002944 <create_name+0x170>
 8002942:	2200      	movs	r2, #0
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	330b      	adds	r3, #11
 8002948:	701a      	strb	r2, [r3, #0]
 800294a:	2300      	movs	r3, #0
 800294c:	4618      	mov	r0, r3
 800294e:	3728      	adds	r7, #40	; 0x28
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}
 8002954:	0800cb84 	.word	0x0800cb84

08002958 <follow_path>:
 8002958:	b580      	push	{r7, lr}
 800295a:	b086      	sub	sp, #24
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	6039      	str	r1, [r7, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	613b      	str	r3, [r7, #16]
 8002968:	e002      	b.n	8002970 <follow_path+0x18>
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	3301      	adds	r3, #1
 800296e:	603b      	str	r3, [r7, #0]
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	2b2f      	cmp	r3, #47	; 0x2f
 8002976:	d0f8      	beq.n	800296a <follow_path+0x12>
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	2b5c      	cmp	r3, #92	; 0x5c
 800297e:	d0f4      	beq.n	800296a <follow_path+0x12>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2200      	movs	r2, #0
 8002984:	609a      	str	r2, [r3, #8]
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	781b      	ldrb	r3, [r3, #0]
 800298a:	2b1f      	cmp	r3, #31
 800298c:	d80a      	bhi.n	80029a4 <follow_path+0x4c>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2280      	movs	r2, #128	; 0x80
 8002992:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 8002996:	2100      	movs	r1, #0
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f7ff fc3c 	bl	8002216 <dir_sdi>
 800299e:	4603      	mov	r3, r0
 80029a0:	75fb      	strb	r3, [r7, #23]
 80029a2:	e043      	b.n	8002a2c <follow_path+0xd4>
 80029a4:	463b      	mov	r3, r7
 80029a6:	4619      	mov	r1, r3
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f7ff ff13 	bl	80027d4 <create_name>
 80029ae:	4603      	mov	r3, r0
 80029b0:	75fb      	strb	r3, [r7, #23]
 80029b2:	7dfb      	ldrb	r3, [r7, #23]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d134      	bne.n	8002a22 <follow_path+0xca>
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f7ff fe20 	bl	80025fe <dir_find>
 80029be:	4603      	mov	r3, r0
 80029c0:	75fb      	strb	r3, [r7, #23]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80029c8:	73fb      	strb	r3, [r7, #15]
 80029ca:	7dfb      	ldrb	r3, [r7, #23]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d00a      	beq.n	80029e6 <follow_path+0x8e>
 80029d0:	7dfb      	ldrb	r3, [r7, #23]
 80029d2:	2b04      	cmp	r3, #4
 80029d4:	d127      	bne.n	8002a26 <follow_path+0xce>
 80029d6:	7bfb      	ldrb	r3, [r7, #15]
 80029d8:	f003 0304 	and.w	r3, r3, #4
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d122      	bne.n	8002a26 <follow_path+0xce>
 80029e0:	2305      	movs	r3, #5
 80029e2:	75fb      	strb	r3, [r7, #23]
 80029e4:	e01f      	b.n	8002a26 <follow_path+0xce>
 80029e6:	7bfb      	ldrb	r3, [r7, #15]
 80029e8:	f003 0304 	and.w	r3, r3, #4
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d11c      	bne.n	8002a2a <follow_path+0xd2>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	799b      	ldrb	r3, [r3, #6]
 80029f4:	f003 0310 	and.w	r3, r3, #16
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d102      	bne.n	8002a02 <follow_path+0xaa>
 80029fc:	2305      	movs	r3, #5
 80029fe:	75fb      	strb	r3, [r7, #23]
 8002a00:	e014      	b.n	8002a2c <follow_path+0xd4>
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	691b      	ldr	r3, [r3, #16]
 8002a0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a10:	4413      	add	r3, r2
 8002a12:	4619      	mov	r1, r3
 8002a14:	6938      	ldr	r0, [r7, #16]
 8002a16:	f7ff fd56 	bl	80024c6 <ld_clust>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	609a      	str	r2, [r3, #8]
 8002a20:	e7c0      	b.n	80029a4 <follow_path+0x4c>
 8002a22:	bf00      	nop
 8002a24:	e002      	b.n	8002a2c <follow_path+0xd4>
 8002a26:	bf00      	nop
 8002a28:	e000      	b.n	8002a2c <follow_path+0xd4>
 8002a2a:	bf00      	nop
 8002a2c:	7dfb      	ldrb	r3, [r7, #23]
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3718      	adds	r7, #24
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}

08002a36 <get_ldnumber>:
 8002a36:	b480      	push	{r7}
 8002a38:	b089      	sub	sp, #36	; 0x24
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
 8002a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a42:	617b      	str	r3, [r7, #20]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	613b      	str	r3, [r7, #16]
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	61fb      	str	r3, [r7, #28]
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <get_ldnumber+0x22>
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	e02d      	b.n	8002ab4 <get_ldnumber+0x7e>
 8002a58:	69fb      	ldr	r3, [r7, #28]
 8002a5a:	1c5a      	adds	r2, r3, #1
 8002a5c:	61fa      	str	r2, [r7, #28]
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	73fb      	strb	r3, [r7, #15]
 8002a62:	7bfb      	ldrb	r3, [r7, #15]
 8002a64:	2b20      	cmp	r3, #32
 8002a66:	d902      	bls.n	8002a6e <get_ldnumber+0x38>
 8002a68:	7bfb      	ldrb	r3, [r7, #15]
 8002a6a:	2b3a      	cmp	r3, #58	; 0x3a
 8002a6c:	d1f4      	bne.n	8002a58 <get_ldnumber+0x22>
 8002a6e:	7bfb      	ldrb	r3, [r7, #15]
 8002a70:	2b3a      	cmp	r3, #58	; 0x3a
 8002a72:	d11c      	bne.n	8002aae <get_ldnumber+0x78>
 8002a74:	2301      	movs	r3, #1
 8002a76:	61bb      	str	r3, [r7, #24]
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	2b2f      	cmp	r3, #47	; 0x2f
 8002a7e:	d90c      	bls.n	8002a9a <get_ldnumber+0x64>
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	2b39      	cmp	r3, #57	; 0x39
 8002a86:	d808      	bhi.n	8002a9a <get_ldnumber+0x64>
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	3302      	adds	r3, #2
 8002a8c:	69fa      	ldr	r2, [r7, #28]
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d103      	bne.n	8002a9a <get_ldnumber+0x64>
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	3b30      	subs	r3, #48	; 0x30
 8002a98:	61bb      	str	r3, [r7, #24]
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	dc04      	bgt.n	8002aaa <get_ldnumber+0x74>
 8002aa0:	69bb      	ldr	r3, [r7, #24]
 8002aa2:	617b      	str	r3, [r7, #20]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	69fa      	ldr	r2, [r7, #28]
 8002aa8:	601a      	str	r2, [r3, #0]
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	e002      	b.n	8002ab4 <get_ldnumber+0x7e>
 8002aae:	2300      	movs	r3, #0
 8002ab0:	617b      	str	r3, [r7, #20]
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3724      	adds	r7, #36	; 0x24
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr

08002ac0 <check_fs>:
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b082      	sub	sp, #8
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	70da      	strb	r2, [r3, #3]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f04f 32ff 	mov.w	r2, #4294967295
 8002ad6:	62da      	str	r2, [r3, #44]	; 0x2c
 8002ad8:	6839      	ldr	r1, [r7, #0]
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f7fe ffd7 	bl	8001a8e <move_window>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d001      	beq.n	8002aea <check_fs+0x2a>
 8002ae6:	2304      	movs	r3, #4
 8002ae8:	e038      	b.n	8002b5c <check_fs+0x9c>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	3330      	adds	r3, #48	; 0x30
 8002aee:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7fe fe46 	bl	8001784 <ld_word>
 8002af8:	4603      	mov	r3, r0
 8002afa:	461a      	mov	r2, r3
 8002afc:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d001      	beq.n	8002b08 <check_fs+0x48>
 8002b04:	2303      	movs	r3, #3
 8002b06:	e029      	b.n	8002b5c <check_fs+0x9c>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002b0e:	2be9      	cmp	r3, #233	; 0xe9
 8002b10:	d009      	beq.n	8002b26 <check_fs+0x66>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002b18:	2beb      	cmp	r3, #235	; 0xeb
 8002b1a:	d004      	beq.n	8002b26 <check_fs+0x66>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002b22:	2be8      	cmp	r3, #232	; 0xe8
 8002b24:	d119      	bne.n	8002b5a <check_fs+0x9a>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	3330      	adds	r3, #48	; 0x30
 8002b2a:	3336      	adds	r3, #54	; 0x36
 8002b2c:	2203      	movs	r2, #3
 8002b2e:	490d      	ldr	r1, [pc, #52]	; (8002b64 <check_fs+0xa4>)
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7fe fee4 	bl	80018fe <mem_cmp>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d101      	bne.n	8002b40 <check_fs+0x80>
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	e00d      	b.n	8002b5c <check_fs+0x9c>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	3330      	adds	r3, #48	; 0x30
 8002b44:	3352      	adds	r3, #82	; 0x52
 8002b46:	2205      	movs	r2, #5
 8002b48:	4907      	ldr	r1, [pc, #28]	; (8002b68 <check_fs+0xa8>)
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7fe fed7 	bl	80018fe <mem_cmp>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d101      	bne.n	8002b5a <check_fs+0x9a>
 8002b56:	2300      	movs	r3, #0
 8002b58:	e000      	b.n	8002b5c <check_fs+0x9c>
 8002b5a:	2302      	movs	r3, #2
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3708      	adds	r7, #8
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	0800cb94 	.word	0x0800cb94
 8002b68:	0800cb98 	.word	0x0800cb98

08002b6c <find_volume>:
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b096      	sub	sp, #88	; 0x58
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	60f8      	str	r0, [r7, #12]
 8002b74:	60b9      	str	r1, [r7, #8]
 8002b76:	4613      	mov	r3, r2
 8002b78:	71fb      	strb	r3, [r7, #7]
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	601a      	str	r2, [r3, #0]
 8002b80:	68f8      	ldr	r0, [r7, #12]
 8002b82:	f7ff ff58 	bl	8002a36 <get_ldnumber>
 8002b86:	63f8      	str	r0, [r7, #60]	; 0x3c
 8002b88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	da01      	bge.n	8002b92 <find_volume+0x26>
 8002b8e:	230b      	movs	r3, #11
 8002b90:	e238      	b.n	8003004 <find_volume+0x498>
 8002b92:	4aa8      	ldr	r2, [pc, #672]	; (8002e34 <find_volume+0x2c8>)
 8002b94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b9a:	63bb      	str	r3, [r7, #56]	; 0x38
 8002b9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d101      	bne.n	8002ba6 <find_volume+0x3a>
 8002ba2:	230c      	movs	r3, #12
 8002ba4:	e22e      	b.n	8003004 <find_volume+0x498>
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002baa:	601a      	str	r2, [r3, #0]
 8002bac:	79fb      	ldrb	r3, [r7, #7]
 8002bae:	f023 0301 	bic.w	r3, r3, #1
 8002bb2:	71fb      	strb	r3, [r7, #7]
 8002bb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d01a      	beq.n	8002bf2 <find_volume+0x86>
 8002bbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bbe:	785b      	ldrb	r3, [r3, #1]
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7fe fb13 	bl	80011ec <disk_status>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002bcc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002bd0:	f003 0301 	and.w	r3, r3, #1
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d10c      	bne.n	8002bf2 <find_volume+0x86>
 8002bd8:	79fb      	ldrb	r3, [r7, #7]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d007      	beq.n	8002bee <find_volume+0x82>
 8002bde:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002be2:	f003 0304 	and.w	r3, r3, #4
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d001      	beq.n	8002bee <find_volume+0x82>
 8002bea:	230a      	movs	r3, #10
 8002bec:	e20a      	b.n	8003004 <find_volume+0x498>
 8002bee:	2300      	movs	r3, #0
 8002bf0:	e208      	b.n	8003004 <find_volume+0x498>
 8002bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	701a      	strb	r2, [r3, #0]
 8002bf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bfa:	b2da      	uxtb	r2, r3
 8002bfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bfe:	705a      	strb	r2, [r3, #1]
 8002c00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c02:	785b      	ldrb	r3, [r3, #1]
 8002c04:	4618      	mov	r0, r3
 8002c06:	f7fe fa07 	bl	8001018 <disk_initialize>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002c10:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002c14:	f003 0301 	and.w	r3, r3, #1
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d001      	beq.n	8002c20 <find_volume+0xb4>
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	e1f1      	b.n	8003004 <find_volume+0x498>
 8002c20:	79fb      	ldrb	r3, [r7, #7]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d007      	beq.n	8002c36 <find_volume+0xca>
 8002c26:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002c2a:	f003 0304 	and.w	r3, r3, #4
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d001      	beq.n	8002c36 <find_volume+0xca>
 8002c32:	230a      	movs	r3, #10
 8002c34:	e1e6      	b.n	8003004 <find_volume+0x498>
 8002c36:	2300      	movs	r3, #0
 8002c38:	653b      	str	r3, [r7, #80]	; 0x50
 8002c3a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002c3c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002c3e:	f7ff ff3f 	bl	8002ac0 <check_fs>
 8002c42:	4603      	mov	r3, r0
 8002c44:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8002c48:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d14b      	bne.n	8002ce8 <find_volume+0x17c>
 8002c50:	2300      	movs	r3, #0
 8002c52:	643b      	str	r3, [r7, #64]	; 0x40
 8002c54:	e01f      	b.n	8002c96 <find_volume+0x12a>
 8002c56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c58:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002c5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c5e:	011b      	lsls	r3, r3, #4
 8002c60:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8002c64:	4413      	add	r3, r2
 8002c66:	633b      	str	r3, [r7, #48]	; 0x30
 8002c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c6a:	3304      	adds	r3, #4
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d006      	beq.n	8002c80 <find_volume+0x114>
 8002c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c74:	3308      	adds	r3, #8
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7fe fd9c 	bl	80017b4 <ld_dword>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	e000      	b.n	8002c82 <find_volume+0x116>
 8002c80:	2200      	movs	r2, #0
 8002c82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8002c8a:	440b      	add	r3, r1
 8002c8c:	f843 2c44 	str.w	r2, [r3, #-68]
 8002c90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c92:	3301      	adds	r3, #1
 8002c94:	643b      	str	r3, [r7, #64]	; 0x40
 8002c96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c98:	2b03      	cmp	r3, #3
 8002c9a:	d9dc      	bls.n	8002c56 <find_volume+0xea>
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	643b      	str	r3, [r7, #64]	; 0x40
 8002ca0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d002      	beq.n	8002cac <find_volume+0x140>
 8002ca6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	643b      	str	r3, [r7, #64]	; 0x40
 8002cac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8002cb4:	4413      	add	r3, r2
 8002cb6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8002cba:	653b      	str	r3, [r7, #80]	; 0x50
 8002cbc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d005      	beq.n	8002cce <find_volume+0x162>
 8002cc2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002cc4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002cc6:	f7ff fefb 	bl	8002ac0 <check_fs>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	e000      	b.n	8002cd0 <find_volume+0x164>
 8002cce:	2303      	movs	r3, #3
 8002cd0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8002cd4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d905      	bls.n	8002ce8 <find_volume+0x17c>
 8002cdc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cde:	3301      	adds	r3, #1
 8002ce0:	643b      	str	r3, [r7, #64]	; 0x40
 8002ce2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ce4:	2b03      	cmp	r3, #3
 8002ce6:	d9e1      	bls.n	8002cac <find_volume+0x140>
 8002ce8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002cec:	2b04      	cmp	r3, #4
 8002cee:	d101      	bne.n	8002cf4 <find_volume+0x188>
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e187      	b.n	8003004 <find_volume+0x498>
 8002cf4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d901      	bls.n	8002d00 <find_volume+0x194>
 8002cfc:	230d      	movs	r3, #13
 8002cfe:	e181      	b.n	8003004 <find_volume+0x498>
 8002d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d02:	3330      	adds	r3, #48	; 0x30
 8002d04:	330b      	adds	r3, #11
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7fe fd3c 	bl	8001784 <ld_word>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d12:	d001      	beq.n	8002d18 <find_volume+0x1ac>
 8002d14:	230d      	movs	r3, #13
 8002d16:	e175      	b.n	8003004 <find_volume+0x498>
 8002d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d1a:	3330      	adds	r3, #48	; 0x30
 8002d1c:	3316      	adds	r3, #22
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f7fe fd30 	bl	8001784 <ld_word>
 8002d24:	4603      	mov	r3, r0
 8002d26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d106      	bne.n	8002d3c <find_volume+0x1d0>
 8002d2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d30:	3330      	adds	r3, #48	; 0x30
 8002d32:	3324      	adds	r3, #36	; 0x24
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7fe fd3d 	bl	80017b4 <ld_dword>
 8002d3a:	64f8      	str	r0, [r7, #76]	; 0x4c
 8002d3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d3e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002d40:	619a      	str	r2, [r3, #24]
 8002d42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d44:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8002d48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d4a:	709a      	strb	r2, [r3, #2]
 8002d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d4e:	789b      	ldrb	r3, [r3, #2]
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d005      	beq.n	8002d60 <find_volume+0x1f4>
 8002d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d56:	789b      	ldrb	r3, [r3, #2]
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d001      	beq.n	8002d60 <find_volume+0x1f4>
 8002d5c:	230d      	movs	r3, #13
 8002d5e:	e151      	b.n	8003004 <find_volume+0x498>
 8002d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d62:	789b      	ldrb	r3, [r3, #2]
 8002d64:	461a      	mov	r2, r3
 8002d66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d68:	fb02 f303 	mul.w	r3, r2, r3
 8002d6c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d74:	b29a      	uxth	r2, r3
 8002d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d78:	815a      	strh	r2, [r3, #10]
 8002d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d7c:	895b      	ldrh	r3, [r3, #10]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d008      	beq.n	8002d94 <find_volume+0x228>
 8002d82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d84:	895b      	ldrh	r3, [r3, #10]
 8002d86:	461a      	mov	r2, r3
 8002d88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d8a:	895b      	ldrh	r3, [r3, #10]
 8002d8c:	3b01      	subs	r3, #1
 8002d8e:	4013      	ands	r3, r2
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d001      	beq.n	8002d98 <find_volume+0x22c>
 8002d94:	230d      	movs	r3, #13
 8002d96:	e135      	b.n	8003004 <find_volume+0x498>
 8002d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d9a:	3330      	adds	r3, #48	; 0x30
 8002d9c:	3311      	adds	r3, #17
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f7fe fcf0 	bl	8001784 <ld_word>
 8002da4:	4603      	mov	r3, r0
 8002da6:	461a      	mov	r2, r3
 8002da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002daa:	811a      	strh	r2, [r3, #8]
 8002dac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dae:	891b      	ldrh	r3, [r3, #8]
 8002db0:	f003 030f 	and.w	r3, r3, #15
 8002db4:	b29b      	uxth	r3, r3
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d001      	beq.n	8002dbe <find_volume+0x252>
 8002dba:	230d      	movs	r3, #13
 8002dbc:	e122      	b.n	8003004 <find_volume+0x498>
 8002dbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dc0:	3330      	adds	r3, #48	; 0x30
 8002dc2:	3313      	adds	r3, #19
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f7fe fcdd 	bl	8001784 <ld_word>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	64bb      	str	r3, [r7, #72]	; 0x48
 8002dce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d106      	bne.n	8002de2 <find_volume+0x276>
 8002dd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dd6:	3330      	adds	r3, #48	; 0x30
 8002dd8:	3320      	adds	r3, #32
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7fe fcea 	bl	80017b4 <ld_dword>
 8002de0:	64b8      	str	r0, [r7, #72]	; 0x48
 8002de2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002de4:	3330      	adds	r3, #48	; 0x30
 8002de6:	330e      	adds	r3, #14
 8002de8:	4618      	mov	r0, r3
 8002dea:	f7fe fccb 	bl	8001784 <ld_word>
 8002dee:	4603      	mov	r3, r0
 8002df0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8002df2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d101      	bne.n	8002dfc <find_volume+0x290>
 8002df8:	230d      	movs	r3, #13
 8002dfa:	e103      	b.n	8003004 <find_volume+0x498>
 8002dfc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8002dfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e00:	4413      	add	r3, r2
 8002e02:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e04:	8912      	ldrh	r2, [r2, #8]
 8002e06:	0912      	lsrs	r2, r2, #4
 8002e08:	b292      	uxth	r2, r2
 8002e0a:	4413      	add	r3, r2
 8002e0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e0e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d201      	bcs.n	8002e1a <find_volume+0x2ae>
 8002e16:	230d      	movs	r3, #13
 8002e18:	e0f4      	b.n	8003004 <find_volume+0x498>
 8002e1a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e1e:	1ad3      	subs	r3, r2, r3
 8002e20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e22:	8952      	ldrh	r2, [r2, #10]
 8002e24:	fbb3 f3f2 	udiv	r3, r3, r2
 8002e28:	627b      	str	r3, [r7, #36]	; 0x24
 8002e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d103      	bne.n	8002e38 <find_volume+0x2cc>
 8002e30:	230d      	movs	r3, #13
 8002e32:	e0e7      	b.n	8003004 <find_volume+0x498>
 8002e34:	200000f8 	.word	0x200000f8
 8002e38:	2300      	movs	r3, #0
 8002e3a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8002e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e40:	4a72      	ldr	r2, [pc, #456]	; (800300c <find_volume+0x4a0>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d802      	bhi.n	8002e4c <find_volume+0x2e0>
 8002e46:	2303      	movs	r3, #3
 8002e48:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8002e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e4e:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d802      	bhi.n	8002e5c <find_volume+0x2f0>
 8002e56:	2302      	movs	r3, #2
 8002e58:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8002e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e5e:	f640 72f5 	movw	r2, #4085	; 0xff5
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d802      	bhi.n	8002e6c <find_volume+0x300>
 8002e66:	2301      	movs	r3, #1
 8002e68:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8002e6c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d101      	bne.n	8002e78 <find_volume+0x30c>
 8002e74:	230d      	movs	r3, #13
 8002e76:	e0c5      	b.n	8003004 <find_volume+0x498>
 8002e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e7a:	1c9a      	adds	r2, r3, #2
 8002e7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e7e:	615a      	str	r2, [r3, #20]
 8002e80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e82:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002e84:	61da      	str	r2, [r3, #28]
 8002e86:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8002e88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e8a:	441a      	add	r2, r3
 8002e8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e8e:	621a      	str	r2, [r3, #32]
 8002e90:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002e92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e94:	441a      	add	r2, r3
 8002e96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e98:	629a      	str	r2, [r3, #40]	; 0x28
 8002e9a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002e9e:	2b03      	cmp	r3, #3
 8002ea0:	d11e      	bne.n	8002ee0 <find_volume+0x374>
 8002ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ea4:	3330      	adds	r3, #48	; 0x30
 8002ea6:	332a      	adds	r3, #42	; 0x2a
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7fe fc6b 	bl	8001784 <ld_word>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d001      	beq.n	8002eb8 <find_volume+0x34c>
 8002eb4:	230d      	movs	r3, #13
 8002eb6:	e0a5      	b.n	8003004 <find_volume+0x498>
 8002eb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eba:	891b      	ldrh	r3, [r3, #8]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d001      	beq.n	8002ec4 <find_volume+0x358>
 8002ec0:	230d      	movs	r3, #13
 8002ec2:	e09f      	b.n	8003004 <find_volume+0x498>
 8002ec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ec6:	3330      	adds	r3, #48	; 0x30
 8002ec8:	332c      	adds	r3, #44	; 0x2c
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f7fe fc72 	bl	80017b4 <ld_dword>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ed4:	625a      	str	r2, [r3, #36]	; 0x24
 8002ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ed8:	695b      	ldr	r3, [r3, #20]
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	647b      	str	r3, [r7, #68]	; 0x44
 8002ede:	e01f      	b.n	8002f20 <find_volume+0x3b4>
 8002ee0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ee2:	891b      	ldrh	r3, [r3, #8]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d101      	bne.n	8002eec <find_volume+0x380>
 8002ee8:	230d      	movs	r3, #13
 8002eea:	e08b      	b.n	8003004 <find_volume+0x498>
 8002eec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eee:	6a1a      	ldr	r2, [r3, #32]
 8002ef0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ef2:	441a      	add	r2, r3
 8002ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ef6:	625a      	str	r2, [r3, #36]	; 0x24
 8002ef8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d103      	bne.n	8002f08 <find_volume+0x39c>
 8002f00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f02:	695b      	ldr	r3, [r3, #20]
 8002f04:	005b      	lsls	r3, r3, #1
 8002f06:	e00a      	b.n	8002f1e <find_volume+0x3b2>
 8002f08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f0a:	695a      	ldr	r2, [r3, #20]
 8002f0c:	4613      	mov	r3, r2
 8002f0e:	005b      	lsls	r3, r3, #1
 8002f10:	4413      	add	r3, r2
 8002f12:	085a      	lsrs	r2, r3, #1
 8002f14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f16:	695b      	ldr	r3, [r3, #20]
 8002f18:	f003 0301 	and.w	r3, r3, #1
 8002f1c:	4413      	add	r3, r2
 8002f1e:	647b      	str	r3, [r7, #68]	; 0x44
 8002f20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f22:	699a      	ldr	r2, [r3, #24]
 8002f24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f26:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002f2a:	0a5b      	lsrs	r3, r3, #9
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d201      	bcs.n	8002f34 <find_volume+0x3c8>
 8002f30:	230d      	movs	r3, #13
 8002f32:	e067      	b.n	8003004 <find_volume+0x498>
 8002f34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f36:	f04f 32ff 	mov.w	r2, #4294967295
 8002f3a:	611a      	str	r2, [r3, #16]
 8002f3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f3e:	691a      	ldr	r2, [r3, #16]
 8002f40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f42:	60da      	str	r2, [r3, #12]
 8002f44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f46:	2280      	movs	r2, #128	; 0x80
 8002f48:	711a      	strb	r2, [r3, #4]
 8002f4a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002f4e:	2b03      	cmp	r3, #3
 8002f50:	d149      	bne.n	8002fe6 <find_volume+0x47a>
 8002f52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f54:	3330      	adds	r3, #48	; 0x30
 8002f56:	3330      	adds	r3, #48	; 0x30
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7fe fc13 	bl	8001784 <ld_word>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d140      	bne.n	8002fe6 <find_volume+0x47a>
 8002f64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f66:	3301      	adds	r3, #1
 8002f68:	4619      	mov	r1, r3
 8002f6a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002f6c:	f7fe fd8f 	bl	8001a8e <move_window>
 8002f70:	4603      	mov	r3, r0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d137      	bne.n	8002fe6 <find_volume+0x47a>
 8002f76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f78:	2200      	movs	r2, #0
 8002f7a:	711a      	strb	r2, [r3, #4]
 8002f7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f7e:	3330      	adds	r3, #48	; 0x30
 8002f80:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8002f84:	4618      	mov	r0, r3
 8002f86:	f7fe fbfd 	bl	8001784 <ld_word>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d127      	bne.n	8002fe6 <find_volume+0x47a>
 8002f96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f98:	3330      	adds	r3, #48	; 0x30
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f7fe fc0a 	bl	80017b4 <ld_dword>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	4b1b      	ldr	r3, [pc, #108]	; (8003010 <find_volume+0x4a4>)
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d11e      	bne.n	8002fe6 <find_volume+0x47a>
 8002fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002faa:	3330      	adds	r3, #48	; 0x30
 8002fac:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f7fe fbff 	bl	80017b4 <ld_dword>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	4b16      	ldr	r3, [pc, #88]	; (8003014 <find_volume+0x4a8>)
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d113      	bne.n	8002fe6 <find_volume+0x47a>
 8002fbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fc0:	3330      	adds	r3, #48	; 0x30
 8002fc2:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f7fe fbf4 	bl	80017b4 <ld_dword>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fd0:	611a      	str	r2, [r3, #16]
 8002fd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fd4:	3330      	adds	r3, #48	; 0x30
 8002fd6:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f7fe fbea 	bl	80017b4 <ld_dword>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fe4:	60da      	str	r2, [r3, #12]
 8002fe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fe8:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8002fec:	701a      	strb	r2, [r3, #0]
 8002fee:	4b0a      	ldr	r3, [pc, #40]	; (8003018 <find_volume+0x4ac>)
 8002ff0:	881b      	ldrh	r3, [r3, #0]
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	b29a      	uxth	r2, r3
 8002ff6:	4b08      	ldr	r3, [pc, #32]	; (8003018 <find_volume+0x4ac>)
 8002ff8:	801a      	strh	r2, [r3, #0]
 8002ffa:	4b07      	ldr	r3, [pc, #28]	; (8003018 <find_volume+0x4ac>)
 8002ffc:	881a      	ldrh	r2, [r3, #0]
 8002ffe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003000:	80da      	strh	r2, [r3, #6]
 8003002:	2300      	movs	r3, #0
 8003004:	4618      	mov	r0, r3
 8003006:	3758      	adds	r7, #88	; 0x58
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}
 800300c:	0ffffff5 	.word	0x0ffffff5
 8003010:	41615252 	.word	0x41615252
 8003014:	61417272 	.word	0x61417272
 8003018:	200000fc 	.word	0x200000fc

0800301c <validate>:
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
 8003026:	2309      	movs	r3, #9
 8003028:	73fb      	strb	r3, [r7, #15]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d01c      	beq.n	800306a <validate+0x4e>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d018      	beq.n	800306a <validate+0x4e>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	781b      	ldrb	r3, [r3, #0]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d013      	beq.n	800306a <validate+0x4e>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	889a      	ldrh	r2, [r3, #4]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	88db      	ldrh	r3, [r3, #6]
 800304c:	429a      	cmp	r2, r3
 800304e:	d10c      	bne.n	800306a <validate+0x4e>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	785b      	ldrb	r3, [r3, #1]
 8003056:	4618      	mov	r0, r3
 8003058:	f7fe f8c8 	bl	80011ec <disk_status>
 800305c:	4603      	mov	r3, r0
 800305e:	f003 0301 	and.w	r3, r3, #1
 8003062:	2b00      	cmp	r3, #0
 8003064:	d101      	bne.n	800306a <validate+0x4e>
 8003066:	2300      	movs	r3, #0
 8003068:	73fb      	strb	r3, [r7, #15]
 800306a:	7bfb      	ldrb	r3, [r7, #15]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d102      	bne.n	8003076 <validate+0x5a>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	e000      	b.n	8003078 <validate+0x5c>
 8003076:	2300      	movs	r3, #0
 8003078:	683a      	ldr	r2, [r7, #0]
 800307a:	6013      	str	r3, [r2, #0]
 800307c:	7bfb      	ldrb	r3, [r7, #15]
 800307e:	4618      	mov	r0, r3
 8003080:	3710      	adds	r7, #16
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
	...

08003088 <f_mount>:
 8003088:	b580      	push	{r7, lr}
 800308a:	b088      	sub	sp, #32
 800308c:	af00      	add	r7, sp, #0
 800308e:	60f8      	str	r0, [r7, #12]
 8003090:	60b9      	str	r1, [r7, #8]
 8003092:	4613      	mov	r3, r2
 8003094:	71fb      	strb	r3, [r7, #7]
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	613b      	str	r3, [r7, #16]
 800309a:	f107 0310 	add.w	r3, r7, #16
 800309e:	4618      	mov	r0, r3
 80030a0:	f7ff fcc9 	bl	8002a36 <get_ldnumber>
 80030a4:	61f8      	str	r0, [r7, #28]
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	da01      	bge.n	80030b0 <f_mount+0x28>
 80030ac:	230b      	movs	r3, #11
 80030ae:	e025      	b.n	80030fc <f_mount+0x74>
 80030b0:	4a14      	ldr	r2, [pc, #80]	; (8003104 <f_mount+0x7c>)
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030b8:	61bb      	str	r3, [r7, #24]
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d002      	beq.n	80030c6 <f_mount+0x3e>
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	2200      	movs	r2, #0
 80030c4:	701a      	strb	r2, [r3, #0]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d002      	beq.n	80030d2 <f_mount+0x4a>
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2200      	movs	r2, #0
 80030d0:	701a      	strb	r2, [r3, #0]
 80030d2:	68fa      	ldr	r2, [r7, #12]
 80030d4:	490b      	ldr	r1, [pc, #44]	; (8003104 <f_mount+0x7c>)
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80030dc:	79fb      	ldrb	r3, [r7, #7]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d101      	bne.n	80030e6 <f_mount+0x5e>
 80030e2:	2300      	movs	r3, #0
 80030e4:	e00a      	b.n	80030fc <f_mount+0x74>
 80030e6:	f107 010c 	add.w	r1, r7, #12
 80030ea:	f107 0308 	add.w	r3, r7, #8
 80030ee:	2200      	movs	r2, #0
 80030f0:	4618      	mov	r0, r3
 80030f2:	f7ff fd3b 	bl	8002b6c <find_volume>
 80030f6:	4603      	mov	r3, r0
 80030f8:	75fb      	strb	r3, [r7, #23]
 80030fa:	7dfb      	ldrb	r3, [r7, #23]
 80030fc:	4618      	mov	r0, r3
 80030fe:	3720      	adds	r7, #32
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}
 8003104:	200000f8 	.word	0x200000f8

08003108 <f_open>:
 8003108:	b590      	push	{r4, r7, lr}
 800310a:	b099      	sub	sp, #100	; 0x64
 800310c:	af00      	add	r7, sp, #0
 800310e:	60f8      	str	r0, [r7, #12]
 8003110:	60b9      	str	r1, [r7, #8]
 8003112:	4613      	mov	r3, r2
 8003114:	71fb      	strb	r3, [r7, #7]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d101      	bne.n	8003120 <f_open+0x18>
 800311c:	2309      	movs	r3, #9
 800311e:	e172      	b.n	8003406 <f_open+0x2fe>
 8003120:	79fb      	ldrb	r3, [r7, #7]
 8003122:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003126:	71fb      	strb	r3, [r7, #7]
 8003128:	79fa      	ldrb	r2, [r7, #7]
 800312a:	f107 0114 	add.w	r1, r7, #20
 800312e:	f107 0308 	add.w	r3, r7, #8
 8003132:	4618      	mov	r0, r3
 8003134:	f7ff fd1a 	bl	8002b6c <find_volume>
 8003138:	4603      	mov	r3, r0
 800313a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800313e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003142:	2b00      	cmp	r3, #0
 8003144:	f040 8156 	bne.w	80033f4 <f_open+0x2ec>
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	61bb      	str	r3, [r7, #24]
 800314c:	68ba      	ldr	r2, [r7, #8]
 800314e:	f107 0318 	add.w	r3, r7, #24
 8003152:	4611      	mov	r1, r2
 8003154:	4618      	mov	r0, r3
 8003156:	f7ff fbff 	bl	8002958 <follow_path>
 800315a:	4603      	mov	r3, r0
 800315c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003160:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003164:	2b00      	cmp	r3, #0
 8003166:	d107      	bne.n	8003178 <f_open+0x70>
 8003168:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800316c:	b25b      	sxtb	r3, r3
 800316e:	2b00      	cmp	r3, #0
 8003170:	da02      	bge.n	8003178 <f_open+0x70>
 8003172:	2306      	movs	r3, #6
 8003174:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003178:	79fb      	ldrb	r3, [r7, #7]
 800317a:	f003 031c 	and.w	r3, r3, #28
 800317e:	2b00      	cmp	r3, #0
 8003180:	d073      	beq.n	800326a <f_open+0x162>
 8003182:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003186:	2b00      	cmp	r3, #0
 8003188:	d010      	beq.n	80031ac <f_open+0xa4>
 800318a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800318e:	2b04      	cmp	r3, #4
 8003190:	d107      	bne.n	80031a2 <f_open+0x9a>
 8003192:	f107 0318 	add.w	r3, r7, #24
 8003196:	4618      	mov	r0, r3
 8003198:	f7ff fa86 	bl	80026a8 <dir_register>
 800319c:	4603      	mov	r3, r0
 800319e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80031a2:	79fb      	ldrb	r3, [r7, #7]
 80031a4:	f043 0308 	orr.w	r3, r3, #8
 80031a8:	71fb      	strb	r3, [r7, #7]
 80031aa:	e010      	b.n	80031ce <f_open+0xc6>
 80031ac:	7fbb      	ldrb	r3, [r7, #30]
 80031ae:	f003 0311 	and.w	r3, r3, #17
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d003      	beq.n	80031be <f_open+0xb6>
 80031b6:	2307      	movs	r3, #7
 80031b8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80031bc:	e007      	b.n	80031ce <f_open+0xc6>
 80031be:	79fb      	ldrb	r3, [r7, #7]
 80031c0:	f003 0304 	and.w	r3, r3, #4
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d002      	beq.n	80031ce <f_open+0xc6>
 80031c8:	2308      	movs	r3, #8
 80031ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80031ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d163      	bne.n	800329e <f_open+0x196>
 80031d6:	79fb      	ldrb	r3, [r7, #7]
 80031d8:	f003 0308 	and.w	r3, r3, #8
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d05e      	beq.n	800329e <f_open+0x196>
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80031e4:	4611      	mov	r1, r2
 80031e6:	4618      	mov	r0, r3
 80031e8:	f7ff f96d 	bl	80024c6 <ld_clust>
 80031ec:	6538      	str	r0, [r7, #80]	; 0x50
 80031ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031f0:	f103 040e 	add.w	r4, r3, #14
 80031f4:	f7fe fabc 	bl	8001770 <get_fattime>
 80031f8:	4603      	mov	r3, r0
 80031fa:	4619      	mov	r1, r3
 80031fc:	4620      	mov	r0, r4
 80031fe:	f7fe fb17 	bl	8001830 <st_dword>
 8003202:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003204:	330b      	adds	r3, #11
 8003206:	2220      	movs	r2, #32
 8003208:	701a      	strb	r2, [r3, #0]
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800320e:	2200      	movs	r2, #0
 8003210:	4618      	mov	r0, r3
 8003212:	f7ff f977 	bl	8002504 <st_clust>
 8003216:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003218:	331c      	adds	r3, #28
 800321a:	2100      	movs	r1, #0
 800321c:	4618      	mov	r0, r3
 800321e:	f7fe fb07 	bl	8001830 <st_dword>
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	2201      	movs	r2, #1
 8003226:	70da      	strb	r2, [r3, #3]
 8003228:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800322a:	2b00      	cmp	r3, #0
 800322c:	d037      	beq.n	800329e <f_open+0x196>
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003232:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003234:	f107 0318 	add.w	r3, r7, #24
 8003238:	2200      	movs	r2, #0
 800323a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800323c:	4618      	mov	r0, r3
 800323e:	f7fe fe6c 	bl	8001f1a <remove_chain>
 8003242:	4603      	mov	r3, r0
 8003244:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003248:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800324c:	2b00      	cmp	r3, #0
 800324e:	d126      	bne.n	800329e <f_open+0x196>
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8003254:	4618      	mov	r0, r3
 8003256:	f7fe fc1a 	bl	8001a8e <move_window>
 800325a:	4603      	mov	r3, r0
 800325c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003264:	3a01      	subs	r2, #1
 8003266:	60da      	str	r2, [r3, #12]
 8003268:	e019      	b.n	800329e <f_open+0x196>
 800326a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800326e:	2b00      	cmp	r3, #0
 8003270:	d115      	bne.n	800329e <f_open+0x196>
 8003272:	7fbb      	ldrb	r3, [r7, #30]
 8003274:	f003 0310 	and.w	r3, r3, #16
 8003278:	2b00      	cmp	r3, #0
 800327a:	d003      	beq.n	8003284 <f_open+0x17c>
 800327c:	2304      	movs	r3, #4
 800327e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003282:	e00c      	b.n	800329e <f_open+0x196>
 8003284:	79fb      	ldrb	r3, [r7, #7]
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d007      	beq.n	800329e <f_open+0x196>
 800328e:	7fbb      	ldrb	r3, [r7, #30]
 8003290:	f003 0301 	and.w	r3, r3, #1
 8003294:	2b00      	cmp	r3, #0
 8003296:	d002      	beq.n	800329e <f_open+0x196>
 8003298:	2307      	movs	r3, #7
 800329a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800329e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d10f      	bne.n	80032c6 <f_open+0x1be>
 80032a6:	79fb      	ldrb	r3, [r7, #7]
 80032a8:	f003 0308 	and.w	r3, r3, #8
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d003      	beq.n	80032b8 <f_open+0x1b0>
 80032b0:	79fb      	ldrb	r3, [r7, #7]
 80032b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032b6:	71fb      	strb	r3, [r7, #7]
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	621a      	str	r2, [r3, #32]
 80032c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	625a      	str	r2, [r3, #36]	; 0x24
 80032c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	f040 8092 	bne.w	80033f4 <f_open+0x2ec>
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80032d4:	4611      	mov	r1, r2
 80032d6:	4618      	mov	r0, r3
 80032d8:	f7ff f8f5 	bl	80024c6 <ld_clust>
 80032dc:	4602      	mov	r2, r0
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	609a      	str	r2, [r3, #8]
 80032e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032e4:	331c      	adds	r3, #28
 80032e6:	4618      	mov	r0, r3
 80032e8:	f7fe fa64 	bl	80017b4 <ld_dword>
 80032ec:	4602      	mov	r2, r0
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	60da      	str	r2, [r3, #12]
 80032f2:	697a      	ldr	r2, [r7, #20]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	601a      	str	r2, [r3, #0]
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	88da      	ldrh	r2, [r3, #6]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	809a      	strh	r2, [r3, #4]
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	79fa      	ldrb	r2, [r7, #7]
 8003304:	741a      	strb	r2, [r3, #16]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2200      	movs	r2, #0
 800330a:	745a      	strb	r2, [r3, #17]
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2200      	movs	r2, #0
 8003310:	61da      	str	r2, [r3, #28]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2200      	movs	r2, #0
 8003316:	615a      	str	r2, [r3, #20]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	3328      	adds	r3, #40	; 0x28
 800331c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003320:	2100      	movs	r1, #0
 8003322:	4618      	mov	r0, r3
 8003324:	f7fe fad1 	bl	80018ca <mem_set>
 8003328:	79fb      	ldrb	r3, [r7, #7]
 800332a:	f003 0320 	and.w	r3, r3, #32
 800332e:	2b00      	cmp	r3, #0
 8003330:	d060      	beq.n	80033f4 <f_open+0x2ec>
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	68db      	ldr	r3, [r3, #12]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d05c      	beq.n	80033f4 <f_open+0x2ec>
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	68da      	ldr	r2, [r3, #12]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	615a      	str	r2, [r3, #20]
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	895b      	ldrh	r3, [r3, #10]
 8003346:	025b      	lsls	r3, r3, #9
 8003348:	64bb      	str	r3, [r7, #72]	; 0x48
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	65bb      	str	r3, [r7, #88]	; 0x58
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	657b      	str	r3, [r7, #84]	; 0x54
 8003356:	e016      	b.n	8003386 <f_open+0x27e>
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800335c:	4618      	mov	r0, r3
 800335e:	f7fe fc50 	bl	8001c02 <get_fat>
 8003362:	65b8      	str	r0, [r7, #88]	; 0x58
 8003364:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003366:	2b01      	cmp	r3, #1
 8003368:	d802      	bhi.n	8003370 <f_open+0x268>
 800336a:	2302      	movs	r3, #2
 800336c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003370:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003376:	d102      	bne.n	800337e <f_open+0x276>
 8003378:	2301      	movs	r3, #1
 800337a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800337e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003380:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003382:	1ad3      	subs	r3, r2, r3
 8003384:	657b      	str	r3, [r7, #84]	; 0x54
 8003386:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800338a:	2b00      	cmp	r3, #0
 800338c:	d103      	bne.n	8003396 <f_open+0x28e>
 800338e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003390:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003392:	429a      	cmp	r2, r3
 8003394:	d8e0      	bhi.n	8003358 <f_open+0x250>
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800339a:	619a      	str	r2, [r3, #24]
 800339c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d127      	bne.n	80033f4 <f_open+0x2ec>
 80033a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d022      	beq.n	80033f4 <f_open+0x2ec>
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80033b2:	4618      	mov	r0, r3
 80033b4:	f7fe fc06 	bl	8001bc4 <clst2sect>
 80033b8:	6478      	str	r0, [r7, #68]	; 0x44
 80033ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d103      	bne.n	80033c8 <f_open+0x2c0>
 80033c0:	2302      	movs	r3, #2
 80033c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80033c6:	e015      	b.n	80033f4 <f_open+0x2ec>
 80033c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033ca:	0a5a      	lsrs	r2, r3, #9
 80033cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033ce:	441a      	add	r2, r3
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	61da      	str	r2, [r3, #28]
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	7858      	ldrb	r0, [r3, #1]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f103 0128 	add.w	r1, r3, #40	; 0x28
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	69da      	ldr	r2, [r3, #28]
 80033e2:	2301      	movs	r3, #1
 80033e4:	f7fd ff18 	bl	8001218 <disk_read>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d002      	beq.n	80033f4 <f_open+0x2ec>
 80033ee:	2301      	movs	r3, #1
 80033f0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80033f4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d002      	beq.n	8003402 <f_open+0x2fa>
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2200      	movs	r2, #0
 8003400:	601a      	str	r2, [r3, #0]
 8003402:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003406:	4618      	mov	r0, r3
 8003408:	3764      	adds	r7, #100	; 0x64
 800340a:	46bd      	mov	sp, r7
 800340c:	bd90      	pop	{r4, r7, pc}

0800340e <f_read>:
 800340e:	b580      	push	{r7, lr}
 8003410:	b08e      	sub	sp, #56	; 0x38
 8003412:	af00      	add	r7, sp, #0
 8003414:	60f8      	str	r0, [r7, #12]
 8003416:	60b9      	str	r1, [r7, #8]
 8003418:	607a      	str	r2, [r7, #4]
 800341a:	603b      	str	r3, [r7, #0]
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	627b      	str	r3, [r7, #36]	; 0x24
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	2200      	movs	r2, #0
 8003424:	601a      	str	r2, [r3, #0]
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	f107 0214 	add.w	r2, r7, #20
 800342c:	4611      	mov	r1, r2
 800342e:	4618      	mov	r0, r3
 8003430:	f7ff fdf4 	bl	800301c <validate>
 8003434:	4603      	mov	r3, r0
 8003436:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800343a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800343e:	2b00      	cmp	r3, #0
 8003440:	d107      	bne.n	8003452 <f_read+0x44>
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	7c5b      	ldrb	r3, [r3, #17]
 8003446:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800344a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800344e:	2b00      	cmp	r3, #0
 8003450:	d002      	beq.n	8003458 <f_read+0x4a>
 8003452:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003456:	e109      	b.n	800366c <f_read+0x25e>
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	7c1b      	ldrb	r3, [r3, #16]
 800345c:	f003 0301 	and.w	r3, r3, #1
 8003460:	2b00      	cmp	r3, #0
 8003462:	d101      	bne.n	8003468 <f_read+0x5a>
 8003464:	2307      	movs	r3, #7
 8003466:	e101      	b.n	800366c <f_read+0x25e>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	68da      	ldr	r2, [r3, #12]
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	695b      	ldr	r3, [r3, #20]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	623b      	str	r3, [r7, #32]
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	6a3b      	ldr	r3, [r7, #32]
 8003478:	429a      	cmp	r2, r3
 800347a:	f240 80f2 	bls.w	8003662 <f_read+0x254>
 800347e:	6a3b      	ldr	r3, [r7, #32]
 8003480:	607b      	str	r3, [r7, #4]
 8003482:	e0ee      	b.n	8003662 <f_read+0x254>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	695b      	ldr	r3, [r3, #20]
 8003488:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800348c:	2b00      	cmp	r3, #0
 800348e:	f040 80ba 	bne.w	8003606 <f_read+0x1f8>
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	695b      	ldr	r3, [r3, #20]
 8003496:	0a5b      	lsrs	r3, r3, #9
 8003498:	697a      	ldr	r2, [r7, #20]
 800349a:	8952      	ldrh	r2, [r2, #10]
 800349c:	3a01      	subs	r2, #1
 800349e:	4013      	ands	r3, r2
 80034a0:	61fb      	str	r3, [r7, #28]
 80034a2:	69fb      	ldr	r3, [r7, #28]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d123      	bne.n	80034f0 <f_read+0xe2>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	695b      	ldr	r3, [r3, #20]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d103      	bne.n	80034b8 <f_read+0xaa>
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	633b      	str	r3, [r7, #48]	; 0x30
 80034b6:	e007      	b.n	80034c8 <f_read+0xba>
 80034b8:	68fa      	ldr	r2, [r7, #12]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	699b      	ldr	r3, [r3, #24]
 80034be:	4619      	mov	r1, r3
 80034c0:	4610      	mov	r0, r2
 80034c2:	f7fe fb9e 	bl	8001c02 <get_fat>
 80034c6:	6338      	str	r0, [r7, #48]	; 0x30
 80034c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d804      	bhi.n	80034d8 <f_read+0xca>
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2202      	movs	r2, #2
 80034d2:	745a      	strb	r2, [r3, #17]
 80034d4:	2302      	movs	r3, #2
 80034d6:	e0c9      	b.n	800366c <f_read+0x25e>
 80034d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034de:	d104      	bne.n	80034ea <f_read+0xdc>
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2201      	movs	r2, #1
 80034e4:	745a      	strb	r2, [r3, #17]
 80034e6:	2301      	movs	r3, #1
 80034e8:	e0c0      	b.n	800366c <f_read+0x25e>
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034ee:	619a      	str	r2, [r3, #24]
 80034f0:	697a      	ldr	r2, [r7, #20]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	699b      	ldr	r3, [r3, #24]
 80034f6:	4619      	mov	r1, r3
 80034f8:	4610      	mov	r0, r2
 80034fa:	f7fe fb63 	bl	8001bc4 <clst2sect>
 80034fe:	61b8      	str	r0, [r7, #24]
 8003500:	69bb      	ldr	r3, [r7, #24]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d104      	bne.n	8003510 <f_read+0x102>
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2202      	movs	r2, #2
 800350a:	745a      	strb	r2, [r3, #17]
 800350c:	2302      	movs	r3, #2
 800350e:	e0ad      	b.n	800366c <f_read+0x25e>
 8003510:	69ba      	ldr	r2, [r7, #24]
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	4413      	add	r3, r2
 8003516:	61bb      	str	r3, [r7, #24]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	0a5b      	lsrs	r3, r3, #9
 800351c:	62bb      	str	r3, [r7, #40]	; 0x28
 800351e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003520:	2b00      	cmp	r3, #0
 8003522:	d039      	beq.n	8003598 <f_read+0x18a>
 8003524:	69fa      	ldr	r2, [r7, #28]
 8003526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003528:	4413      	add	r3, r2
 800352a:	697a      	ldr	r2, [r7, #20]
 800352c:	8952      	ldrh	r2, [r2, #10]
 800352e:	4293      	cmp	r3, r2
 8003530:	d905      	bls.n	800353e <f_read+0x130>
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	895b      	ldrh	r3, [r3, #10]
 8003536:	461a      	mov	r2, r3
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	62bb      	str	r3, [r7, #40]	; 0x28
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	7858      	ldrb	r0, [r3, #1]
 8003542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003548:	f7fd fe66 	bl	8001218 <disk_read>
 800354c:	4603      	mov	r3, r0
 800354e:	2b00      	cmp	r3, #0
 8003550:	d004      	beq.n	800355c <f_read+0x14e>
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2201      	movs	r2, #1
 8003556:	745a      	strb	r2, [r3, #17]
 8003558:	2301      	movs	r3, #1
 800355a:	e087      	b.n	800366c <f_read+0x25e>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	7c1b      	ldrb	r3, [r3, #16]
 8003560:	b25b      	sxtb	r3, r3
 8003562:	2b00      	cmp	r3, #0
 8003564:	da14      	bge.n	8003590 <f_read+0x182>
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	69da      	ldr	r2, [r3, #28]
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003570:	429a      	cmp	r2, r3
 8003572:	d90d      	bls.n	8003590 <f_read+0x182>
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	69da      	ldr	r2, [r3, #28]
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	025b      	lsls	r3, r3, #9
 800357e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003580:	18d0      	adds	r0, r2, r3
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	3328      	adds	r3, #40	; 0x28
 8003586:	f44f 7200 	mov.w	r2, #512	; 0x200
 800358a:	4619      	mov	r1, r3
 800358c:	f7fe f97c 	bl	8001888 <mem_cpy>
 8003590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003592:	025b      	lsls	r3, r3, #9
 8003594:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003596:	e050      	b.n	800363a <f_read+0x22c>
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	69db      	ldr	r3, [r3, #28]
 800359c:	69ba      	ldr	r2, [r7, #24]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d02e      	beq.n	8003600 <f_read+0x1f2>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	7c1b      	ldrb	r3, [r3, #16]
 80035a6:	b25b      	sxtb	r3, r3
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	da18      	bge.n	80035de <f_read+0x1d0>
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	7858      	ldrb	r0, [r3, #1]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	f103 0128 	add.w	r1, r3, #40	; 0x28
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	69da      	ldr	r2, [r3, #28]
 80035ba:	2301      	movs	r3, #1
 80035bc:	f7fd fe96 	bl	80012ec <disk_write>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d004      	beq.n	80035d0 <f_read+0x1c2>
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2201      	movs	r2, #1
 80035ca:	745a      	strb	r2, [r3, #17]
 80035cc:	2301      	movs	r3, #1
 80035ce:	e04d      	b.n	800366c <f_read+0x25e>
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	7c1b      	ldrb	r3, [r3, #16]
 80035d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80035d8:	b2da      	uxtb	r2, r3
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	741a      	strb	r2, [r3, #16]
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	7858      	ldrb	r0, [r3, #1]
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	f103 0128 	add.w	r1, r3, #40	; 0x28
 80035e8:	2301      	movs	r3, #1
 80035ea:	69ba      	ldr	r2, [r7, #24]
 80035ec:	f7fd fe14 	bl	8001218 <disk_read>
 80035f0:	4603      	mov	r3, r0
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d004      	beq.n	8003600 <f_read+0x1f2>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2201      	movs	r2, #1
 80035fa:	745a      	strb	r2, [r3, #17]
 80035fc:	2301      	movs	r3, #1
 80035fe:	e035      	b.n	800366c <f_read+0x25e>
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	69ba      	ldr	r2, [r7, #24]
 8003604:	61da      	str	r2, [r3, #28]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800360e:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8003612:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003614:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	429a      	cmp	r2, r3
 800361a:	d901      	bls.n	8003620 <f_read+0x212>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	695b      	ldr	r3, [r3, #20]
 800362a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800362e:	4413      	add	r3, r2
 8003630:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003632:	4619      	mov	r1, r3
 8003634:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003636:	f7fe f927 	bl	8001888 <mem_cpy>
 800363a:	687a      	ldr	r2, [r7, #4]
 800363c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800363e:	1ad3      	subs	r3, r2, r3
 8003640:	607b      	str	r3, [r7, #4]
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003648:	441a      	add	r2, r3
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	601a      	str	r2, [r3, #0]
 800364e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003652:	4413      	add	r3, r2
 8003654:	627b      	str	r3, [r7, #36]	; 0x24
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	695a      	ldr	r2, [r3, #20]
 800365a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800365c:	441a      	add	r2, r3
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	615a      	str	r2, [r3, #20]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2b00      	cmp	r3, #0
 8003666:	f47f af0d 	bne.w	8003484 <f_read+0x76>
 800366a:	2300      	movs	r3, #0
 800366c:	4618      	mov	r0, r3
 800366e:	3738      	adds	r7, #56	; 0x38
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}

08003674 <f_sync>:
 8003674:	b580      	push	{r7, lr}
 8003676:	b086      	sub	sp, #24
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	f107 0208 	add.w	r2, r7, #8
 8003682:	4611      	mov	r1, r2
 8003684:	4618      	mov	r0, r3
 8003686:	f7ff fcc9 	bl	800301c <validate>
 800368a:	4603      	mov	r3, r0
 800368c:	75fb      	strb	r3, [r7, #23]
 800368e:	7dfb      	ldrb	r3, [r7, #23]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d168      	bne.n	8003766 <f_sync+0xf2>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	7c1b      	ldrb	r3, [r3, #16]
 8003698:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800369c:	2b00      	cmp	r3, #0
 800369e:	d062      	beq.n	8003766 <f_sync+0xf2>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	7c1b      	ldrb	r3, [r3, #16]
 80036a4:	b25b      	sxtb	r3, r3
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	da15      	bge.n	80036d6 <f_sync+0x62>
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	7858      	ldrb	r0, [r3, #1]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f103 0128 	add.w	r1, r3, #40	; 0x28
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	69da      	ldr	r2, [r3, #28]
 80036b8:	2301      	movs	r3, #1
 80036ba:	f7fd fe17 	bl	80012ec <disk_write>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d001      	beq.n	80036c8 <f_sync+0x54>
 80036c4:	2301      	movs	r3, #1
 80036c6:	e04f      	b.n	8003768 <f_sync+0xf4>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	7c1b      	ldrb	r3, [r3, #16]
 80036cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036d0:	b2da      	uxtb	r2, r3
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	741a      	strb	r2, [r3, #16]
 80036d6:	f7fe f84b 	bl	8001770 <get_fattime>
 80036da:	6138      	str	r0, [r7, #16]
 80036dc:	68ba      	ldr	r2, [r7, #8]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a1b      	ldr	r3, [r3, #32]
 80036e2:	4619      	mov	r1, r3
 80036e4:	4610      	mov	r0, r2
 80036e6:	f7fe f9d2 	bl	8001a8e <move_window>
 80036ea:	4603      	mov	r3, r0
 80036ec:	75fb      	strb	r3, [r7, #23]
 80036ee:	7dfb      	ldrb	r3, [r7, #23]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d138      	bne.n	8003766 <f_sync+0xf2>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f8:	60fb      	str	r3, [r7, #12]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	330b      	adds	r3, #11
 80036fe:	781a      	ldrb	r2, [r3, #0]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	330b      	adds	r3, #11
 8003704:	f042 0220 	orr.w	r2, r2, #32
 8003708:	b2d2      	uxtb	r2, r2
 800370a:	701a      	strb	r2, [r3, #0]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6818      	ldr	r0, [r3, #0]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	461a      	mov	r2, r3
 8003716:	68f9      	ldr	r1, [r7, #12]
 8003718:	f7fe fef4 	bl	8002504 <st_clust>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f103 021c 	add.w	r2, r3, #28
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	68db      	ldr	r3, [r3, #12]
 8003726:	4619      	mov	r1, r3
 8003728:	4610      	mov	r0, r2
 800372a:	f7fe f881 	bl	8001830 <st_dword>
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	3316      	adds	r3, #22
 8003732:	6939      	ldr	r1, [r7, #16]
 8003734:	4618      	mov	r0, r3
 8003736:	f7fe f87b 	bl	8001830 <st_dword>
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	3312      	adds	r3, #18
 800373e:	2100      	movs	r1, #0
 8003740:	4618      	mov	r0, r3
 8003742:	f7fe f85a 	bl	80017fa <st_word>
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	2201      	movs	r2, #1
 800374a:	70da      	strb	r2, [r3, #3]
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	4618      	mov	r0, r3
 8003750:	f7fe f9ca 	bl	8001ae8 <sync_fs>
 8003754:	4603      	mov	r3, r0
 8003756:	75fb      	strb	r3, [r7, #23]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	7c1b      	ldrb	r3, [r3, #16]
 800375c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003760:	b2da      	uxtb	r2, r3
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	741a      	strb	r2, [r3, #16]
 8003766:	7dfb      	ldrb	r3, [r7, #23]
 8003768:	4618      	mov	r0, r3
 800376a:	3718      	adds	r7, #24
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}

08003770 <f_close>:
 8003770:	b580      	push	{r7, lr}
 8003772:	b084      	sub	sp, #16
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f7ff ff7b 	bl	8003674 <f_sync>
 800377e:	4603      	mov	r3, r0
 8003780:	73fb      	strb	r3, [r7, #15]
 8003782:	7bfb      	ldrb	r3, [r7, #15]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d10e      	bne.n	80037a6 <f_close+0x36>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	f107 0208 	add.w	r2, r7, #8
 800378e:	4611      	mov	r1, r2
 8003790:	4618      	mov	r0, r3
 8003792:	f7ff fc43 	bl	800301c <validate>
 8003796:	4603      	mov	r3, r0
 8003798:	73fb      	strb	r3, [r7, #15]
 800379a:	7bfb      	ldrb	r3, [r7, #15]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d102      	bne.n	80037a6 <f_close+0x36>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	601a      	str	r2, [r3, #0]
 80037a6:	7bfb      	ldrb	r3, [r7, #15]
 80037a8:	4618      	mov	r0, r3
 80037aa:	3710      	adds	r7, #16
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <f_opendir>:
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b084      	sub	sp, #16
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
 80037b8:	6039      	str	r1, [r7, #0]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d101      	bne.n	80037c4 <f_opendir+0x14>
 80037c0:	2309      	movs	r3, #9
 80037c2:	e04a      	b.n	800385a <f_opendir+0xaa>
 80037c4:	f107 0108 	add.w	r1, r7, #8
 80037c8:	463b      	mov	r3, r7
 80037ca:	2200      	movs	r2, #0
 80037cc:	4618      	mov	r0, r3
 80037ce:	f7ff f9cd 	bl	8002b6c <find_volume>
 80037d2:	4603      	mov	r3, r0
 80037d4:	73fb      	strb	r3, [r7, #15]
 80037d6:	7bfb      	ldrb	r3, [r7, #15]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d137      	bne.n	800384c <f_opendir+0x9c>
 80037dc:	68ba      	ldr	r2, [r7, #8]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	601a      	str	r2, [r3, #0]
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	4619      	mov	r1, r3
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f7ff f8b6 	bl	8002958 <follow_path>
 80037ec:	4603      	mov	r3, r0
 80037ee:	73fb      	strb	r3, [r7, #15]
 80037f0:	7bfb      	ldrb	r3, [r7, #15]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d125      	bne.n	8003842 <f_opendir+0x92>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80037fc:	b25b      	sxtb	r3, r3
 80037fe:	2b00      	cmp	r3, #0
 8003800:	db12      	blt.n	8003828 <f_opendir+0x78>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	799b      	ldrb	r3, [r3, #6]
 8003806:	f003 0310 	and.w	r3, r3, #16
 800380a:	2b00      	cmp	r3, #0
 800380c:	d00a      	beq.n	8003824 <f_opendir+0x74>
 800380e:	68ba      	ldr	r2, [r7, #8]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	69db      	ldr	r3, [r3, #28]
 8003814:	4619      	mov	r1, r3
 8003816:	4610      	mov	r0, r2
 8003818:	f7fe fe55 	bl	80024c6 <ld_clust>
 800381c:	4602      	mov	r2, r0
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	609a      	str	r2, [r3, #8]
 8003822:	e001      	b.n	8003828 <f_opendir+0x78>
 8003824:	2305      	movs	r3, #5
 8003826:	73fb      	strb	r3, [r7, #15]
 8003828:	7bfb      	ldrb	r3, [r7, #15]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d109      	bne.n	8003842 <f_opendir+0x92>
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	88da      	ldrh	r2, [r3, #6]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	809a      	strh	r2, [r3, #4]
 8003836:	2100      	movs	r1, #0
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	f7fe fcec 	bl	8002216 <dir_sdi>
 800383e:	4603      	mov	r3, r0
 8003840:	73fb      	strb	r3, [r7, #15]
 8003842:	7bfb      	ldrb	r3, [r7, #15]
 8003844:	2b04      	cmp	r3, #4
 8003846:	d101      	bne.n	800384c <f_opendir+0x9c>
 8003848:	2305      	movs	r3, #5
 800384a:	73fb      	strb	r3, [r7, #15]
 800384c:	7bfb      	ldrb	r3, [r7, #15]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d002      	beq.n	8003858 <f_opendir+0xa8>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	601a      	str	r2, [r3, #0]
 8003858:	7bfb      	ldrb	r3, [r7, #15]
 800385a:	4618      	mov	r0, r3
 800385c:	3710      	adds	r7, #16
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}

08003862 <f_readdir>:
 8003862:	b580      	push	{r7, lr}
 8003864:	b084      	sub	sp, #16
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
 800386a:	6039      	str	r1, [r7, #0]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	f107 0208 	add.w	r2, r7, #8
 8003872:	4611      	mov	r1, r2
 8003874:	4618      	mov	r0, r3
 8003876:	f7ff fbd1 	bl	800301c <validate>
 800387a:	4603      	mov	r3, r0
 800387c:	73fb      	strb	r3, [r7, #15]
 800387e:	7bfb      	ldrb	r3, [r7, #15]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d126      	bne.n	80038d2 <f_readdir+0x70>
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d106      	bne.n	8003898 <f_readdir+0x36>
 800388a:	2100      	movs	r1, #0
 800388c:	6878      	ldr	r0, [r7, #4]
 800388e:	f7fe fcc2 	bl	8002216 <dir_sdi>
 8003892:	4603      	mov	r3, r0
 8003894:	73fb      	strb	r3, [r7, #15]
 8003896:	e01c      	b.n	80038d2 <f_readdir+0x70>
 8003898:	2100      	movs	r1, #0
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f7fe fe52 	bl	8002544 <dir_read>
 80038a0:	4603      	mov	r3, r0
 80038a2:	73fb      	strb	r3, [r7, #15]
 80038a4:	7bfb      	ldrb	r3, [r7, #15]
 80038a6:	2b04      	cmp	r3, #4
 80038a8:	d101      	bne.n	80038ae <f_readdir+0x4c>
 80038aa:	2300      	movs	r3, #0
 80038ac:	73fb      	strb	r3, [r7, #15]
 80038ae:	7bfb      	ldrb	r3, [r7, #15]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d10e      	bne.n	80038d2 <f_readdir+0x70>
 80038b4:	6839      	ldr	r1, [r7, #0]
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f7fe ff28 	bl	800270c <get_fileinfo>
 80038bc:	2100      	movs	r1, #0
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	f7fe fd24 	bl	800230c <dir_next>
 80038c4:	4603      	mov	r3, r0
 80038c6:	73fb      	strb	r3, [r7, #15]
 80038c8:	7bfb      	ldrb	r3, [r7, #15]
 80038ca:	2b04      	cmp	r3, #4
 80038cc:	d101      	bne.n	80038d2 <f_readdir+0x70>
 80038ce:	2300      	movs	r3, #0
 80038d0:	73fb      	strb	r3, [r7, #15]
 80038d2:	7bfb      	ldrb	r3, [r7, #15]
 80038d4:	4618      	mov	r0, r3
 80038d6:	3710      	adds	r7, #16
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}

080038dc <lcd_send_cmd>:
	lcd_send_cmd(0x40 + (Location * 8));  //Send the Address of CGRAM
	for (i = 0; i < 8; i++)
		lcd_send_data(Pattern[i]);  //Pass the bytes of pattern on LCD
}

void lcd_send_cmd(char cmd) {
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af02      	add	r7, sp, #8
 80038e2:	4603      	mov	r3, r0
 80038e4:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd & 0xf0);
 80038e6:	79fb      	ldrb	r3, [r7, #7]
 80038e8:	f023 030f 	bic.w	r3, r3, #15
 80038ec:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd << 4) & 0xf0);
 80038ee:	79fb      	ldrb	r3, [r7, #7]
 80038f0:	011b      	lsls	r3, r3, #4
 80038f2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u | 0x0C;  //en=1, rs=0
 80038f4:	7bfb      	ldrb	r3, [r7, #15]
 80038f6:	f043 030c 	orr.w	r3, r3, #12
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u | 0x08;  //en=0, rs=0
 80038fe:	7bfb      	ldrb	r3, [r7, #15]
 8003900:	f043 0308 	orr.w	r3, r3, #8
 8003904:	b2db      	uxtb	r3, r3
 8003906:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0C;  //en=1, rs=0
 8003908:	7bbb      	ldrb	r3, [r7, #14]
 800390a:	f043 030c 	orr.w	r3, r3, #12
 800390e:	b2db      	uxtb	r3, r3
 8003910:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x08;  //en=0, rs=0
 8003912:	7bbb      	ldrb	r3, [r7, #14]
 8003914:	f043 0308 	orr.w	r3, r3, #8
 8003918:	b2db      	uxtb	r3, r3
 800391a:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&hi2c3, SLAVE_ADDRESS_LCD, (uint8_t*) data_t, 4,
 800391c:	f107 0208 	add.w	r2, r7, #8
 8003920:	2364      	movs	r3, #100	; 0x64
 8003922:	9300      	str	r3, [sp, #0]
 8003924:	2304      	movs	r3, #4
 8003926:	214e      	movs	r1, #78	; 0x4e
 8003928:	4804      	ldr	r0, [pc, #16]	; (800393c <lcd_send_cmd+0x60>)
 800392a:	f003 fc6b 	bl	8007204 <HAL_I2C_Master_Transmit>
 800392e:	4603      	mov	r3, r0
 8003930:	737b      	strb	r3, [r7, #13]
			100);
}
 8003932:	bf00      	nop
 8003934:	3710      	adds	r7, #16
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	20000370 	.word	0x20000370

08003940 <lcd_send_data>:

void lcd_send_data(char data) {
 8003940:	b580      	push	{r7, lr}
 8003942:	b086      	sub	sp, #24
 8003944:	af02      	add	r7, sp, #8
 8003946:	4603      	mov	r3, r0
 8003948:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data & 0xf0);
 800394a:	79fb      	ldrb	r3, [r7, #7]
 800394c:	f023 030f 	bic.w	r3, r3, #15
 8003950:	73fb      	strb	r3, [r7, #15]
	data_l = ((data << 4) & 0xf0);
 8003952:	79fb      	ldrb	r3, [r7, #7]
 8003954:	011b      	lsls	r3, r3, #4
 8003956:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u | 0x0D;  //en=1, rs=1
 8003958:	7bfb      	ldrb	r3, [r7, #15]
 800395a:	f043 030d 	orr.w	r3, r3, #13
 800395e:	b2db      	uxtb	r3, r3
 8003960:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u | 0x09;  //en=0, rs=1
 8003962:	7bfb      	ldrb	r3, [r7, #15]
 8003964:	f043 0309 	orr.w	r3, r3, #9
 8003968:	b2db      	uxtb	r3, r3
 800396a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0D;  //en=1, rs=1
 800396c:	7bbb      	ldrb	r3, [r7, #14]
 800396e:	f043 030d 	orr.w	r3, r3, #13
 8003972:	b2db      	uxtb	r3, r3
 8003974:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x09;  //en=0, rs=1
 8003976:	7bbb      	ldrb	r3, [r7, #14]
 8003978:	f043 0309 	orr.w	r3, r3, #9
 800397c:	b2db      	uxtb	r3, r3
 800397e:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&hi2c3, SLAVE_ADDRESS_LCD, (uint8_t*) data_t, 4,
 8003980:	f107 0208 	add.w	r2, r7, #8
 8003984:	2364      	movs	r3, #100	; 0x64
 8003986:	9300      	str	r3, [sp, #0]
 8003988:	2304      	movs	r3, #4
 800398a:	214e      	movs	r1, #78	; 0x4e
 800398c:	4804      	ldr	r0, [pc, #16]	; (80039a0 <lcd_send_data+0x60>)
 800398e:	f003 fc39 	bl	8007204 <HAL_I2C_Master_Transmit>
 8003992:	4603      	mov	r3, r0
 8003994:	737b      	strb	r3, [r7, #13]
			100);
}
 8003996:	bf00      	nop
 8003998:	3710      	adds	r7, #16
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	20000370 	.word	0x20000370

080039a4 <lcd_clear>:

void lcd_clear(void) {
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x00);
 80039aa:	2000      	movs	r0, #0
 80039ac:	f7ff ff96 	bl	80038dc <lcd_send_cmd>
	for (int i = 0; i < 100; i++) {
 80039b0:	2300      	movs	r3, #0
 80039b2:	607b      	str	r3, [r7, #4]
 80039b4:	e005      	b.n	80039c2 <lcd_clear+0x1e>
		lcd_send_data(' ');
 80039b6:	2020      	movs	r0, #32
 80039b8:	f7ff ffc2 	bl	8003940 <lcd_send_data>
	for (int i = 0; i < 100; i++) {
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	3301      	adds	r3, #1
 80039c0:	607b      	str	r3, [r7, #4]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2b63      	cmp	r3, #99	; 0x63
 80039c6:	ddf6      	ble.n	80039b6 <lcd_clear+0x12>
	}
}
 80039c8:	bf00      	nop
 80039ca:	3708      	adds	r7, #8
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <lcd_init>:

void lcd_init(void) {
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 80039d4:	2032      	movs	r0, #50	; 0x32
 80039d6:	f001 fca1 	bl	800531c <HAL_Delay>
	lcd_send_cmd(0x30);
 80039da:	2030      	movs	r0, #48	; 0x30
 80039dc:	f7ff ff7e 	bl	80038dc <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 80039e0:	2005      	movs	r0, #5
 80039e2:	f001 fc9b 	bl	800531c <HAL_Delay>
	lcd_send_cmd(0x30);
 80039e6:	2030      	movs	r0, #48	; 0x30
 80039e8:	f7ff ff78 	bl	80038dc <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 80039ec:	2001      	movs	r0, #1
 80039ee:	f001 fc95 	bl	800531c <HAL_Delay>
	lcd_send_cmd(0x30);
 80039f2:	2030      	movs	r0, #48	; 0x30
 80039f4:	f7ff ff72 	bl	80038dc <lcd_send_cmd>
	HAL_Delay(10);
 80039f8:	200a      	movs	r0, #10
 80039fa:	f001 fc8f 	bl	800531c <HAL_Delay>
	lcd_send_cmd(0x20);  // 4bit mode
 80039fe:	2020      	movs	r0, #32
 8003a00:	f7ff ff6c 	bl	80038dc <lcd_send_cmd>
	HAL_Delay(10);
 8003a04:	200a      	movs	r0, #10
 8003a06:	f001 fc89 	bl	800531c <HAL_Delay>

	// dislay initialisation
	lcd_send_cmd(0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8003a0a:	2028      	movs	r0, #40	; 0x28
 8003a0c:	f7ff ff66 	bl	80038dc <lcd_send_cmd>
	HAL_Delay(1);
 8003a10:	2001      	movs	r0, #1
 8003a12:	f001 fc83 	bl	800531c <HAL_Delay>
	lcd_send_cmd(0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8003a16:	2008      	movs	r0, #8
 8003a18:	f7ff ff60 	bl	80038dc <lcd_send_cmd>
	HAL_Delay(1);
 8003a1c:	2001      	movs	r0, #1
 8003a1e:	f001 fc7d 	bl	800531c <HAL_Delay>
	lcd_send_cmd(0x01);  // clear display
 8003a22:	2001      	movs	r0, #1
 8003a24:	f7ff ff5a 	bl	80038dc <lcd_send_cmd>
	HAL_Delay(1);
 8003a28:	2001      	movs	r0, #1
 8003a2a:	f001 fc77 	bl	800531c <HAL_Delay>
	HAL_Delay(1);
 8003a2e:	2001      	movs	r0, #1
 8003a30:	f001 fc74 	bl	800531c <HAL_Delay>
	lcd_send_cmd(0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8003a34:	2006      	movs	r0, #6
 8003a36:	f7ff ff51 	bl	80038dc <lcd_send_cmd>
	HAL_Delay(1);
 8003a3a:	2001      	movs	r0, #1
 8003a3c:	f001 fc6e 	bl	800531c <HAL_Delay>
	lcd_send_cmd(0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8003a40:	200c      	movs	r0, #12
 8003a42:	f7ff ff4b 	bl	80038dc <lcd_send_cmd>
}
 8003a46:	bf00      	nop
 8003a48:	bd80      	pop	{r7, pc}

08003a4a <lcd_send_string>:

void lcd_send_string(char *str) {
 8003a4a:	b580      	push	{r7, lr}
 8003a4c:	b082      	sub	sp, #8
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	6078      	str	r0, [r7, #4]
	while (*str)
 8003a52:	e006      	b.n	8003a62 <lcd_send_string+0x18>
		lcd_send_data(*str++);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	1c5a      	adds	r2, r3, #1
 8003a58:	607a      	str	r2, [r7, #4]
 8003a5a:	781b      	ldrb	r3, [r3, #0]
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f7ff ff6f 	bl	8003940 <lcd_send_data>
	while (*str)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d1f4      	bne.n	8003a54 <lcd_send_string+0xa>
}
 8003a6a:	bf00      	nop
 8003a6c:	3708      	adds	r7, #8
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}

08003a72 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8003a72:	b580      	push	{r7, lr}
 8003a74:	b082      	sub	sp, #8
 8003a76:	af00      	add	r7, sp, #0
 8003a78:	6078      	str	r0, [r7, #4]
 8003a7a:	6039      	str	r1, [r7, #0]
    switch (row)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d002      	beq.n	8003a88 <lcd_put_cur+0x16>
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d005      	beq.n	8003a92 <lcd_put_cur+0x20>
 8003a86:	e009      	b.n	8003a9c <lcd_put_cur+0x2a>
    {
        case 0:
            col |= 0x80;
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a8e:	603b      	str	r3, [r7, #0]
            break;
 8003a90:	e004      	b.n	8003a9c <lcd_put_cur+0x2a>
        case 1:
            col |= 0xC0;
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003a98:	603b      	str	r3, [r7, #0]
            break;
 8003a9a:	bf00      	nop
    }

    lcd_send_cmd (col);
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f7ff ff1b 	bl	80038dc <lcd_send_cmd>
}
 8003aa6:	bf00      	nop
 8003aa8:	3708      	adds	r7, #8
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
	...

08003ab0 <read_song>:
static void MX_DAC_Init(void);
static void MX_I2C1_Init(void);
static void MX_I2S3_Init(void);
/* USER CODE BEGIN PFP */

void read_song(){
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b08e      	sub	sp, #56	; 0x38
 8003ab4:	af00      	add	r7, sp, #0

FRESULT res;
    DIR dir;
    UINT i=0;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	637b      	str	r3, [r7, #52]	; 0x34
    UINT z;

    static FILINFO fno;


		res = f_opendir(&dir, "/");
 8003aba:	463b      	mov	r3, r7
 8003abc:	492e      	ldr	r1, [pc, #184]	; (8003b78 <read_song+0xc8>)
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f7ff fe76 	bl	80037b0 <f_opendir>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    	if (res == FR_OK) {
 8003aca:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d147      	bne.n	8003b62 <read_song+0xb2>


  	  	  	do{
            		res = f_readdir(&dir, &fno);
 8003ad2:	463b      	mov	r3, r7
 8003ad4:	4929      	ldr	r1, [pc, #164]	; (8003b7c <read_song+0xcc>)
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f7ff fec3 	bl	8003862 <f_readdir>
 8003adc:	4603      	mov	r3, r0
 8003ade:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            		if (res != FR_OK || fno.fname[0] == 0) {i=1; break;}
 8003ae2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d103      	bne.n	8003af2 <read_song+0x42>
 8003aea:	4b24      	ldr	r3, [pc, #144]	; (8003b7c <read_song+0xcc>)
 8003aec:	7a5b      	ldrb	r3, [r3, #9]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d102      	bne.n	8003af8 <read_song+0x48>
 8003af2:	2301      	movs	r3, #1
 8003af4:	637b      	str	r3, [r7, #52]	; 0x34
 8003af6:	e024      	b.n	8003b42 <read_song+0x92>
            		printf("%s\n", fno.fname);
 8003af8:	4821      	ldr	r0, [pc, #132]	; (8003b80 <read_song+0xd0>)
 8003afa:	f008 fc23 	bl	800c344 <puts>
                	z = strlen(fno.fname);
 8003afe:	4820      	ldr	r0, [pc, #128]	; (8003b80 <read_song+0xd0>)
 8003b00:	f7fc fb62 	bl	80001c8 <strlen>
 8003b04:	62f8      	str	r0, [r7, #44]	; 0x2c
                	i++;
 8003b06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b08:	3301      	adds	r3, #1
 8003b0a:	637b      	str	r3, [r7, #52]	; 0x34
            	}
            	while(i<=nr_utworu ||(fno.fname[z-1]!='V') || (fno.fname[z-2]!='A')|| (fno.fname[z-3]!='W'));
 8003b0c:	4b1d      	ldr	r3, [pc, #116]	; (8003b84 <read_song+0xd4>)
 8003b0e:	881b      	ldrh	r3, [r3, #0]
 8003b10:	461a      	mov	r2, r3
 8003b12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d9dc      	bls.n	8003ad2 <read_song+0x22>
 8003b18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b1a:	3b01      	subs	r3, #1
 8003b1c:	4a17      	ldr	r2, [pc, #92]	; (8003b7c <read_song+0xcc>)
 8003b1e:	4413      	add	r3, r2
 8003b20:	7a5b      	ldrb	r3, [r3, #9]
 8003b22:	2b56      	cmp	r3, #86	; 0x56
 8003b24:	d1d5      	bne.n	8003ad2 <read_song+0x22>
 8003b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b28:	3b02      	subs	r3, #2
 8003b2a:	4a14      	ldr	r2, [pc, #80]	; (8003b7c <read_song+0xcc>)
 8003b2c:	4413      	add	r3, r2
 8003b2e:	7a5b      	ldrb	r3, [r3, #9]
 8003b30:	2b41      	cmp	r3, #65	; 0x41
 8003b32:	d1ce      	bne.n	8003ad2 <read_song+0x22>
 8003b34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b36:	3b03      	subs	r3, #3
 8003b38:	4a10      	ldr	r2, [pc, #64]	; (8003b7c <read_song+0xcc>)
 8003b3a:	4413      	add	r3, r2
 8003b3c:	7a5b      	ldrb	r3, [r3, #9]
 8003b3e:	2b57      	cmp	r3, #87	; 0x57
 8003b40:	d1c7      	bne.n	8003ad2 <read_song+0x22>
  	  	  	//||
  	  	  	//(fno.fname[z-1]!='3') || (fno.fname[z-2]!='P')|| (fno.fname[z-3]!='M')
  	  	  		sprintf(utwor,"%s",fno.fname);
 8003b42:	490f      	ldr	r1, [pc, #60]	; (8003b80 <read_song+0xd0>)
 8003b44:	4810      	ldr	r0, [pc, #64]	; (8003b88 <read_song+0xd8>)
 8003b46:	f008 fc05 	bl	800c354 <strcpy>
  	  	  		nr_utworu=i-1;
 8003b4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	3b01      	subs	r3, #1
 8003b50:	b29a      	uxth	r2, r3
 8003b52:	4b0c      	ldr	r3, [pc, #48]	; (8003b84 <read_song+0xd4>)
 8003b54:	801a      	strh	r2, [r3, #0]
  	  	  		if(nr_utworu==0)read_song();
 8003b56:	4b0b      	ldr	r3, [pc, #44]	; (8003b84 <read_song+0xd4>)
 8003b58:	881b      	ldrh	r3, [r3, #0]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d101      	bne.n	8003b62 <read_song+0xb2>
 8003b5e:	f7ff ffa7 	bl	8003ab0 <read_song>
            	}


    			sizeutwor = strlen(utwor);
 8003b62:	4809      	ldr	r0, [pc, #36]	; (8003b88 <read_song+0xd8>)
 8003b64:	f7fc fb30 	bl	80001c8 <strlen>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	b2da      	uxtb	r2, r3
 8003b6c:	4b07      	ldr	r3, [pc, #28]	; (8003b8c <read_song+0xdc>)
 8003b6e:	701a      	strb	r2, [r3, #0]
               	return;
 8003b70:	bf00      	nop
}
 8003b72:	3738      	adds	r7, #56	; 0x38
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	0800cba0 	.word	0x0800cba0
 8003b7c:	2000033c 	.word	0x2000033c
 8003b80:	20000345 	.word	0x20000345
 8003b84:	20000336 	.word	0x20000336
 8003b88:	20000468 	.word	0x20000468
 8003b8c:	20000b54 	.word	0x20000b54

08003b90 <next>:

void next(){
 8003b90:	b580      	push	{r7, lr}
 8003b92:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim4);
 8003b94:	4822      	ldr	r0, [pc, #136]	; (8003c20 <next+0x90>)
 8003b96:	f007 f8d0 	bl	800ad3a <HAL_TIM_Base_Stop_IT>
	f_close(&file);
 8003b9a:	4822      	ldr	r0, [pc, #136]	; (8003c24 <next+0x94>)
 8003b9c:	f7ff fde8 	bl	8003770 <f_close>
	nr_utworu++;
 8003ba0:	4b21      	ldr	r3, [pc, #132]	; (8003c28 <next+0x98>)
 8003ba2:	881b      	ldrh	r3, [r3, #0]
 8003ba4:	3301      	adds	r3, #1
 8003ba6:	b29a      	uxth	r2, r3
 8003ba8:	4b1f      	ldr	r3, [pc, #124]	; (8003c28 <next+0x98>)
 8003baa:	801a      	strh	r2, [r3, #0]
	read_song();
 8003bac:	f7ff ff80 	bl	8003ab0 <read_song>
	fresult = f_open(&file, &utwor , FA_READ|FA_OPEN_EXISTING);
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	491e      	ldr	r1, [pc, #120]	; (8003c2c <next+0x9c>)
 8003bb4:	481b      	ldr	r0, [pc, #108]	; (8003c24 <next+0x94>)
 8003bb6:	f7ff faa7 	bl	8003108 <f_open>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	461a      	mov	r2, r3
 8003bbe:	4b1c      	ldr	r3, [pc, #112]	; (8003c30 <next+0xa0>)
 8003bc0:	701a      	strb	r2, [r3, #0]
	f_read(&file, &buf, BUFSIZE, &bytes_read);
 8003bc2:	4b1c      	ldr	r3, [pc, #112]	; (8003c34 <next+0xa4>)
 8003bc4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003bc8:	491b      	ldr	r1, [pc, #108]	; (8003c38 <next+0xa8>)
 8003bca:	4816      	ldr	r0, [pc, #88]	; (8003c24 <next+0x94>)
 8003bcc:	f7ff fc1f 	bl	800340e <f_read>
	i=0;
 8003bd0:	4b1a      	ldr	r3, [pc, #104]	; (8003c3c <next+0xac>)
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	601a      	str	r2, [r3, #0]
	j=0;
 8003bd6:	4b1a      	ldr	r3, [pc, #104]	; (8003c40 <next+0xb0>)
 8003bd8:	2200      	movs	r2, #0
 8003bda:	601a      	str	r2, [r3, #0]
	 lcd_clear ();
 8003bdc:	f7ff fee2 	bl	80039a4 <lcd_clear>
	lcd_put_cur(0, 0);
 8003be0:	2100      	movs	r1, #0
 8003be2:	2000      	movs	r0, #0
 8003be4:	f7ff ff45 	bl	8003a72 <lcd_put_cur>
	lcd_send_string(&utwor);
 8003be8:	4810      	ldr	r0, [pc, #64]	; (8003c2c <next+0x9c>)
 8003bea:	f7ff ff2e 	bl	8003a4a <lcd_send_string>
	lcd_put_cur(1, 0);
 8003bee:	2100      	movs	r1, #0
 8003bf0:	2001      	movs	r0, #1
 8003bf2:	f7ff ff3e 	bl	8003a72 <lcd_put_cur>
	lcd_send_string("PLAY");
 8003bf6:	4813      	ldr	r0, [pc, #76]	; (8003c44 <next+0xb4>)
 8003bf8:	f7ff ff27 	bl	8003a4a <lcd_send_string>
	if(bluecon==1)
 8003bfc:	4b12      	ldr	r3, [pc, #72]	; (8003c48 <next+0xb8>)
 8003bfe:	781b      	ldrb	r3, [r3, #0]
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d107      	bne.n	8003c14 <next+0x84>
	HAL_UART_Transmit_IT(&huart2, &utwor, sizeutwor);
 8003c04:	4b11      	ldr	r3, [pc, #68]	; (8003c4c <next+0xbc>)
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	4907      	ldr	r1, [pc, #28]	; (8003c2c <next+0x9c>)
 8003c0e:	4810      	ldr	r0, [pc, #64]	; (8003c50 <next+0xc0>)
 8003c10:	f007 fcbd 	bl	800b58e <HAL_UART_Transmit_IT>

	 HAL_TIM_Base_Start_IT(&htim4);
 8003c14:	4802      	ldr	r0, [pc, #8]	; (8003c20 <next+0x90>)
 8003c16:	f007 f86c 	bl	800acf2 <HAL_TIM_Base_Start_IT>
}
 8003c1a:	bf00      	nop
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	200003c4 	.word	0x200003c4
 8003c24:	200004e0 	.word	0x200004e0
 8003c28:	20000336 	.word	0x20000336
 8003c2c:	20000468 	.word	0x20000468
 8003c30:	2000103c 	.word	0x2000103c
 8003c34:	20000750 	.word	0x20000750
 8003c38:	20000c3c 	.word	0x20000c3c
 8003c3c:	20000330 	.word	0x20000330
 8003c40:	20000004 	.word	0x20000004
 8003c44:	0800cba4 	.word	0x0800cba4
 8003c48:	20000466 	.word	0x20000466
 8003c4c:	20000b54 	.word	0x20000b54
 8003c50:	20001098 	.word	0x20001098

08003c54 <prev>:

void prev(){
 8003c54:	b580      	push	{r7, lr}
 8003c56:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim4);
 8003c58:	4822      	ldr	r0, [pc, #136]	; (8003ce4 <prev+0x90>)
 8003c5a:	f007 f86e 	bl	800ad3a <HAL_TIM_Base_Stop_IT>
	f_close(&file);
 8003c5e:	4822      	ldr	r0, [pc, #136]	; (8003ce8 <prev+0x94>)
 8003c60:	f7ff fd86 	bl	8003770 <f_close>
	nr_utworu--;
 8003c64:	4b21      	ldr	r3, [pc, #132]	; (8003cec <prev+0x98>)
 8003c66:	881b      	ldrh	r3, [r3, #0]
 8003c68:	3b01      	subs	r3, #1
 8003c6a:	b29a      	uxth	r2, r3
 8003c6c:	4b1f      	ldr	r3, [pc, #124]	; (8003cec <prev+0x98>)
 8003c6e:	801a      	strh	r2, [r3, #0]
	read_song();
 8003c70:	f7ff ff1e 	bl	8003ab0 <read_song>
	fresult = f_open(&file, &utwor , FA_READ|FA_OPEN_EXISTING);
 8003c74:	2201      	movs	r2, #1
 8003c76:	491e      	ldr	r1, [pc, #120]	; (8003cf0 <prev+0x9c>)
 8003c78:	481b      	ldr	r0, [pc, #108]	; (8003ce8 <prev+0x94>)
 8003c7a:	f7ff fa45 	bl	8003108 <f_open>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	461a      	mov	r2, r3
 8003c82:	4b1c      	ldr	r3, [pc, #112]	; (8003cf4 <prev+0xa0>)
 8003c84:	701a      	strb	r2, [r3, #0]
	f_read(&file, &buf, BUFSIZE, &bytes_read);
 8003c86:	4b1c      	ldr	r3, [pc, #112]	; (8003cf8 <prev+0xa4>)
 8003c88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c8c:	491b      	ldr	r1, [pc, #108]	; (8003cfc <prev+0xa8>)
 8003c8e:	4816      	ldr	r0, [pc, #88]	; (8003ce8 <prev+0x94>)
 8003c90:	f7ff fbbd 	bl	800340e <f_read>
	i=0;
 8003c94:	4b1a      	ldr	r3, [pc, #104]	; (8003d00 <prev+0xac>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	601a      	str	r2, [r3, #0]
	j=0;
 8003c9a:	4b1a      	ldr	r3, [pc, #104]	; (8003d04 <prev+0xb0>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	601a      	str	r2, [r3, #0]
	 lcd_clear ();
 8003ca0:	f7ff fe80 	bl	80039a4 <lcd_clear>
	lcd_put_cur(0, 0);
 8003ca4:	2100      	movs	r1, #0
 8003ca6:	2000      	movs	r0, #0
 8003ca8:	f7ff fee3 	bl	8003a72 <lcd_put_cur>
	lcd_send_string(&utwor);
 8003cac:	4810      	ldr	r0, [pc, #64]	; (8003cf0 <prev+0x9c>)
 8003cae:	f7ff fecc 	bl	8003a4a <lcd_send_string>
	lcd_put_cur(1, 0);
 8003cb2:	2100      	movs	r1, #0
 8003cb4:	2001      	movs	r0, #1
 8003cb6:	f7ff fedc 	bl	8003a72 <lcd_put_cur>
	lcd_send_string("PLAY");
 8003cba:	4813      	ldr	r0, [pc, #76]	; (8003d08 <prev+0xb4>)
 8003cbc:	f7ff fec5 	bl	8003a4a <lcd_send_string>
	if(bluecon==1)
 8003cc0:	4b12      	ldr	r3, [pc, #72]	; (8003d0c <prev+0xb8>)
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d107      	bne.n	8003cd8 <prev+0x84>
	HAL_UART_Transmit_IT(&huart2, &utwor, sizeutwor);
 8003cc8:	4b11      	ldr	r3, [pc, #68]	; (8003d10 <prev+0xbc>)
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	461a      	mov	r2, r3
 8003cd0:	4907      	ldr	r1, [pc, #28]	; (8003cf0 <prev+0x9c>)
 8003cd2:	4810      	ldr	r0, [pc, #64]	; (8003d14 <prev+0xc0>)
 8003cd4:	f007 fc5b 	bl	800b58e <HAL_UART_Transmit_IT>

	HAL_TIM_Base_Start_IT(&htim4);
 8003cd8:	4802      	ldr	r0, [pc, #8]	; (8003ce4 <prev+0x90>)
 8003cda:	f007 f80a 	bl	800acf2 <HAL_TIM_Base_Start_IT>
}
 8003cde:	bf00      	nop
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	bf00      	nop
 8003ce4:	200003c4 	.word	0x200003c4
 8003ce8:	200004e0 	.word	0x200004e0
 8003cec:	20000336 	.word	0x20000336
 8003cf0:	20000468 	.word	0x20000468
 8003cf4:	2000103c 	.word	0x2000103c
 8003cf8:	20000750 	.word	0x20000750
 8003cfc:	20000c3c 	.word	0x20000c3c
 8003d00:	20000330 	.word	0x20000330
 8003d04:	20000004 	.word	0x20000004
 8003d08:	0800cba4 	.word	0x0800cba4
 8003d0c:	20000466 	.word	0x20000466
 8003d10:	20000b54 	.word	0x20000b54
 8003d14:	20001098 	.word	0x20001098

08003d18 <HAL_ADC_ConvCpltCallback>:
		  	else if(value[0]>3692 && value[0] <= 4095) indeks_glosnosci = 9;
	}
}*/


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8003d18:	b480      	push	{r7}
 8003d1a:	b083      	sub	sp, #12
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]

	if(hadc->Instance == hadc1.Instance){
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	4b0d      	ldr	r3, [pc, #52]	; (8003d5c <HAL_ADC_ConvCpltCallback+0x44>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d111      	bne.n	8003d50 <HAL_ADC_ConvCpltCallback+0x38>

		if(abs( potencjometr - value[0] ) > 10){
 8003d2c:	4b0c      	ldr	r3, [pc, #48]	; (8003d60 <HAL_ADC_ConvCpltCallback+0x48>)
 8003d2e:	881b      	ldrh	r3, [r3, #0]
 8003d30:	461a      	mov	r2, r3
 8003d32:	4b0c      	ldr	r3, [pc, #48]	; (8003d64 <HAL_ADC_ConvCpltCallback+0x4c>)
 8003d34:	881b      	ldrh	r3, [r3, #0]
 8003d36:	1ad3      	subs	r3, r2, r3
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	bfb8      	it	lt
 8003d3c:	425b      	neglt	r3, r3
 8003d3e:	2b0a      	cmp	r3, #10
 8003d40:	dd02      	ble.n	8003d48 <HAL_ADC_ConvCpltCallback+0x30>
			zrodlo_gloscnoci=1;
 8003d42:	4b09      	ldr	r3, [pc, #36]	; (8003d68 <HAL_ADC_ConvCpltCallback+0x50>)
 8003d44:	2201      	movs	r2, #1
 8003d46:	701a      	strb	r2, [r3, #0]
		}
		potencjometr = value[0];
 8003d48:	4b06      	ldr	r3, [pc, #24]	; (8003d64 <HAL_ADC_ConvCpltCallback+0x4c>)
 8003d4a:	881a      	ldrh	r2, [r3, #0]
 8003d4c:	4b04      	ldr	r3, [pc, #16]	; (8003d60 <HAL_ADC_ConvCpltCallback+0x48>)
 8003d4e:	801a      	strh	r2, [r3, #0]

	}
}
 8003d50:	bf00      	nop
 8003d52:	370c      	adds	r7, #12
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr
 8003d5c:	20000708 	.word	0x20000708
 8003d60:	20000464 	.word	0x20000464
 8003d64:	20001124 	.word	0x20001124
 8003d68:	20000334 	.word	0x20000334

08003d6c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b082      	sub	sp, #8
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	4603      	mov	r3, r0
 8003d74:	80fb      	strh	r3, [r7, #6]

	 if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11) == GPIO_PIN_RESET){
 8003d76:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003d7a:	483c      	ldr	r0, [pc, #240]	; (8003e6c <HAL_GPIO_EXTI_Callback+0x100>)
 8003d7c:	f003 f8a6 	bl	8006ecc <HAL_GPIO_ReadPin>
 8003d80:	4603      	mov	r3, r0
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d110      	bne.n	8003da8 <HAL_GPIO_EXTI_Callback+0x3c>

		 //ciszej

		 if(indeks_glosnosci>0 && indeks_glosnosci<=9) {indeks_glosnosci--; zrodlo_gloscnoci=0;}
 8003d86:	4b3a      	ldr	r3, [pc, #232]	; (8003e70 <HAL_GPIO_EXTI_Callback+0x104>)
 8003d88:	781b      	ldrb	r3, [r3, #0]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00c      	beq.n	8003da8 <HAL_GPIO_EXTI_Callback+0x3c>
 8003d8e:	4b38      	ldr	r3, [pc, #224]	; (8003e70 <HAL_GPIO_EXTI_Callback+0x104>)
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	2b09      	cmp	r3, #9
 8003d94:	d808      	bhi.n	8003da8 <HAL_GPIO_EXTI_Callback+0x3c>
 8003d96:	4b36      	ldr	r3, [pc, #216]	; (8003e70 <HAL_GPIO_EXTI_Callback+0x104>)
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	3b01      	subs	r3, #1
 8003d9c:	b2da      	uxtb	r2, r3
 8003d9e:	4b34      	ldr	r3, [pc, #208]	; (8003e70 <HAL_GPIO_EXTI_Callback+0x104>)
 8003da0:	701a      	strb	r2, [r3, #0]
 8003da2:	4b34      	ldr	r3, [pc, #208]	; (8003e74 <HAL_GPIO_EXTI_Callback+0x108>)
 8003da4:	2200      	movs	r2, #0
 8003da6:	701a      	strb	r2, [r3, #0]

		  	}

	 if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET){
 8003da8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003dac:	482f      	ldr	r0, [pc, #188]	; (8003e6c <HAL_GPIO_EXTI_Callback+0x100>)
 8003dae:	f003 f88d 	bl	8006ecc <HAL_GPIO_ReadPin>
 8003db2:	4603      	mov	r3, r0
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d101      	bne.n	8003dbc <HAL_GPIO_EXTI_Callback+0x50>
			  		//prev song
		prev();
 8003db8:	f7ff ff4c 	bl	8003c54 <prev>


			}
	 if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_RESET){
 8003dbc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003dc0:	482a      	ldr	r0, [pc, #168]	; (8003e6c <HAL_GPIO_EXTI_Callback+0x100>)
 8003dc2:	f003 f883 	bl	8006ecc <HAL_GPIO_ReadPin>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d129      	bne.n	8003e20 <HAL_GPIO_EXTI_Callback+0xb4>


		 //pause/start

		 if(stan==1){
 8003dcc:	4b2a      	ldr	r3, [pc, #168]	; (8003e78 <HAL_GPIO_EXTI_Callback+0x10c>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d116      	bne.n	8003e02 <HAL_GPIO_EXTI_Callback+0x96>
		//HAL_TIM_Base_Start(&htim6);
		//HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, &buf, BUFSIZE, DAC_ALIGN_12B_R);
		lcd_clear();
 8003dd4:	f7ff fde6 	bl	80039a4 <lcd_clear>
		lcd_put_cur(0, 0);
 8003dd8:	2100      	movs	r1, #0
 8003dda:	2000      	movs	r0, #0
 8003ddc:	f7ff fe49 	bl	8003a72 <lcd_put_cur>
		lcd_send_string(&utwor);
 8003de0:	4826      	ldr	r0, [pc, #152]	; (8003e7c <HAL_GPIO_EXTI_Callback+0x110>)
 8003de2:	f7ff fe32 	bl	8003a4a <lcd_send_string>
		lcd_put_cur(1, 0);
 8003de6:	2100      	movs	r1, #0
 8003de8:	2001      	movs	r0, #1
 8003dea:	f7ff fe42 	bl	8003a72 <lcd_put_cur>
		lcd_send_string("PLAY");
 8003dee:	4824      	ldr	r0, [pc, #144]	; (8003e80 <HAL_GPIO_EXTI_Callback+0x114>)
 8003df0:	f7ff fe2b 	bl	8003a4a <lcd_send_string>

		HAL_TIM_Base_Start_IT(&htim4);
 8003df4:	4823      	ldr	r0, [pc, #140]	; (8003e84 <HAL_GPIO_EXTI_Callback+0x118>)
 8003df6:	f006 ff7c 	bl	800acf2 <HAL_TIM_Base_Start_IT>
		 //HAL_TIM_Base_Start_IT(&htim7);
		 stan = 0;
 8003dfa:	4b1f      	ldr	r3, [pc, #124]	; (8003e78 <HAL_GPIO_EXTI_Callback+0x10c>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	601a      	str	r2, [r3, #0]
 8003e00:	e00e      	b.n	8003e20 <HAL_GPIO_EXTI_Callback+0xb4>
		 }
		 else
		 {
			 lcd_clear();
 8003e02:	f7ff fdcf 	bl	80039a4 <lcd_clear>
			 lcd_put_cur(1, 0);
 8003e06:	2100      	movs	r1, #0
 8003e08:	2001      	movs	r0, #1
 8003e0a:	f7ff fe32 	bl	8003a72 <lcd_put_cur>
			 lcd_send_string("PAUSE");
 8003e0e:	481e      	ldr	r0, [pc, #120]	; (8003e88 <HAL_GPIO_EXTI_Callback+0x11c>)
 8003e10:	f7ff fe1b 	bl	8003a4a <lcd_send_string>
			 //HAL_TIM_Base_Start(&htim6);
			HAL_TIM_Base_Stop_IT(&htim4);
 8003e14:	481b      	ldr	r0, [pc, #108]	; (8003e84 <HAL_GPIO_EXTI_Callback+0x118>)
 8003e16:	f006 ff90 	bl	800ad3a <HAL_TIM_Base_Stop_IT>
			 stan=1;
 8003e1a:	4b17      	ldr	r3, [pc, #92]	; (8003e78 <HAL_GPIO_EXTI_Callback+0x10c>)
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	601a      	str	r2, [r3, #0]
		 }

	 		}
	 if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == GPIO_PIN_RESET){
 8003e20:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003e24:	4811      	ldr	r0, [pc, #68]	; (8003e6c <HAL_GPIO_EXTI_Callback+0x100>)
 8003e26:	f003 f851 	bl	8006ecc <HAL_GPIO_ReadPin>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d101      	bne.n	8003e34 <HAL_GPIO_EXTI_Callback+0xc8>
		 	next();
 8003e30:	f7ff feae 	bl	8003b90 <next>

		 	}
	 if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == GPIO_PIN_RESET){
 8003e34:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003e38:	480c      	ldr	r0, [pc, #48]	; (8003e6c <HAL_GPIO_EXTI_Callback+0x100>)
 8003e3a:	f003 f847 	bl	8006ecc <HAL_GPIO_ReadPin>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d10c      	bne.n	8003e5e <HAL_GPIO_EXTI_Callback+0xf2>

		 //glosniej

		 if(indeks_glosnosci>=0 && indeks_glosnosci<9)
 8003e44:	4b0a      	ldr	r3, [pc, #40]	; (8003e70 <HAL_GPIO_EXTI_Callback+0x104>)
 8003e46:	781b      	ldrb	r3, [r3, #0]
 8003e48:	2b08      	cmp	r3, #8
 8003e4a:	d805      	bhi.n	8003e58 <HAL_GPIO_EXTI_Callback+0xec>
					 indeks_glosnosci++;
 8003e4c:	4b08      	ldr	r3, [pc, #32]	; (8003e70 <HAL_GPIO_EXTI_Callback+0x104>)
 8003e4e:	781b      	ldrb	r3, [r3, #0]
 8003e50:	3301      	adds	r3, #1
 8003e52:	b2da      	uxtb	r2, r3
 8003e54:	4b06      	ldr	r3, [pc, #24]	; (8003e70 <HAL_GPIO_EXTI_Callback+0x104>)
 8003e56:	701a      	strb	r2, [r3, #0]
				 	 zrodlo_gloscnoci=0;
 8003e58:	4b06      	ldr	r3, [pc, #24]	; (8003e74 <HAL_GPIO_EXTI_Callback+0x108>)
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	701a      	strb	r2, [r3, #0]
					 	}
	 HAL_Delay(200);
 8003e5e:	20c8      	movs	r0, #200	; 0xc8
 8003e60:	f001 fa5c 	bl	800531c <HAL_Delay>

}
 8003e64:	bf00      	nop
 8003e66:	3708      	adds	r7, #8
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	40020400 	.word	0x40020400
 8003e70:	20000008 	.word	0x20000008
 8003e74:	20000334 	.word	0x20000334
 8003e78:	20000060 	.word	0x20000060
 8003e7c:	20000468 	.word	0x20000468
 8003e80:	0800cba4 	.word	0x0800cba4
 8003e84:	200003c4 	.word	0x200003c4
 8003e88:	0800cbac 	.word	0x0800cbac

08003e8c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8003e8c:	b590      	push	{r4, r7, lr}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM4)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a5f      	ldr	r2, [pc, #380]	; (8004018 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	f040 80b8 	bne.w	8004010 <HAL_TIM_PeriodElapsedCallback+0x184>
	{
		switch (zrodlo_gloscnoci){
 8003ea0:	4b5e      	ldr	r3, [pc, #376]	; (800401c <HAL_TIM_PeriodElapsedCallback+0x190>)
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d002      	beq.n	8003eae <HAL_TIM_PeriodElapsedCallback+0x22>
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d00b      	beq.n	8003ec4 <HAL_TIM_PeriodElapsedCallback+0x38>
 8003eac:	e01a      	b.n	8003ee4 <HAL_TIM_PeriodElapsedCallback+0x58>
				case 0:
					glosnosc= glosnosc_guziczki[indeks_glosnosci];
 8003eae:	4b5c      	ldr	r3, [pc, #368]	; (8004020 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8003eb0:	781b      	ldrb	r3, [r3, #0]
 8003eb2:	4a5c      	ldr	r2, [pc, #368]	; (8004024 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8003eb4:	00db      	lsls	r3, r3, #3
 8003eb6:	4413      	add	r3, r2
 8003eb8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003ebc:	4a5a      	ldr	r2, [pc, #360]	; (8004028 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8003ebe:	e9c2 3400 	strd	r3, r4, [r2]
					break;
 8003ec2:	e00f      	b.n	8003ee4 <HAL_TIM_PeriodElapsedCallback+0x58>
				case 1:
					glosnosc = (value[0]/500);
 8003ec4:	4b59      	ldr	r3, [pc, #356]	; (800402c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8003ec6:	881b      	ldrh	r3, [r3, #0]
 8003ec8:	4a59      	ldr	r2, [pc, #356]	; (8004030 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8003eca:	fba2 2303 	umull	r2, r3, r2, r3
 8003ece:	095b      	lsrs	r3, r3, #5
 8003ed0:	b29b      	uxth	r3, r3
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f7fc fad2 	bl	800047c <__aeabi_i2d>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	460c      	mov	r4, r1
 8003edc:	4a52      	ldr	r2, [pc, #328]	; (8004028 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8003ede:	e9c2 3400 	strd	r3, r4, [r2]
				//	lcd_clear ();
				//	lcd_put_cur(0, 0);
				//	lcd_send_string("GŁOŚNOŚĆ ", &glosnosc);
					//}
				//	glosnosc2 = (value[0]/500);
					break;
 8003ee2:	bf00      	nop

				}

		if(aktualny_bufor==0){
 8003ee4:	4b53      	ldr	r3, [pc, #332]	; (8004034 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d146      	bne.n	8003f7a <HAL_TIM_PeriodElapsedCallback+0xee>
					HAL_DAC_SetValue(&hdac,DAC_CHANNEL_2,DAC_ALIGN_12B_R,buf[i]*glosnosc);
 8003eec:	4b52      	ldr	r3, [pc, #328]	; (8004038 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a52      	ldr	r2, [pc, #328]	; (800403c <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8003ef2:	5cd3      	ldrb	r3, [r2, r3]
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f7fc fac0 	bl	800047c <__aeabi_i2d>
 8003efc:	4b4a      	ldr	r3, [pc, #296]	; (8004028 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8003efe:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003f02:	461a      	mov	r2, r3
 8003f04:	4623      	mov	r3, r4
 8003f06:	f7fc fb23 	bl	8000550 <__aeabi_dmul>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	460c      	mov	r4, r1
 8003f0e:	4618      	mov	r0, r3
 8003f10:	4621      	mov	r1, r4
 8003f12:	f7fc fd2f 	bl	8000974 <__aeabi_d2uiz>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2200      	movs	r2, #0
 8003f1a:	2110      	movs	r1, #16
 8003f1c:	4848      	ldr	r0, [pc, #288]	; (8004040 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8003f1e:	f002 fa6d 	bl	80063fc <HAL_DAC_SetValue>
					//HAL_I2S_Transmit(&hi2s2, &buf[i], BUFSIZE,100);
					eof=f_eof(&file);
 8003f22:	4b48      	ldr	r3, [pc, #288]	; (8004044 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8003f24:	695a      	ldr	r2, [r3, #20]
 8003f26:	4b47      	ldr	r3, [pc, #284]	; (8004044 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	bf0c      	ite	eq
 8003f2e:	2301      	moveq	r3, #1
 8003f30:	2300      	movne	r3, #0
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	461a      	mov	r2, r3
 8003f36:	4b44      	ldr	r3, [pc, #272]	; (8004048 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8003f38:	701a      	strb	r2, [r3, #0]
					if(eof ==0) f_read(&file, &buf2[i],1, &bytes_read);
 8003f3a:	4b43      	ldr	r3, [pc, #268]	; (8004048 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8003f3c:	781b      	ldrb	r3, [r3, #0]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d109      	bne.n	8003f56 <HAL_TIM_PeriodElapsedCallback+0xca>
 8003f42:	4b3d      	ldr	r3, [pc, #244]	; (8004038 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a41      	ldr	r2, [pc, #260]	; (800404c <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8003f48:	1899      	adds	r1, r3, r2
 8003f4a:	4b41      	ldr	r3, [pc, #260]	; (8004050 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	483d      	ldr	r0, [pc, #244]	; (8004044 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8003f50:	f7ff fa5d 	bl	800340e <f_read>
 8003f54:	e001      	b.n	8003f5a <HAL_TIM_PeriodElapsedCallback+0xce>
					else {next();}
 8003f56:	f7ff fe1b 	bl	8003b90 <next>
					i++;
 8003f5a:	4b37      	ldr	r3, [pc, #220]	; (8004038 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	3301      	adds	r3, #1
 8003f60:	4a35      	ldr	r2, [pc, #212]	; (8004038 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8003f62:	6013      	str	r3, [r2, #0]
					if(i==BUFSIZE){
 8003f64:	4b34      	ldr	r3, [pc, #208]	; (8004038 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f6c:	d105      	bne.n	8003f7a <HAL_TIM_PeriodElapsedCallback+0xee>
						aktualny_bufor = 1;
 8003f6e:	4b31      	ldr	r3, [pc, #196]	; (8004034 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8003f70:	2201      	movs	r2, #1
 8003f72:	701a      	strb	r2, [r3, #0]
						j=0;
 8003f74:	4b37      	ldr	r3, [pc, #220]	; (8004054 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8003f76:	2200      	movs	r2, #0
 8003f78:	601a      	str	r2, [r3, #0]
						//HAL_TIM_Base_Start_IT(&htim7);*glosnosc_guziczki[indeks_glosnosci]
					}
				}

			if(aktualny_bufor==1){
 8003f7a:	4b2e      	ldr	r3, [pc, #184]	; (8004034 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	d146      	bne.n	8004010 <HAL_TIM_PeriodElapsedCallback+0x184>
				HAL_DAC_SetValue(&hdac,DAC_CHANNEL_2,DAC_ALIGN_12B_R,buf2[j]*glosnosc);
 8003f82:	4b34      	ldr	r3, [pc, #208]	; (8004054 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a31      	ldr	r2, [pc, #196]	; (800404c <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8003f88:	5cd3      	ldrb	r3, [r2, r3]
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f7fc fa75 	bl	800047c <__aeabi_i2d>
 8003f92:	4b25      	ldr	r3, [pc, #148]	; (8004028 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8003f94:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003f98:	461a      	mov	r2, r3
 8003f9a:	4623      	mov	r3, r4
 8003f9c:	f7fc fad8 	bl	8000550 <__aeabi_dmul>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	460c      	mov	r4, r1
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	4621      	mov	r1, r4
 8003fa8:	f7fc fce4 	bl	8000974 <__aeabi_d2uiz>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2200      	movs	r2, #0
 8003fb0:	2110      	movs	r1, #16
 8003fb2:	4823      	ldr	r0, [pc, #140]	; (8004040 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8003fb4:	f002 fa22 	bl	80063fc <HAL_DAC_SetValue>
				//HAL_I2S_Transmit(&hi2s2, &buf2[j], BUFSIZE,100);
				eof=f_eof(&file);
 8003fb8:	4b22      	ldr	r3, [pc, #136]	; (8004044 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8003fba:	695a      	ldr	r2, [r3, #20]
 8003fbc:	4b21      	ldr	r3, [pc, #132]	; (8004044 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	bf0c      	ite	eq
 8003fc4:	2301      	moveq	r3, #1
 8003fc6:	2300      	movne	r3, #0
 8003fc8:	b2db      	uxtb	r3, r3
 8003fca:	461a      	mov	r2, r3
 8003fcc:	4b1e      	ldr	r3, [pc, #120]	; (8004048 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8003fce:	701a      	strb	r2, [r3, #0]
				if(eof ==0) f_read(&file, &buf[j],1, &bytes_read);
 8003fd0:	4b1d      	ldr	r3, [pc, #116]	; (8004048 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8003fd2:	781b      	ldrb	r3, [r3, #0]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d109      	bne.n	8003fec <HAL_TIM_PeriodElapsedCallback+0x160>
 8003fd8:	4b1e      	ldr	r3, [pc, #120]	; (8004054 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a17      	ldr	r2, [pc, #92]	; (800403c <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8003fde:	1899      	adds	r1, r3, r2
 8003fe0:	4b1b      	ldr	r3, [pc, #108]	; (8004050 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	4817      	ldr	r0, [pc, #92]	; (8004044 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8003fe6:	f7ff fa12 	bl	800340e <f_read>
 8003fea:	e001      	b.n	8003ff0 <HAL_TIM_PeriodElapsedCallback+0x164>
				else {next();}
 8003fec:	f7ff fdd0 	bl	8003b90 <next>
				j++;
 8003ff0:	4b18      	ldr	r3, [pc, #96]	; (8004054 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	3301      	adds	r3, #1
 8003ff6:	4a17      	ldr	r2, [pc, #92]	; (8004054 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8003ff8:	6013      	str	r3, [r2, #0]
				if(j==BUFSIZE){
 8003ffa:	4b16      	ldr	r3, [pc, #88]	; (8004054 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004002:	d105      	bne.n	8004010 <HAL_TIM_PeriodElapsedCallback+0x184>
					aktualny_bufor = 0;
 8004004:	4b0b      	ldr	r3, [pc, #44]	; (8004034 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8004006:	2200      	movs	r2, #0
 8004008:	701a      	strb	r2, [r3, #0]
					i=0;
 800400a:	4b0b      	ldr	r3, [pc, #44]	; (8004038 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 800400c:	2200      	movs	r2, #0
 800400e:	601a      	str	r2, [r3, #0]
			else bufforek();*/

	}


}
 8004010:	bf00      	nop
 8004012:	370c      	adds	r7, #12
 8004014:	46bd      	mov	sp, r7
 8004016:	bd90      	pop	{r4, r7, pc}
 8004018:	40000800 	.word	0x40000800
 800401c:	20000334 	.word	0x20000334
 8004020:	20000008 	.word	0x20000008
 8004024:	20000010 	.word	0x20000010
 8004028:	20000408 	.word	0x20000408
 800402c:	20001124 	.word	0x20001124
 8004030:	10624dd3 	.word	0x10624dd3
 8004034:	20000338 	.word	0x20000338
 8004038:	20000330 	.word	0x20000330
 800403c:	20000c3c 	.word	0x20000c3c
 8004040:	20000b58 	.word	0x20000b58
 8004044:	200004e0 	.word	0x200004e0
 8004048:	2000047c 	.word	0x2000047c
 800404c:	20000754 	.word	0x20000754
 8004050:	20000750 	.word	0x20000750
 8004054:	20000004 	.word	0x20000004

08004058 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef*huart)
	{
 8004058:	b580      	push	{r7, lr}
 800405a:	b082      	sub	sp, #8
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
		if(huart->Instance == USART2)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a32      	ldr	r2, [pc, #200]	; (8004130 <HAL_UART_RxCpltCallback+0xd8>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d15e      	bne.n	8004128 <HAL_UART_RxCpltCallback+0xd0>
			{

			HAL_UART_Receive_IT(&huart2, receiveUART, sizeReceiveUART);
 800406a:	4b32      	ldr	r3, [pc, #200]	; (8004134 <HAL_UART_RxCpltCallback+0xdc>)
 800406c:	881b      	ldrh	r3, [r3, #0]
 800406e:	461a      	mov	r2, r3
 8004070:	4931      	ldr	r1, [pc, #196]	; (8004138 <HAL_UART_RxCpltCallback+0xe0>)
 8004072:	4832      	ldr	r0, [pc, #200]	; (800413c <HAL_UART_RxCpltCallback+0xe4>)
 8004074:	f007 fad0 	bl	800b618 <HAL_UART_Receive_IT>
			if(receiveUART[0]==72){
 8004078:	4b2f      	ldr	r3, [pc, #188]	; (8004138 <HAL_UART_RxCpltCallback+0xe0>)
 800407a:	781b      	ldrb	r3, [r3, #0]
 800407c:	2b48      	cmp	r3, #72	; 0x48
 800407e:	d102      	bne.n	8004086 <HAL_UART_RxCpltCallback+0x2e>
				bluecon = 1;
 8004080:	4b2f      	ldr	r3, [pc, #188]	; (8004140 <HAL_UART_RxCpltCallback+0xe8>)
 8004082:	2201      	movs	r2, #1
 8004084:	701a      	strb	r2, [r3, #0]
			}
			if(receiveUART[0]==65){
 8004086:	4b2c      	ldr	r3, [pc, #176]	; (8004138 <HAL_UART_RxCpltCallback+0xe0>)
 8004088:	781b      	ldrb	r3, [r3, #0]
 800408a:	2b41      	cmp	r3, #65	; 0x41
 800408c:	d106      	bne.n	800409c <HAL_UART_RxCpltCallback+0x44>
							HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 800408e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004092:	482c      	ldr	r0, [pc, #176]	; (8004144 <HAL_UART_RxCpltCallback+0xec>)
 8004094:	f002 ff4b 	bl	8006f2e <HAL_GPIO_TogglePin>
							prev();
 8004098:	f7ff fddc 	bl	8003c54 <prev>
						}
						if(receiveUART[0]==66){
 800409c:	4b26      	ldr	r3, [pc, #152]	; (8004138 <HAL_UART_RxCpltCallback+0xe0>)
 800409e:	781b      	ldrb	r3, [r3, #0]
 80040a0:	2b42      	cmp	r3, #66	; 0x42
 80040a2:	d136      	bne.n	8004112 <HAL_UART_RxCpltCallback+0xba>

							HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 80040a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80040a8:	4826      	ldr	r0, [pc, #152]	; (8004144 <HAL_UART_RxCpltCallback+0xec>)
 80040aa:	f002 ff40 	bl	8006f2e <HAL_GPIO_TogglePin>
							if(stan==1){
 80040ae:	4b26      	ldr	r3, [pc, #152]	; (8004148 <HAL_UART_RxCpltCallback+0xf0>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d11e      	bne.n	80040f4 <HAL_UART_RxCpltCallback+0x9c>
								HAL_UART_Transmit_IT(&huart2, &utwor, sizeutwor);
 80040b6:	4b25      	ldr	r3, [pc, #148]	; (800414c <HAL_UART_RxCpltCallback+0xf4>)
 80040b8:	781b      	ldrb	r3, [r3, #0]
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	461a      	mov	r2, r3
 80040be:	4924      	ldr	r1, [pc, #144]	; (8004150 <HAL_UART_RxCpltCallback+0xf8>)
 80040c0:	481e      	ldr	r0, [pc, #120]	; (800413c <HAL_UART_RxCpltCallback+0xe4>)
 80040c2:	f007 fa64 	bl	800b58e <HAL_UART_Transmit_IT>
									lcd_clear();
 80040c6:	f7ff fc6d 	bl	80039a4 <lcd_clear>
									lcd_put_cur(0, 0);
 80040ca:	2100      	movs	r1, #0
 80040cc:	2000      	movs	r0, #0
 80040ce:	f7ff fcd0 	bl	8003a72 <lcd_put_cur>
									lcd_send_string(&utwor);
 80040d2:	481f      	ldr	r0, [pc, #124]	; (8004150 <HAL_UART_RxCpltCallback+0xf8>)
 80040d4:	f7ff fcb9 	bl	8003a4a <lcd_send_string>
									lcd_put_cur(1, 0);
 80040d8:	2100      	movs	r1, #0
 80040da:	2001      	movs	r0, #1
 80040dc:	f7ff fcc9 	bl	8003a72 <lcd_put_cur>
									lcd_send_string("PLAY");
 80040e0:	481c      	ldr	r0, [pc, #112]	; (8004154 <HAL_UART_RxCpltCallback+0xfc>)
 80040e2:	f7ff fcb2 	bl	8003a4a <lcd_send_string>
									 HAL_TIM_Base_Start_IT(&htim4);
 80040e6:	481c      	ldr	r0, [pc, #112]	; (8004158 <HAL_UART_RxCpltCallback+0x100>)
 80040e8:	f006 fe03 	bl	800acf2 <HAL_TIM_Base_Start_IT>
									 stan = 0;
 80040ec:	4b16      	ldr	r3, [pc, #88]	; (8004148 <HAL_UART_RxCpltCallback+0xf0>)
 80040ee:	2200      	movs	r2, #0
 80040f0:	601a      	str	r2, [r3, #0]
 80040f2:	e00e      	b.n	8004112 <HAL_UART_RxCpltCallback+0xba>
									 }
									 else
									 {
										 lcd_clear();
 80040f4:	f7ff fc56 	bl	80039a4 <lcd_clear>
										 lcd_put_cur(1, 0);
 80040f8:	2100      	movs	r1, #0
 80040fa:	2001      	movs	r0, #1
 80040fc:	f7ff fcb9 	bl	8003a72 <lcd_put_cur>
										 lcd_send_string("PAUSE");
 8004100:	4816      	ldr	r0, [pc, #88]	; (800415c <HAL_UART_RxCpltCallback+0x104>)
 8004102:	f7ff fca2 	bl	8003a4a <lcd_send_string>
										 HAL_TIM_Base_Stop_IT(&htim4);
 8004106:	4814      	ldr	r0, [pc, #80]	; (8004158 <HAL_UART_RxCpltCallback+0x100>)
 8004108:	f006 fe17 	bl	800ad3a <HAL_TIM_Base_Stop_IT>
										 stan=1;
 800410c:	4b0e      	ldr	r3, [pc, #56]	; (8004148 <HAL_UART_RxCpltCallback+0xf0>)
 800410e:	2201      	movs	r2, #1
 8004110:	601a      	str	r2, [r3, #0]
									 }
									}
						if(receiveUART[0]==67){
 8004112:	4b09      	ldr	r3, [pc, #36]	; (8004138 <HAL_UART_RxCpltCallback+0xe0>)
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	2b43      	cmp	r3, #67	; 0x43
 8004118:	d106      	bne.n	8004128 <HAL_UART_RxCpltCallback+0xd0>
							HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 800411a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800411e:	4809      	ldr	r0, [pc, #36]	; (8004144 <HAL_UART_RxCpltCallback+0xec>)
 8004120:	f002 ff05 	bl	8006f2e <HAL_GPIO_TogglePin>
										next();
 8004124:	f7ff fd34 	bl	8003b90 <next>
									}
			}
	}
 8004128:	bf00      	nop
 800412a:	3708      	adds	r7, #8
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}
 8004130:	40004400 	.word	0x40004400
 8004134:	20000002 	.word	0x20000002
 8004138:	20000c0c 	.word	0x20000c0c
 800413c:	20001098 	.word	0x20001098
 8004140:	20000466 	.word	0x20000466
 8004144:	40020c00 	.word	0x40020c00
 8004148:	20000060 	.word	0x20000060
 800414c:	20000b54 	.word	0x20000b54
 8004150:	20000468 	.word	0x20000468
 8004154:	0800cba4 	.word	0x0800cba4
 8004158:	200003c4 	.word	0x200003c4
 800415c:	0800cbac 	.word	0x0800cbac

08004160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004164:	f001 f868 	bl	8005238 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004168:	f000 f87a 	bl	8004260 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800416c:	f000 fb14 	bl	8004798 <MX_GPIO_Init>
  MX_DMA_Init();
 8004170:	f000 fadc 	bl	800472c <MX_DMA_Init>
  MX_ADC1_Init();
 8004174:	f000 f8f4 	bl	8004360 <MX_ADC1_Init>
  MX_I2C3_Init();
 8004178:	f000 f99c 	bl	80044b4 <MX_I2C3_Init>
  MX_TIM6_Init();
 800417c:	f000 fa78 	bl	8004670 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 8004180:	f000 faaa 	bl	80046d8 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 8004184:	f000 fa28 	bl	80045d8 <MX_TIM4_Init>
  MX_SPI1_Init();
 8004188:	f000 f9f0 	bl	800456c <MX_SPI1_Init>
  MX_DAC_Init();
 800418c:	f000 f93a 	bl	8004404 <MX_DAC_Init>
  MX_I2C1_Init();
 8004190:	f000 f962 	bl	8004458 <MX_I2C1_Init>
  MX_I2S3_Init();
 8004194:	f000 f9bc 	bl	8004510 <MX_I2S3_Init>
  /* USER CODE BEGIN 2 */

  HAL_DAC_Start(&hdac,DAC_CHANNEL_2);
 8004198:	2110      	movs	r1, #16
 800419a:	4822      	ldr	r0, [pc, #136]	; (8004224 <main+0xc4>)
 800419c:	f002 f827 	bl	80061ee <HAL_DAC_Start>

  	  	HAL_UART_Receive_IT(&huart2, receiveUART, sizeReceiveUART);
 80041a0:	4b21      	ldr	r3, [pc, #132]	; (8004228 <main+0xc8>)
 80041a2:	881b      	ldrh	r3, [r3, #0]
 80041a4:	461a      	mov	r2, r3
 80041a6:	4921      	ldr	r1, [pc, #132]	; (800422c <main+0xcc>)
 80041a8:	4821      	ldr	r0, [pc, #132]	; (8004230 <main+0xd0>)
 80041aa:	f007 fa35 	bl	800b618 <HAL_UART_Receive_IT>
    	fresult = f_mount(&FatFs, "", 1);
 80041ae:	2201      	movs	r2, #1
 80041b0:	4920      	ldr	r1, [pc, #128]	; (8004234 <main+0xd4>)
 80041b2:	4821      	ldr	r0, [pc, #132]	; (8004238 <main+0xd8>)
 80041b4:	f7fe ff68 	bl	8003088 <f_mount>
 80041b8:	4603      	mov	r3, r0
 80041ba:	461a      	mov	r2, r3
 80041bc:	4b1f      	ldr	r3, [pc, #124]	; (800423c <main+0xdc>)
 80041be:	701a      	strb	r2, [r3, #0]
    	read_song();
 80041c0:	f7ff fc76 	bl	8003ab0 <read_song>
        fresult = f_open(&file, &utwor , FA_READ|FA_OPEN_EXISTING|FA_OPEN_ALWAYS);
 80041c4:	2211      	movs	r2, #17
 80041c6:	491e      	ldr	r1, [pc, #120]	; (8004240 <main+0xe0>)
 80041c8:	481e      	ldr	r0, [pc, #120]	; (8004244 <main+0xe4>)
 80041ca:	f7fe ff9d 	bl	8003108 <f_open>
 80041ce:	4603      	mov	r3, r0
 80041d0:	461a      	mov	r2, r3
 80041d2:	4b1a      	ldr	r3, [pc, #104]	; (800423c <main+0xdc>)
 80041d4:	701a      	strb	r2, [r3, #0]
        fresult = f_read(&file, &buf2, 352, &bytes_read);
 80041d6:	4b1c      	ldr	r3, [pc, #112]	; (8004248 <main+0xe8>)
 80041d8:	f44f 72b0 	mov.w	r2, #352	; 0x160
 80041dc:	491b      	ldr	r1, [pc, #108]	; (800424c <main+0xec>)
 80041de:	4819      	ldr	r0, [pc, #100]	; (8004244 <main+0xe4>)
 80041e0:	f7ff f915 	bl	800340e <f_read>
 80041e4:	4603      	mov	r3, r0
 80041e6:	461a      	mov	r2, r3
 80041e8:	4b14      	ldr	r3, [pc, #80]	; (800423c <main+0xdc>)
 80041ea:	701a      	strb	r2, [r3, #0]

        f_read(&file, &buf,BUFSIZE, &bytes_read);
 80041ec:	4b16      	ldr	r3, [pc, #88]	; (8004248 <main+0xe8>)
 80041ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80041f2:	4917      	ldr	r1, [pc, #92]	; (8004250 <main+0xf0>)
 80041f4:	4813      	ldr	r0, [pc, #76]	; (8004244 <main+0xe4>)
 80041f6:	f7ff f90a 	bl	800340e <f_read>
        HAL_ADC_Start(&hadc1);
 80041fa:	4816      	ldr	r0, [pc, #88]	; (8004254 <main+0xf4>)
 80041fc:	f001 f8f4 	bl	80053e8 <HAL_ADC_Start>
        potencjometr = HAL_ADC_GetValue(&hadc1);
 8004200:	4814      	ldr	r0, [pc, #80]	; (8004254 <main+0xf4>)
 8004202:	f001 fbeb 	bl	80059dc <HAL_ADC_GetValue>
 8004206:	4603      	mov	r3, r0
 8004208:	b29a      	uxth	r2, r3
 800420a:	4b13      	ldr	r3, [pc, #76]	; (8004258 <main+0xf8>)
 800420c:	801a      	strh	r2, [r3, #0]
        HAL_ADC_Start_DMA(&hadc1, (uint32_t*)value, 1);
 800420e:	2201      	movs	r2, #1
 8004210:	4912      	ldr	r1, [pc, #72]	; (800425c <main+0xfc>)
 8004212:	4810      	ldr	r0, [pc, #64]	; (8004254 <main+0xf4>)
 8004214:	f001 faf0 	bl	80057f8 <HAL_ADC_Start_DMA>

        lcd_init();
 8004218:	f7ff fbda 	bl	80039d0 <lcd_init>

        lcd_clear();
 800421c:	f7ff fbc2 	bl	80039a4 <lcd_clear>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004220:	e7fe      	b.n	8004220 <main+0xc0>
 8004222:	bf00      	nop
 8004224:	20000b58 	.word	0x20000b58
 8004228:	20000002 	.word	0x20000002
 800422c:	20000c0c 	.word	0x20000c0c
 8004230:	20001098 	.word	0x20001098
 8004234:	0800cbb4 	.word	0x0800cbb4
 8004238:	20000100 	.word	0x20000100
 800423c:	2000103c 	.word	0x2000103c
 8004240:	20000468 	.word	0x20000468
 8004244:	200004e0 	.word	0x200004e0
 8004248:	20000750 	.word	0x20000750
 800424c:	20000754 	.word	0x20000754
 8004250:	20000c3c 	.word	0x20000c3c
 8004254:	20000708 	.word	0x20000708
 8004258:	20000464 	.word	0x20000464
 800425c:	20001124 	.word	0x20001124

08004260 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b098      	sub	sp, #96	; 0x60
 8004264:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004266:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800426a:	2230      	movs	r2, #48	; 0x30
 800426c:	2100      	movs	r1, #0
 800426e:	4618      	mov	r0, r3
 8004270:	f008 f804 	bl	800c27c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004274:	f107 031c 	add.w	r3, r7, #28
 8004278:	2200      	movs	r2, #0
 800427a:	601a      	str	r2, [r3, #0]
 800427c:	605a      	str	r2, [r3, #4]
 800427e:	609a      	str	r2, [r3, #8]
 8004280:	60da      	str	r2, [r3, #12]
 8004282:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004284:	f107 030c 	add.w	r3, r7, #12
 8004288:	2200      	movs	r2, #0
 800428a:	601a      	str	r2, [r3, #0]
 800428c:	605a      	str	r2, [r3, #4]
 800428e:	609a      	str	r2, [r3, #8]
 8004290:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004292:	2300      	movs	r3, #0
 8004294:	60bb      	str	r3, [r7, #8]
 8004296:	4b30      	ldr	r3, [pc, #192]	; (8004358 <SystemClock_Config+0xf8>)
 8004298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800429a:	4a2f      	ldr	r2, [pc, #188]	; (8004358 <SystemClock_Config+0xf8>)
 800429c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042a0:	6413      	str	r3, [r2, #64]	; 0x40
 80042a2:	4b2d      	ldr	r3, [pc, #180]	; (8004358 <SystemClock_Config+0xf8>)
 80042a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042aa:	60bb      	str	r3, [r7, #8]
 80042ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80042ae:	2300      	movs	r3, #0
 80042b0:	607b      	str	r3, [r7, #4]
 80042b2:	4b2a      	ldr	r3, [pc, #168]	; (800435c <SystemClock_Config+0xfc>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a29      	ldr	r2, [pc, #164]	; (800435c <SystemClock_Config+0xfc>)
 80042b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042bc:	6013      	str	r3, [r2, #0]
 80042be:	4b27      	ldr	r3, [pc, #156]	; (800435c <SystemClock_Config+0xfc>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042c6:	607b      	str	r3, [r7, #4]
 80042c8:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80042ca:	2301      	movs	r3, #1
 80042cc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80042ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042d2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80042d4:	2302      	movs	r3, #2
 80042d6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80042d8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80042dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80042de:	2304      	movs	r3, #4
 80042e0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 168;
 80042e2:	23a8      	movs	r3, #168	; 0xa8
 80042e4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80042e6:	2302      	movs	r3, #2
 80042e8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80042ea:	2303      	movs	r3, #3
 80042ec:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80042ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80042f2:	4618      	mov	r0, r3
 80042f4:	f005 fb3e 	bl	8009974 <HAL_RCC_OscConfig>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d001      	beq.n	8004302 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80042fe:	f000 fadf 	bl	80048c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004302:	230f      	movs	r3, #15
 8004304:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004306:	2302      	movs	r3, #2
 8004308:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800430a:	2300      	movs	r3, #0
 800430c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800430e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004312:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004314:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004318:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800431a:	f107 031c 	add.w	r3, r7, #28
 800431e:	2105      	movs	r1, #5
 8004320:	4618      	mov	r0, r3
 8004322:	f005 fd97 	bl	8009e54 <HAL_RCC_ClockConfig>
 8004326:	4603      	mov	r3, r0
 8004328:	2b00      	cmp	r3, #0
 800432a:	d001      	beq.n	8004330 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 800432c:	f000 fac8 	bl	80048c0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8004330:	2301      	movs	r3, #1
 8004332:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8004334:	23c0      	movs	r3, #192	; 0xc0
 8004336:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8004338:	2302      	movs	r3, #2
 800433a:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800433c:	f107 030c 	add.w	r3, r7, #12
 8004340:	4618      	mov	r0, r3
 8004342:	f005 ff79 	bl	800a238 <HAL_RCCEx_PeriphCLKConfig>
 8004346:	4603      	mov	r3, r0
 8004348:	2b00      	cmp	r3, #0
 800434a:	d001      	beq.n	8004350 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 800434c:	f000 fab8 	bl	80048c0 <Error_Handler>
  }
}
 8004350:	bf00      	nop
 8004352:	3760      	adds	r7, #96	; 0x60
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}
 8004358:	40023800 	.word	0x40023800
 800435c:	40007000 	.word	0x40007000

08004360 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004366:	463b      	mov	r3, r7
 8004368:	2200      	movs	r2, #0
 800436a:	601a      	str	r2, [r3, #0]
 800436c:	605a      	str	r2, [r3, #4]
 800436e:	609a      	str	r2, [r3, #8]
 8004370:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8004372:	4b21      	ldr	r3, [pc, #132]	; (80043f8 <MX_ADC1_Init+0x98>)
 8004374:	4a21      	ldr	r2, [pc, #132]	; (80043fc <MX_ADC1_Init+0x9c>)
 8004376:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8004378:	4b1f      	ldr	r3, [pc, #124]	; (80043f8 <MX_ADC1_Init+0x98>)
 800437a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800437e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004380:	4b1d      	ldr	r3, [pc, #116]	; (80043f8 <MX_ADC1_Init+0x98>)
 8004382:	2200      	movs	r2, #0
 8004384:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8004386:	4b1c      	ldr	r3, [pc, #112]	; (80043f8 <MX_ADC1_Init+0x98>)
 8004388:	2200      	movs	r2, #0
 800438a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800438c:	4b1a      	ldr	r3, [pc, #104]	; (80043f8 <MX_ADC1_Init+0x98>)
 800438e:	2201      	movs	r2, #1
 8004390:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004392:	4b19      	ldr	r3, [pc, #100]	; (80043f8 <MX_ADC1_Init+0x98>)
 8004394:	2200      	movs	r2, #0
 8004396:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800439a:	4b17      	ldr	r3, [pc, #92]	; (80043f8 <MX_ADC1_Init+0x98>)
 800439c:	2200      	movs	r2, #0
 800439e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80043a0:	4b15      	ldr	r3, [pc, #84]	; (80043f8 <MX_ADC1_Init+0x98>)
 80043a2:	4a17      	ldr	r2, [pc, #92]	; (8004400 <MX_ADC1_Init+0xa0>)
 80043a4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80043a6:	4b14      	ldr	r3, [pc, #80]	; (80043f8 <MX_ADC1_Init+0x98>)
 80043a8:	2200      	movs	r2, #0
 80043aa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80043ac:	4b12      	ldr	r3, [pc, #72]	; (80043f8 <MX_ADC1_Init+0x98>)
 80043ae:	2201      	movs	r2, #1
 80043b0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80043b2:	4b11      	ldr	r3, [pc, #68]	; (80043f8 <MX_ADC1_Init+0x98>)
 80043b4:	2201      	movs	r2, #1
 80043b6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80043ba:	4b0f      	ldr	r3, [pc, #60]	; (80043f8 <MX_ADC1_Init+0x98>)
 80043bc:	2201      	movs	r2, #1
 80043be:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80043c0:	480d      	ldr	r0, [pc, #52]	; (80043f8 <MX_ADC1_Init+0x98>)
 80043c2:	f000 ffcd 	bl	8005360 <HAL_ADC_Init>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d001      	beq.n	80043d0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80043cc:	f000 fa78 	bl	80048c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80043d0:	2303      	movs	r3, #3
 80043d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80043d4:	2301      	movs	r3, #1
 80043d6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80043d8:	2303      	movs	r3, #3
 80043da:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80043dc:	463b      	mov	r3, r7
 80043de:	4619      	mov	r1, r3
 80043e0:	4805      	ldr	r0, [pc, #20]	; (80043f8 <MX_ADC1_Init+0x98>)
 80043e2:	f001 fb27 	bl	8005a34 <HAL_ADC_ConfigChannel>
 80043e6:	4603      	mov	r3, r0
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d001      	beq.n	80043f0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80043ec:	f000 fa68 	bl	80048c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80043f0:	bf00      	nop
 80043f2:	3710      	adds	r7, #16
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	20000708 	.word	0x20000708
 80043fc:	40012000 	.word	0x40012000
 8004400:	0f000001 	.word	0x0f000001

08004404 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b082      	sub	sp, #8
 8004408:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800440a:	463b      	mov	r3, r7
 800440c:	2200      	movs	r2, #0
 800440e:	601a      	str	r2, [r3, #0]
 8004410:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization 
  */
  hdac.Instance = DAC;
 8004412:	4b0f      	ldr	r3, [pc, #60]	; (8004450 <MX_DAC_Init+0x4c>)
 8004414:	4a0f      	ldr	r2, [pc, #60]	; (8004454 <MX_DAC_Init+0x50>)
 8004416:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8004418:	480d      	ldr	r0, [pc, #52]	; (8004450 <MX_DAC_Init+0x4c>)
 800441a:	f001 fec6 	bl	80061aa <HAL_DAC_Init>
 800441e:	4603      	mov	r3, r0
 8004420:	2b00      	cmp	r3, #0
 8004422:	d001      	beq.n	8004428 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8004424:	f000 fa4c 	bl	80048c0 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8004428:	2300      	movs	r3, #0
 800442a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800442c:	2300      	movs	r3, #0
 800442e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8004430:	463b      	mov	r3, r7
 8004432:	2210      	movs	r2, #16
 8004434:	4619      	mov	r1, r3
 8004436:	4806      	ldr	r0, [pc, #24]	; (8004450 <MX_DAC_Init+0x4c>)
 8004438:	f001 ff93 	bl	8006362 <HAL_DAC_ConfigChannel>
 800443c:	4603      	mov	r3, r0
 800443e:	2b00      	cmp	r3, #0
 8004440:	d001      	beq.n	8004446 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8004442:	f000 fa3d 	bl	80048c0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8004446:	bf00      	nop
 8004448:	3708      	adds	r7, #8
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	20000b58 	.word	0x20000b58
 8004454:	40007400 	.word	0x40007400

08004458 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800445c:	4b12      	ldr	r3, [pc, #72]	; (80044a8 <MX_I2C1_Init+0x50>)
 800445e:	4a13      	ldr	r2, [pc, #76]	; (80044ac <MX_I2C1_Init+0x54>)
 8004460:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8004462:	4b11      	ldr	r3, [pc, #68]	; (80044a8 <MX_I2C1_Init+0x50>)
 8004464:	4a12      	ldr	r2, [pc, #72]	; (80044b0 <MX_I2C1_Init+0x58>)
 8004466:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004468:	4b0f      	ldr	r3, [pc, #60]	; (80044a8 <MX_I2C1_Init+0x50>)
 800446a:	2200      	movs	r2, #0
 800446c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800446e:	4b0e      	ldr	r3, [pc, #56]	; (80044a8 <MX_I2C1_Init+0x50>)
 8004470:	2200      	movs	r2, #0
 8004472:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004474:	4b0c      	ldr	r3, [pc, #48]	; (80044a8 <MX_I2C1_Init+0x50>)
 8004476:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800447a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800447c:	4b0a      	ldr	r3, [pc, #40]	; (80044a8 <MX_I2C1_Init+0x50>)
 800447e:	2200      	movs	r2, #0
 8004480:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004482:	4b09      	ldr	r3, [pc, #36]	; (80044a8 <MX_I2C1_Init+0x50>)
 8004484:	2200      	movs	r2, #0
 8004486:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004488:	4b07      	ldr	r3, [pc, #28]	; (80044a8 <MX_I2C1_Init+0x50>)
 800448a:	2200      	movs	r2, #0
 800448c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800448e:	4b06      	ldr	r3, [pc, #24]	; (80044a8 <MX_I2C1_Init+0x50>)
 8004490:	2200      	movs	r2, #0
 8004492:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004494:	4804      	ldr	r0, [pc, #16]	; (80044a8 <MX_I2C1_Init+0x50>)
 8004496:	f002 fd7d 	bl	8006f94 <HAL_I2C_Init>
 800449a:	4603      	mov	r3, r0
 800449c:	2b00      	cmp	r3, #0
 800449e:	d001      	beq.n	80044a4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80044a0:	f000 fa0e 	bl	80048c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80044a4:	bf00      	nop
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	20000410 	.word	0x20000410
 80044ac:	40005400 	.word	0x40005400
 80044b0:	000186a0 	.word	0x000186a0

080044b4 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80044b8:	4b12      	ldr	r3, [pc, #72]	; (8004504 <MX_I2C3_Init+0x50>)
 80044ba:	4a13      	ldr	r2, [pc, #76]	; (8004508 <MX_I2C3_Init+0x54>)
 80044bc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80044be:	4b11      	ldr	r3, [pc, #68]	; (8004504 <MX_I2C3_Init+0x50>)
 80044c0:	4a12      	ldr	r2, [pc, #72]	; (800450c <MX_I2C3_Init+0x58>)
 80044c2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80044c4:	4b0f      	ldr	r3, [pc, #60]	; (8004504 <MX_I2C3_Init+0x50>)
 80044c6:	2200      	movs	r2, #0
 80044c8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80044ca:	4b0e      	ldr	r3, [pc, #56]	; (8004504 <MX_I2C3_Init+0x50>)
 80044cc:	2200      	movs	r2, #0
 80044ce:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80044d0:	4b0c      	ldr	r3, [pc, #48]	; (8004504 <MX_I2C3_Init+0x50>)
 80044d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80044d6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80044d8:	4b0a      	ldr	r3, [pc, #40]	; (8004504 <MX_I2C3_Init+0x50>)
 80044da:	2200      	movs	r2, #0
 80044dc:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80044de:	4b09      	ldr	r3, [pc, #36]	; (8004504 <MX_I2C3_Init+0x50>)
 80044e0:	2200      	movs	r2, #0
 80044e2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80044e4:	4b07      	ldr	r3, [pc, #28]	; (8004504 <MX_I2C3_Init+0x50>)
 80044e6:	2200      	movs	r2, #0
 80044e8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80044ea:	4b06      	ldr	r3, [pc, #24]	; (8004504 <MX_I2C3_Init+0x50>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80044f0:	4804      	ldr	r0, [pc, #16]	; (8004504 <MX_I2C3_Init+0x50>)
 80044f2:	f002 fd4f 	bl	8006f94 <HAL_I2C_Init>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d001      	beq.n	8004500 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80044fc:	f000 f9e0 	bl	80048c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8004500:	bf00      	nop
 8004502:	bd80      	pop	{r7, pc}
 8004504:	20000370 	.word	0x20000370
 8004508:	40005c00 	.word	0x40005c00
 800450c:	000186a0 	.word	0x000186a0

08004510 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8004514:	4b13      	ldr	r3, [pc, #76]	; (8004564 <MX_I2S3_Init+0x54>)
 8004516:	4a14      	ldr	r2, [pc, #80]	; (8004568 <MX_I2S3_Init+0x58>)
 8004518:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800451a:	4b12      	ldr	r3, [pc, #72]	; (8004564 <MX_I2S3_Init+0x54>)
 800451c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004520:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8004522:	4b10      	ldr	r3, [pc, #64]	; (8004564 <MX_I2S3_Init+0x54>)
 8004524:	2200      	movs	r2, #0
 8004526:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8004528:	4b0e      	ldr	r3, [pc, #56]	; (8004564 <MX_I2S3_Init+0x54>)
 800452a:	2200      	movs	r2, #0
 800452c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800452e:	4b0d      	ldr	r3, [pc, #52]	; (8004564 <MX_I2S3_Init+0x54>)
 8004530:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004534:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8004536:	4b0b      	ldr	r3, [pc, #44]	; (8004564 <MX_I2S3_Init+0x54>)
 8004538:	f64a 4244 	movw	r2, #44100	; 0xac44
 800453c:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800453e:	4b09      	ldr	r3, [pc, #36]	; (8004564 <MX_I2S3_Init+0x54>)
 8004540:	2200      	movs	r2, #0
 8004542:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8004544:	4b07      	ldr	r3, [pc, #28]	; (8004564 <MX_I2S3_Init+0x54>)
 8004546:	2200      	movs	r2, #0
 8004548:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800454a:	4b06      	ldr	r3, [pc, #24]	; (8004564 <MX_I2S3_Init+0x54>)
 800454c:	2200      	movs	r2, #0
 800454e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8004550:	4804      	ldr	r0, [pc, #16]	; (8004564 <MX_I2S3_Init+0x54>)
 8004552:	f004 fd6f 	bl	8009034 <HAL_I2S_Init>
 8004556:	4603      	mov	r3, r0
 8004558:	2b00      	cmp	r3, #0
 800455a:	d001      	beq.n	8004560 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 800455c:	f000 f9b0 	bl	80048c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8004560:	bf00      	nop
 8004562:	bd80      	pop	{r7, pc}
 8004564:	200010dc 	.word	0x200010dc
 8004568:	40003c00 	.word	0x40003c00

0800456c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004570:	4b17      	ldr	r3, [pc, #92]	; (80045d0 <MX_SPI1_Init+0x64>)
 8004572:	4a18      	ldr	r2, [pc, #96]	; (80045d4 <MX_SPI1_Init+0x68>)
 8004574:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004576:	4b16      	ldr	r3, [pc, #88]	; (80045d0 <MX_SPI1_Init+0x64>)
 8004578:	f44f 7282 	mov.w	r2, #260	; 0x104
 800457c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800457e:	4b14      	ldr	r3, [pc, #80]	; (80045d0 <MX_SPI1_Init+0x64>)
 8004580:	2200      	movs	r2, #0
 8004582:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004584:	4b12      	ldr	r3, [pc, #72]	; (80045d0 <MX_SPI1_Init+0x64>)
 8004586:	2200      	movs	r2, #0
 8004588:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800458a:	4b11      	ldr	r3, [pc, #68]	; (80045d0 <MX_SPI1_Init+0x64>)
 800458c:	2200      	movs	r2, #0
 800458e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004590:	4b0f      	ldr	r3, [pc, #60]	; (80045d0 <MX_SPI1_Init+0x64>)
 8004592:	2200      	movs	r2, #0
 8004594:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004596:	4b0e      	ldr	r3, [pc, #56]	; (80045d0 <MX_SPI1_Init+0x64>)
 8004598:	f44f 7200 	mov.w	r2, #512	; 0x200
 800459c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800459e:	4b0c      	ldr	r3, [pc, #48]	; (80045d0 <MX_SPI1_Init+0x64>)
 80045a0:	2218      	movs	r2, #24
 80045a2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80045a4:	4b0a      	ldr	r3, [pc, #40]	; (80045d0 <MX_SPI1_Init+0x64>)
 80045a6:	2200      	movs	r2, #0
 80045a8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80045aa:	4b09      	ldr	r3, [pc, #36]	; (80045d0 <MX_SPI1_Init+0x64>)
 80045ac:	2200      	movs	r2, #0
 80045ae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045b0:	4b07      	ldr	r3, [pc, #28]	; (80045d0 <MX_SPI1_Init+0x64>)
 80045b2:	2200      	movs	r2, #0
 80045b4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80045b6:	4b06      	ldr	r3, [pc, #24]	; (80045d0 <MX_SPI1_Init+0x64>)
 80045b8:	220a      	movs	r2, #10
 80045ba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80045bc:	4804      	ldr	r0, [pc, #16]	; (80045d0 <MX_SPI1_Init+0x64>)
 80045be:	f005 ff79 	bl	800a4b4 <HAL_SPI_Init>
 80045c2:	4603      	mov	r3, r0
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d001      	beq.n	80045cc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80045c8:	f000 f97a 	bl	80048c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80045cc:	bf00      	nop
 80045ce:	bd80      	pop	{r7, pc}
 80045d0:	20001040 	.word	0x20001040
 80045d4:	40013000 	.word	0x40013000

080045d8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b086      	sub	sp, #24
 80045dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80045de:	f107 0308 	add.w	r3, r7, #8
 80045e2:	2200      	movs	r2, #0
 80045e4:	601a      	str	r2, [r3, #0]
 80045e6:	605a      	str	r2, [r3, #4]
 80045e8:	609a      	str	r2, [r3, #8]
 80045ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045ec:	463b      	mov	r3, r7
 80045ee:	2200      	movs	r2, #0
 80045f0:	601a      	str	r2, [r3, #0]
 80045f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80045f4:	4b1c      	ldr	r3, [pc, #112]	; (8004668 <MX_TIM4_Init+0x90>)
 80045f6:	4a1d      	ldr	r2, [pc, #116]	; (800466c <MX_TIM4_Init+0x94>)
 80045f8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 126;
 80045fa:	4b1b      	ldr	r3, [pc, #108]	; (8004668 <MX_TIM4_Init+0x90>)
 80045fc:	227e      	movs	r2, #126	; 0x7e
 80045fe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004600:	4b19      	ldr	r3, [pc, #100]	; (8004668 <MX_TIM4_Init+0x90>)
 8004602:	2200      	movs	r2, #0
 8004604:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 14;
 8004606:	4b18      	ldr	r3, [pc, #96]	; (8004668 <MX_TIM4_Init+0x90>)
 8004608:	220e      	movs	r2, #14
 800460a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800460c:	4b16      	ldr	r3, [pc, #88]	; (8004668 <MX_TIM4_Init+0x90>)
 800460e:	2200      	movs	r2, #0
 8004610:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004612:	4b15      	ldr	r3, [pc, #84]	; (8004668 <MX_TIM4_Init+0x90>)
 8004614:	2200      	movs	r2, #0
 8004616:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004618:	4813      	ldr	r0, [pc, #76]	; (8004668 <MX_TIM4_Init+0x90>)
 800461a:	f006 fb3f 	bl	800ac9c <HAL_TIM_Base_Init>
 800461e:	4603      	mov	r3, r0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d001      	beq.n	8004628 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 8004624:	f000 f94c 	bl	80048c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004628:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800462c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800462e:	f107 0308 	add.w	r3, r7, #8
 8004632:	4619      	mov	r1, r3
 8004634:	480c      	ldr	r0, [pc, #48]	; (8004668 <MX_TIM4_Init+0x90>)
 8004636:	f006 fcb3 	bl	800afa0 <HAL_TIM_ConfigClockSource>
 800463a:	4603      	mov	r3, r0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d001      	beq.n	8004644 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8004640:	f000 f93e 	bl	80048c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004644:	2300      	movs	r3, #0
 8004646:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004648:	2300      	movs	r3, #0
 800464a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800464c:	463b      	mov	r3, r7
 800464e:	4619      	mov	r1, r3
 8004650:	4805      	ldr	r0, [pc, #20]	; (8004668 <MX_TIM4_Init+0x90>)
 8004652:	f006 febf 	bl	800b3d4 <HAL_TIMEx_MasterConfigSynchronization>
 8004656:	4603      	mov	r3, r0
 8004658:	2b00      	cmp	r3, #0
 800465a:	d001      	beq.n	8004660 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 800465c:	f000 f930 	bl	80048c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004660:	bf00      	nop
 8004662:	3718      	adds	r7, #24
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}
 8004668:	200003c4 	.word	0x200003c4
 800466c:	40000800 	.word	0x40000800

08004670 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b082      	sub	sp, #8
 8004674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004676:	463b      	mov	r3, r7
 8004678:	2200      	movs	r2, #0
 800467a:	601a      	str	r2, [r3, #0]
 800467c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800467e:	4b14      	ldr	r3, [pc, #80]	; (80046d0 <MX_TIM6_Init+0x60>)
 8004680:	4a14      	ldr	r2, [pc, #80]	; (80046d4 <MX_TIM6_Init+0x64>)
 8004682:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 126;
 8004684:	4b12      	ldr	r3, [pc, #72]	; (80046d0 <MX_TIM6_Init+0x60>)
 8004686:	227e      	movs	r2, #126	; 0x7e
 8004688:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800468a:	4b11      	ldr	r3, [pc, #68]	; (80046d0 <MX_TIM6_Init+0x60>)
 800468c:	2200      	movs	r2, #0
 800468e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 114;
 8004690:	4b0f      	ldr	r3, [pc, #60]	; (80046d0 <MX_TIM6_Init+0x60>)
 8004692:	2272      	movs	r2, #114	; 0x72
 8004694:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004696:	4b0e      	ldr	r3, [pc, #56]	; (80046d0 <MX_TIM6_Init+0x60>)
 8004698:	2200      	movs	r2, #0
 800469a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800469c:	480c      	ldr	r0, [pc, #48]	; (80046d0 <MX_TIM6_Init+0x60>)
 800469e:	f006 fafd 	bl	800ac9c <HAL_TIM_Base_Init>
 80046a2:	4603      	mov	r3, r0
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d001      	beq.n	80046ac <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 80046a8:	f000 f90a 	bl	80048c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80046ac:	2320      	movs	r3, #32
 80046ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80046b0:	2300      	movs	r3, #0
 80046b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80046b4:	463b      	mov	r3, r7
 80046b6:	4619      	mov	r1, r3
 80046b8:	4805      	ldr	r0, [pc, #20]	; (80046d0 <MX_TIM6_Init+0x60>)
 80046ba:	f006 fe8b 	bl	800b3d4 <HAL_TIMEx_MasterConfigSynchronization>
 80046be:	4603      	mov	r3, r0
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d001      	beq.n	80046c8 <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 80046c4:	f000 f8fc 	bl	80048c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80046c8:	bf00      	nop
 80046ca:	3708      	adds	r7, #8
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	20000bcc 	.word	0x20000bcc
 80046d4:	40001000 	.word	0x40001000

080046d8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80046dc:	4b11      	ldr	r3, [pc, #68]	; (8004724 <MX_USART2_UART_Init+0x4c>)
 80046de:	4a12      	ldr	r2, [pc, #72]	; (8004728 <MX_USART2_UART_Init+0x50>)
 80046e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80046e2:	4b10      	ldr	r3, [pc, #64]	; (8004724 <MX_USART2_UART_Init+0x4c>)
 80046e4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80046e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80046ea:	4b0e      	ldr	r3, [pc, #56]	; (8004724 <MX_USART2_UART_Init+0x4c>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80046f0:	4b0c      	ldr	r3, [pc, #48]	; (8004724 <MX_USART2_UART_Init+0x4c>)
 80046f2:	2200      	movs	r2, #0
 80046f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80046f6:	4b0b      	ldr	r3, [pc, #44]	; (8004724 <MX_USART2_UART_Init+0x4c>)
 80046f8:	2200      	movs	r2, #0
 80046fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80046fc:	4b09      	ldr	r3, [pc, #36]	; (8004724 <MX_USART2_UART_Init+0x4c>)
 80046fe:	220c      	movs	r2, #12
 8004700:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004702:	4b08      	ldr	r3, [pc, #32]	; (8004724 <MX_USART2_UART_Init+0x4c>)
 8004704:	2200      	movs	r2, #0
 8004706:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004708:	4b06      	ldr	r3, [pc, #24]	; (8004724 <MX_USART2_UART_Init+0x4c>)
 800470a:	2200      	movs	r2, #0
 800470c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800470e:	4805      	ldr	r0, [pc, #20]	; (8004724 <MX_USART2_UART_Init+0x4c>)
 8004710:	f006 fef0 	bl	800b4f4 <HAL_UART_Init>
 8004714:	4603      	mov	r3, r0
 8004716:	2b00      	cmp	r3, #0
 8004718:	d001      	beq.n	800471e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800471a:	f000 f8d1 	bl	80048c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800471e:	bf00      	nop
 8004720:	bd80      	pop	{r7, pc}
 8004722:	bf00      	nop
 8004724:	20001098 	.word	0x20001098
 8004728:	40004400 	.word	0x40004400

0800472c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b082      	sub	sp, #8
 8004730:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004732:	2300      	movs	r3, #0
 8004734:	607b      	str	r3, [r7, #4]
 8004736:	4b17      	ldr	r3, [pc, #92]	; (8004794 <MX_DMA_Init+0x68>)
 8004738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800473a:	4a16      	ldr	r2, [pc, #88]	; (8004794 <MX_DMA_Init+0x68>)
 800473c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004740:	6313      	str	r3, [r2, #48]	; 0x30
 8004742:	4b14      	ldr	r3, [pc, #80]	; (8004794 <MX_DMA_Init+0x68>)
 8004744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004746:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800474a:	607b      	str	r3, [r7, #4]
 800474c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800474e:	2300      	movs	r3, #0
 8004750:	603b      	str	r3, [r7, #0]
 8004752:	4b10      	ldr	r3, [pc, #64]	; (8004794 <MX_DMA_Init+0x68>)
 8004754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004756:	4a0f      	ldr	r2, [pc, #60]	; (8004794 <MX_DMA_Init+0x68>)
 8004758:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800475c:	6313      	str	r3, [r2, #48]	; 0x30
 800475e:	4b0d      	ldr	r3, [pc, #52]	; (8004794 <MX_DMA_Init+0x68>)
 8004760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004762:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004766:	603b      	str	r3, [r7, #0]
 8004768:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800476a:	2200      	movs	r2, #0
 800476c:	2100      	movs	r1, #0
 800476e:	2010      	movs	r0, #16
 8004770:	f001 fce5 	bl	800613e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8004774:	2010      	movs	r0, #16
 8004776:	f001 fcfe 	bl	8006176 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800477a:	2200      	movs	r2, #0
 800477c:	2100      	movs	r1, #0
 800477e:	2038      	movs	r0, #56	; 0x38
 8004780:	f001 fcdd 	bl	800613e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8004784:	2038      	movs	r0, #56	; 0x38
 8004786:	f001 fcf6 	bl	8006176 <HAL_NVIC_EnableIRQ>

}
 800478a:	bf00      	nop
 800478c:	3708      	adds	r7, #8
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}
 8004792:	bf00      	nop
 8004794:	40023800 	.word	0x40023800

08004798 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b08a      	sub	sp, #40	; 0x28
 800479c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800479e:	f107 0314 	add.w	r3, r7, #20
 80047a2:	2200      	movs	r2, #0
 80047a4:	601a      	str	r2, [r3, #0]
 80047a6:	605a      	str	r2, [r3, #4]
 80047a8:	609a      	str	r2, [r3, #8]
 80047aa:	60da      	str	r2, [r3, #12]
 80047ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80047ae:	2300      	movs	r3, #0
 80047b0:	613b      	str	r3, [r7, #16]
 80047b2:	4b3f      	ldr	r3, [pc, #252]	; (80048b0 <MX_GPIO_Init+0x118>)
 80047b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047b6:	4a3e      	ldr	r2, [pc, #248]	; (80048b0 <MX_GPIO_Init+0x118>)
 80047b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80047bc:	6313      	str	r3, [r2, #48]	; 0x30
 80047be:	4b3c      	ldr	r3, [pc, #240]	; (80048b0 <MX_GPIO_Init+0x118>)
 80047c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047c6:	613b      	str	r3, [r7, #16]
 80047c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80047ca:	2300      	movs	r3, #0
 80047cc:	60fb      	str	r3, [r7, #12]
 80047ce:	4b38      	ldr	r3, [pc, #224]	; (80048b0 <MX_GPIO_Init+0x118>)
 80047d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047d2:	4a37      	ldr	r2, [pc, #220]	; (80048b0 <MX_GPIO_Init+0x118>)
 80047d4:	f043 0301 	orr.w	r3, r3, #1
 80047d8:	6313      	str	r3, [r2, #48]	; 0x30
 80047da:	4b35      	ldr	r3, [pc, #212]	; (80048b0 <MX_GPIO_Init+0x118>)
 80047dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047de:	f003 0301 	and.w	r3, r3, #1
 80047e2:	60fb      	str	r3, [r7, #12]
 80047e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80047e6:	2300      	movs	r3, #0
 80047e8:	60bb      	str	r3, [r7, #8]
 80047ea:	4b31      	ldr	r3, [pc, #196]	; (80048b0 <MX_GPIO_Init+0x118>)
 80047ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ee:	4a30      	ldr	r2, [pc, #192]	; (80048b0 <MX_GPIO_Init+0x118>)
 80047f0:	f043 0302 	orr.w	r3, r3, #2
 80047f4:	6313      	str	r3, [r2, #48]	; 0x30
 80047f6:	4b2e      	ldr	r3, [pc, #184]	; (80048b0 <MX_GPIO_Init+0x118>)
 80047f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047fa:	f003 0302 	and.w	r3, r3, #2
 80047fe:	60bb      	str	r3, [r7, #8]
 8004800:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004802:	2300      	movs	r3, #0
 8004804:	607b      	str	r3, [r7, #4]
 8004806:	4b2a      	ldr	r3, [pc, #168]	; (80048b0 <MX_GPIO_Init+0x118>)
 8004808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800480a:	4a29      	ldr	r2, [pc, #164]	; (80048b0 <MX_GPIO_Init+0x118>)
 800480c:	f043 0308 	orr.w	r3, r3, #8
 8004810:	6313      	str	r3, [r2, #48]	; 0x30
 8004812:	4b27      	ldr	r3, [pc, #156]	; (80048b0 <MX_GPIO_Init+0x118>)
 8004814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004816:	f003 0308 	and.w	r3, r3, #8
 800481a:	607b      	str	r3, [r7, #4]
 800481c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800481e:	2300      	movs	r3, #0
 8004820:	603b      	str	r3, [r7, #0]
 8004822:	4b23      	ldr	r3, [pc, #140]	; (80048b0 <MX_GPIO_Init+0x118>)
 8004824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004826:	4a22      	ldr	r2, [pc, #136]	; (80048b0 <MX_GPIO_Init+0x118>)
 8004828:	f043 0304 	orr.w	r3, r3, #4
 800482c:	6313      	str	r3, [r2, #48]	; 0x30
 800482e:	4b20      	ldr	r3, [pc, #128]	; (80048b0 <MX_GPIO_Init+0x118>)
 8004830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004832:	f003 0304 	and.w	r3, r3, #4
 8004836:	603b      	str	r3, [r7, #0]
 8004838:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
 800483a:	2200      	movs	r2, #0
 800483c:	f24f 0110 	movw	r1, #61456	; 0xf010
 8004840:	481c      	ldr	r0, [pc, #112]	; (80048b4 <MX_GPIO_Init+0x11c>)
 8004842:	f002 fb5b 	bl	8006efc <HAL_GPIO_WritePin>
                          |GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pins : PB11 PB12 PB13 PB14 
                           PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
 8004846:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800484a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800484c:	4b1a      	ldr	r3, [pc, #104]	; (80048b8 <MX_GPIO_Init+0x120>)
 800484e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004850:	2301      	movs	r3, #1
 8004852:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004854:	f107 0314 	add.w	r3, r7, #20
 8004858:	4619      	mov	r1, r3
 800485a:	4818      	ldr	r0, [pc, #96]	; (80048bc <MX_GPIO_Init+0x124>)
 800485c:	f002 f99c 	bl	8006b98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004860:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004864:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004866:	2300      	movs	r3, #0
 8004868:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800486a:	2300      	movs	r3, #0
 800486c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800486e:	f107 0314 	add.w	r3, r7, #20
 8004872:	4619      	mov	r1, r3
 8004874:	480f      	ldr	r0, [pc, #60]	; (80048b4 <MX_GPIO_Init+0x11c>)
 8004876:	f002 f98f 	bl	8006b98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 
                           PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
 800487a:	f24f 0310 	movw	r3, #61456	; 0xf010
 800487e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004880:	2301      	movs	r3, #1
 8004882:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004884:	2300      	movs	r3, #0
 8004886:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004888:	2300      	movs	r3, #0
 800488a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800488c:	f107 0314 	add.w	r3, r7, #20
 8004890:	4619      	mov	r1, r3
 8004892:	4808      	ldr	r0, [pc, #32]	; (80048b4 <MX_GPIO_Init+0x11c>)
 8004894:	f002 f980 	bl	8006b98 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8004898:	2200      	movs	r2, #0
 800489a:	2101      	movs	r1, #1
 800489c:	2028      	movs	r0, #40	; 0x28
 800489e:	f001 fc4e 	bl	800613e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80048a2:	2028      	movs	r0, #40	; 0x28
 80048a4:	f001 fc67 	bl	8006176 <HAL_NVIC_EnableIRQ>

}
 80048a8:	bf00      	nop
 80048aa:	3728      	adds	r7, #40	; 0x28
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}
 80048b0:	40023800 	.word	0x40023800
 80048b4:	40020c00 	.word	0x40020c00
 80048b8:	10310000 	.word	0x10310000
 80048bc:	40020400 	.word	0x40020400

080048c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80048c0:	b480      	push	{r7}
 80048c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80048c4:	bf00      	nop
 80048c6:	46bd      	mov	sp, r7
 80048c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048cc:	4770      	bx	lr
	...

080048d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b083      	sub	sp, #12
 80048d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048d6:	2300      	movs	r3, #0
 80048d8:	607b      	str	r3, [r7, #4]
 80048da:	4b10      	ldr	r3, [pc, #64]	; (800491c <HAL_MspInit+0x4c>)
 80048dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048de:	4a0f      	ldr	r2, [pc, #60]	; (800491c <HAL_MspInit+0x4c>)
 80048e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80048e4:	6453      	str	r3, [r2, #68]	; 0x44
 80048e6:	4b0d      	ldr	r3, [pc, #52]	; (800491c <HAL_MspInit+0x4c>)
 80048e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048ee:	607b      	str	r3, [r7, #4]
 80048f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80048f2:	2300      	movs	r3, #0
 80048f4:	603b      	str	r3, [r7, #0]
 80048f6:	4b09      	ldr	r3, [pc, #36]	; (800491c <HAL_MspInit+0x4c>)
 80048f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fa:	4a08      	ldr	r2, [pc, #32]	; (800491c <HAL_MspInit+0x4c>)
 80048fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004900:	6413      	str	r3, [r2, #64]	; 0x40
 8004902:	4b06      	ldr	r3, [pc, #24]	; (800491c <HAL_MspInit+0x4c>)
 8004904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004906:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800490a:	603b      	str	r3, [r7, #0]
 800490c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800490e:	bf00      	nop
 8004910:	370c      	adds	r7, #12
 8004912:	46bd      	mov	sp, r7
 8004914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004918:	4770      	bx	lr
 800491a:	bf00      	nop
 800491c:	40023800 	.word	0x40023800

08004920 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b08a      	sub	sp, #40	; 0x28
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004928:	f107 0314 	add.w	r3, r7, #20
 800492c:	2200      	movs	r2, #0
 800492e:	601a      	str	r2, [r3, #0]
 8004930:	605a      	str	r2, [r3, #4]
 8004932:	609a      	str	r2, [r3, #8]
 8004934:	60da      	str	r2, [r3, #12]
 8004936:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a33      	ldr	r2, [pc, #204]	; (8004a0c <HAL_ADC_MspInit+0xec>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d15f      	bne.n	8004a02 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004942:	2300      	movs	r3, #0
 8004944:	613b      	str	r3, [r7, #16]
 8004946:	4b32      	ldr	r3, [pc, #200]	; (8004a10 <HAL_ADC_MspInit+0xf0>)
 8004948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800494a:	4a31      	ldr	r2, [pc, #196]	; (8004a10 <HAL_ADC_MspInit+0xf0>)
 800494c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004950:	6453      	str	r3, [r2, #68]	; 0x44
 8004952:	4b2f      	ldr	r3, [pc, #188]	; (8004a10 <HAL_ADC_MspInit+0xf0>)
 8004954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800495a:	613b      	str	r3, [r7, #16]
 800495c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800495e:	2300      	movs	r3, #0
 8004960:	60fb      	str	r3, [r7, #12]
 8004962:	4b2b      	ldr	r3, [pc, #172]	; (8004a10 <HAL_ADC_MspInit+0xf0>)
 8004964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004966:	4a2a      	ldr	r2, [pc, #168]	; (8004a10 <HAL_ADC_MspInit+0xf0>)
 8004968:	f043 0301 	orr.w	r3, r3, #1
 800496c:	6313      	str	r3, [r2, #48]	; 0x30
 800496e:	4b28      	ldr	r3, [pc, #160]	; (8004a10 <HAL_ADC_MspInit+0xf0>)
 8004970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004972:	f003 0301 	and.w	r3, r3, #1
 8004976:	60fb      	str	r3, [r7, #12]
 8004978:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800497a:	2308      	movs	r3, #8
 800497c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800497e:	2303      	movs	r3, #3
 8004980:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004982:	2300      	movs	r3, #0
 8004984:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004986:	f107 0314 	add.w	r3, r7, #20
 800498a:	4619      	mov	r1, r3
 800498c:	4821      	ldr	r0, [pc, #132]	; (8004a14 <HAL_ADC_MspInit+0xf4>)
 800498e:	f002 f903 	bl	8006b98 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8004992:	4b21      	ldr	r3, [pc, #132]	; (8004a18 <HAL_ADC_MspInit+0xf8>)
 8004994:	4a21      	ldr	r2, [pc, #132]	; (8004a1c <HAL_ADC_MspInit+0xfc>)
 8004996:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004998:	4b1f      	ldr	r3, [pc, #124]	; (8004a18 <HAL_ADC_MspInit+0xf8>)
 800499a:	2200      	movs	r2, #0
 800499c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800499e:	4b1e      	ldr	r3, [pc, #120]	; (8004a18 <HAL_ADC_MspInit+0xf8>)
 80049a0:	2200      	movs	r2, #0
 80049a2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80049a4:	4b1c      	ldr	r3, [pc, #112]	; (8004a18 <HAL_ADC_MspInit+0xf8>)
 80049a6:	2200      	movs	r2, #0
 80049a8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80049aa:	4b1b      	ldr	r3, [pc, #108]	; (8004a18 <HAL_ADC_MspInit+0xf8>)
 80049ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80049b0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80049b2:	4b19      	ldr	r3, [pc, #100]	; (8004a18 <HAL_ADC_MspInit+0xf8>)
 80049b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80049b8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80049ba:	4b17      	ldr	r3, [pc, #92]	; (8004a18 <HAL_ADC_MspInit+0xf8>)
 80049bc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80049c0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80049c2:	4b15      	ldr	r3, [pc, #84]	; (8004a18 <HAL_ADC_MspInit+0xf8>)
 80049c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80049c8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80049ca:	4b13      	ldr	r3, [pc, #76]	; (8004a18 <HAL_ADC_MspInit+0xf8>)
 80049cc:	2200      	movs	r2, #0
 80049ce:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80049d0:	4b11      	ldr	r3, [pc, #68]	; (8004a18 <HAL_ADC_MspInit+0xf8>)
 80049d2:	2200      	movs	r2, #0
 80049d4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80049d6:	4810      	ldr	r0, [pc, #64]	; (8004a18 <HAL_ADC_MspInit+0xf8>)
 80049d8:	f001 fd40 	bl	800645c <HAL_DMA_Init>
 80049dc:	4603      	mov	r3, r0
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d001      	beq.n	80049e6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80049e2:	f7ff ff6d 	bl	80048c0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4a0b      	ldr	r2, [pc, #44]	; (8004a18 <HAL_ADC_MspInit+0xf8>)
 80049ea:	639a      	str	r2, [r3, #56]	; 0x38
 80049ec:	4a0a      	ldr	r2, [pc, #40]	; (8004a18 <HAL_ADC_MspInit+0xf8>)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80049f2:	2200      	movs	r2, #0
 80049f4:	2100      	movs	r1, #0
 80049f6:	2012      	movs	r0, #18
 80049f8:	f001 fba1 	bl	800613e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80049fc:	2012      	movs	r0, #18
 80049fe:	f001 fbba 	bl	8006176 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004a02:	bf00      	nop
 8004a04:	3728      	adds	r7, #40	; 0x28
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
 8004a0a:	bf00      	nop
 8004a0c:	40012000 	.word	0x40012000
 8004a10:	40023800 	.word	0x40023800
 8004a14:	40020000 	.word	0x40020000
 8004a18:	20000b6c 	.word	0x20000b6c
 8004a1c:	40026410 	.word	0x40026410

08004a20 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b08a      	sub	sp, #40	; 0x28
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a28:	f107 0314 	add.w	r3, r7, #20
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	601a      	str	r2, [r3, #0]
 8004a30:	605a      	str	r2, [r3, #4]
 8004a32:	609a      	str	r2, [r3, #8]
 8004a34:	60da      	str	r2, [r3, #12]
 8004a36:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a1b      	ldr	r2, [pc, #108]	; (8004aac <HAL_DAC_MspInit+0x8c>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d12f      	bne.n	8004aa2 <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8004a42:	2300      	movs	r3, #0
 8004a44:	613b      	str	r3, [r7, #16]
 8004a46:	4b1a      	ldr	r3, [pc, #104]	; (8004ab0 <HAL_DAC_MspInit+0x90>)
 8004a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a4a:	4a19      	ldr	r2, [pc, #100]	; (8004ab0 <HAL_DAC_MspInit+0x90>)
 8004a4c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004a50:	6413      	str	r3, [r2, #64]	; 0x40
 8004a52:	4b17      	ldr	r3, [pc, #92]	; (8004ab0 <HAL_DAC_MspInit+0x90>)
 8004a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a56:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004a5a:	613b      	str	r3, [r7, #16]
 8004a5c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a5e:	2300      	movs	r3, #0
 8004a60:	60fb      	str	r3, [r7, #12]
 8004a62:	4b13      	ldr	r3, [pc, #76]	; (8004ab0 <HAL_DAC_MspInit+0x90>)
 8004a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a66:	4a12      	ldr	r2, [pc, #72]	; (8004ab0 <HAL_DAC_MspInit+0x90>)
 8004a68:	f043 0301 	orr.w	r3, r3, #1
 8004a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8004a6e:	4b10      	ldr	r3, [pc, #64]	; (8004ab0 <HAL_DAC_MspInit+0x90>)
 8004a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a72:	f003 0301 	and.w	r3, r3, #1
 8004a76:	60fb      	str	r3, [r7, #12]
 8004a78:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration    
    PA5     ------> DAC_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004a7a:	2320      	movs	r3, #32
 8004a7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a82:	2300      	movs	r3, #0
 8004a84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a86:	f107 0314 	add.w	r3, r7, #20
 8004a8a:	4619      	mov	r1, r3
 8004a8c:	4809      	ldr	r0, [pc, #36]	; (8004ab4 <HAL_DAC_MspInit+0x94>)
 8004a8e:	f002 f883 	bl	8006b98 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004a92:	2200      	movs	r2, #0
 8004a94:	2100      	movs	r1, #0
 8004a96:	2036      	movs	r0, #54	; 0x36
 8004a98:	f001 fb51 	bl	800613e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004a9c:	2036      	movs	r0, #54	; 0x36
 8004a9e:	f001 fb6a 	bl	8006176 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8004aa2:	bf00      	nop
 8004aa4:	3728      	adds	r7, #40	; 0x28
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}
 8004aaa:	bf00      	nop
 8004aac:	40007400 	.word	0x40007400
 8004ab0:	40023800 	.word	0x40023800
 8004ab4:	40020000 	.word	0x40020000

08004ab8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b08c      	sub	sp, #48	; 0x30
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ac0:	f107 031c 	add.w	r3, r7, #28
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	601a      	str	r2, [r3, #0]
 8004ac8:	605a      	str	r2, [r3, #4]
 8004aca:	609a      	str	r2, [r3, #8]
 8004acc:	60da      	str	r2, [r3, #12]
 8004ace:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a4a      	ldr	r2, [pc, #296]	; (8004c00 <HAL_I2C_MspInit+0x148>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d12d      	bne.n	8004b36 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ada:	2300      	movs	r3, #0
 8004adc:	61bb      	str	r3, [r7, #24]
 8004ade:	4b49      	ldr	r3, [pc, #292]	; (8004c04 <HAL_I2C_MspInit+0x14c>)
 8004ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ae2:	4a48      	ldr	r2, [pc, #288]	; (8004c04 <HAL_I2C_MspInit+0x14c>)
 8004ae4:	f043 0302 	orr.w	r3, r3, #2
 8004ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8004aea:	4b46      	ldr	r3, [pc, #280]	; (8004c04 <HAL_I2C_MspInit+0x14c>)
 8004aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aee:	f003 0302 	and.w	r3, r3, #2
 8004af2:	61bb      	str	r3, [r7, #24]
 8004af4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8004af6:	f44f 7310 	mov.w	r3, #576	; 0x240
 8004afa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004afc:	2312      	movs	r3, #18
 8004afe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b00:	2301      	movs	r3, #1
 8004b02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b04:	2303      	movs	r3, #3
 8004b06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004b08:	2304      	movs	r3, #4
 8004b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b0c:	f107 031c 	add.w	r3, r7, #28
 8004b10:	4619      	mov	r1, r3
 8004b12:	483d      	ldr	r0, [pc, #244]	; (8004c08 <HAL_I2C_MspInit+0x150>)
 8004b14:	f002 f840 	bl	8006b98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004b18:	2300      	movs	r3, #0
 8004b1a:	617b      	str	r3, [r7, #20]
 8004b1c:	4b39      	ldr	r3, [pc, #228]	; (8004c04 <HAL_I2C_MspInit+0x14c>)
 8004b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b20:	4a38      	ldr	r2, [pc, #224]	; (8004c04 <HAL_I2C_MspInit+0x14c>)
 8004b22:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004b26:	6413      	str	r3, [r2, #64]	; 0x40
 8004b28:	4b36      	ldr	r3, [pc, #216]	; (8004c04 <HAL_I2C_MspInit+0x14c>)
 8004b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b30:	617b      	str	r3, [r7, #20]
 8004b32:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8004b34:	e060      	b.n	8004bf8 <HAL_I2C_MspInit+0x140>
  else if(hi2c->Instance==I2C3)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a34      	ldr	r2, [pc, #208]	; (8004c0c <HAL_I2C_MspInit+0x154>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d15b      	bne.n	8004bf8 <HAL_I2C_MspInit+0x140>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b40:	2300      	movs	r3, #0
 8004b42:	613b      	str	r3, [r7, #16]
 8004b44:	4b2f      	ldr	r3, [pc, #188]	; (8004c04 <HAL_I2C_MspInit+0x14c>)
 8004b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b48:	4a2e      	ldr	r2, [pc, #184]	; (8004c04 <HAL_I2C_MspInit+0x14c>)
 8004b4a:	f043 0304 	orr.w	r3, r3, #4
 8004b4e:	6313      	str	r3, [r2, #48]	; 0x30
 8004b50:	4b2c      	ldr	r3, [pc, #176]	; (8004c04 <HAL_I2C_MspInit+0x14c>)
 8004b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b54:	f003 0304 	and.w	r3, r3, #4
 8004b58:	613b      	str	r3, [r7, #16]
 8004b5a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	60fb      	str	r3, [r7, #12]
 8004b60:	4b28      	ldr	r3, [pc, #160]	; (8004c04 <HAL_I2C_MspInit+0x14c>)
 8004b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b64:	4a27      	ldr	r2, [pc, #156]	; (8004c04 <HAL_I2C_MspInit+0x14c>)
 8004b66:	f043 0301 	orr.w	r3, r3, #1
 8004b6a:	6313      	str	r3, [r2, #48]	; 0x30
 8004b6c:	4b25      	ldr	r3, [pc, #148]	; (8004c04 <HAL_I2C_MspInit+0x14c>)
 8004b6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b70:	f003 0301 	and.w	r3, r3, #1
 8004b74:	60fb      	str	r3, [r7, #12]
 8004b76:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004b78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b7e:	2312      	movs	r3, #18
 8004b80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b82:	2301      	movs	r3, #1
 8004b84:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b86:	2303      	movs	r3, #3
 8004b88:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004b8a:	2304      	movs	r3, #4
 8004b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b8e:	f107 031c 	add.w	r3, r7, #28
 8004b92:	4619      	mov	r1, r3
 8004b94:	481e      	ldr	r0, [pc, #120]	; (8004c10 <HAL_I2C_MspInit+0x158>)
 8004b96:	f001 ffff 	bl	8006b98 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004b9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004b9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004ba0:	2312      	movs	r3, #18
 8004ba2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004bac:	2304      	movs	r3, #4
 8004bae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bb0:	f107 031c 	add.w	r3, r7, #28
 8004bb4:	4619      	mov	r1, r3
 8004bb6:	4817      	ldr	r0, [pc, #92]	; (8004c14 <HAL_I2C_MspInit+0x15c>)
 8004bb8:	f001 ffee 	bl	8006b98 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	60bb      	str	r3, [r7, #8]
 8004bc0:	4b10      	ldr	r3, [pc, #64]	; (8004c04 <HAL_I2C_MspInit+0x14c>)
 8004bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc4:	4a0f      	ldr	r2, [pc, #60]	; (8004c04 <HAL_I2C_MspInit+0x14c>)
 8004bc6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004bca:	6413      	str	r3, [r2, #64]	; 0x40
 8004bcc:	4b0d      	ldr	r3, [pc, #52]	; (8004c04 <HAL_I2C_MspInit+0x14c>)
 8004bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004bd4:	60bb      	str	r3, [r7, #8]
 8004bd6:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 8004bd8:	2200      	movs	r2, #0
 8004bda:	2100      	movs	r1, #0
 8004bdc:	2048      	movs	r0, #72	; 0x48
 8004bde:	f001 faae 	bl	800613e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8004be2:	2048      	movs	r0, #72	; 0x48
 8004be4:	f001 fac7 	bl	8006176 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 8004be8:	2200      	movs	r2, #0
 8004bea:	2100      	movs	r1, #0
 8004bec:	2049      	movs	r0, #73	; 0x49
 8004bee:	f001 faa6 	bl	800613e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8004bf2:	2049      	movs	r0, #73	; 0x49
 8004bf4:	f001 fabf 	bl	8006176 <HAL_NVIC_EnableIRQ>
}
 8004bf8:	bf00      	nop
 8004bfa:	3730      	adds	r7, #48	; 0x30
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}
 8004c00:	40005400 	.word	0x40005400
 8004c04:	40023800 	.word	0x40023800
 8004c08:	40020400 	.word	0x40020400
 8004c0c:	40005c00 	.word	0x40005c00
 8004c10:	40020800 	.word	0x40020800
 8004c14:	40020000 	.word	0x40020000

08004c18 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b08a      	sub	sp, #40	; 0x28
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c20:	f107 0314 	add.w	r3, r7, #20
 8004c24:	2200      	movs	r2, #0
 8004c26:	601a      	str	r2, [r3, #0]
 8004c28:	605a      	str	r2, [r3, #4]
 8004c2a:	609a      	str	r2, [r3, #8]
 8004c2c:	60da      	str	r2, [r3, #12]
 8004c2e:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a40      	ldr	r2, [pc, #256]	; (8004d38 <HAL_I2S_MspInit+0x120>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d17a      	bne.n	8004d30 <HAL_I2S_MspInit+0x118>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	613b      	str	r3, [r7, #16]
 8004c3e:	4b3f      	ldr	r3, [pc, #252]	; (8004d3c <HAL_I2S_MspInit+0x124>)
 8004c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c42:	4a3e      	ldr	r2, [pc, #248]	; (8004d3c <HAL_I2S_MspInit+0x124>)
 8004c44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c48:	6413      	str	r3, [r2, #64]	; 0x40
 8004c4a:	4b3c      	ldr	r3, [pc, #240]	; (8004d3c <HAL_I2S_MspInit+0x124>)
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c52:	613b      	str	r3, [r7, #16]
 8004c54:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c56:	2300      	movs	r3, #0
 8004c58:	60fb      	str	r3, [r7, #12]
 8004c5a:	4b38      	ldr	r3, [pc, #224]	; (8004d3c <HAL_I2S_MspInit+0x124>)
 8004c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c5e:	4a37      	ldr	r2, [pc, #220]	; (8004d3c <HAL_I2S_MspInit+0x124>)
 8004c60:	f043 0301 	orr.w	r3, r3, #1
 8004c64:	6313      	str	r3, [r2, #48]	; 0x30
 8004c66:	4b35      	ldr	r3, [pc, #212]	; (8004d3c <HAL_I2S_MspInit+0x124>)
 8004c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c6a:	f003 0301 	and.w	r3, r3, #1
 8004c6e:	60fb      	str	r3, [r7, #12]
 8004c70:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c72:	2300      	movs	r3, #0
 8004c74:	60bb      	str	r3, [r7, #8]
 8004c76:	4b31      	ldr	r3, [pc, #196]	; (8004d3c <HAL_I2S_MspInit+0x124>)
 8004c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c7a:	4a30      	ldr	r2, [pc, #192]	; (8004d3c <HAL_I2S_MspInit+0x124>)
 8004c7c:	f043 0304 	orr.w	r3, r3, #4
 8004c80:	6313      	str	r3, [r2, #48]	; 0x30
 8004c82:	4b2e      	ldr	r3, [pc, #184]	; (8004d3c <HAL_I2S_MspInit+0x124>)
 8004c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c86:	f003 0304 	and.w	r3, r3, #4
 8004c8a:	60bb      	str	r3, [r7, #8]
 8004c8c:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004c8e:	2310      	movs	r3, #16
 8004c90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c92:	2302      	movs	r3, #2
 8004c94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c96:	2300      	movs	r3, #0
 8004c98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004c9e:	2306      	movs	r3, #6
 8004ca0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ca2:	f107 0314 	add.w	r3, r7, #20
 8004ca6:	4619      	mov	r1, r3
 8004ca8:	4825      	ldr	r0, [pc, #148]	; (8004d40 <HAL_I2S_MspInit+0x128>)
 8004caa:	f001 ff75 	bl	8006b98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 8004cae:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8004cb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cb4:	2302      	movs	r3, #2
 8004cb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004cc0:	2306      	movs	r3, #6
 8004cc2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004cc4:	f107 0314 	add.w	r3, r7, #20
 8004cc8:	4619      	mov	r1, r3
 8004cca:	481e      	ldr	r0, [pc, #120]	; (8004d44 <HAL_I2S_MspInit+0x12c>)
 8004ccc:	f001 ff64 	bl	8006b98 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8004cd0:	4b1d      	ldr	r3, [pc, #116]	; (8004d48 <HAL_I2S_MspInit+0x130>)
 8004cd2:	4a1e      	ldr	r2, [pc, #120]	; (8004d4c <HAL_I2S_MspInit+0x134>)
 8004cd4:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8004cd6:	4b1c      	ldr	r3, [pc, #112]	; (8004d48 <HAL_I2S_MspInit+0x130>)
 8004cd8:	2200      	movs	r2, #0
 8004cda:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004cdc:	4b1a      	ldr	r3, [pc, #104]	; (8004d48 <HAL_I2S_MspInit+0x130>)
 8004cde:	2240      	movs	r2, #64	; 0x40
 8004ce0:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ce2:	4b19      	ldr	r3, [pc, #100]	; (8004d48 <HAL_I2S_MspInit+0x130>)
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004ce8:	4b17      	ldr	r3, [pc, #92]	; (8004d48 <HAL_I2S_MspInit+0x130>)
 8004cea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004cee:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004cf0:	4b15      	ldr	r3, [pc, #84]	; (8004d48 <HAL_I2S_MspInit+0x130>)
 8004cf2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004cf6:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004cf8:	4b13      	ldr	r3, [pc, #76]	; (8004d48 <HAL_I2S_MspInit+0x130>)
 8004cfa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004cfe:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8004d00:	4b11      	ldr	r3, [pc, #68]	; (8004d48 <HAL_I2S_MspInit+0x130>)
 8004d02:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004d06:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004d08:	4b0f      	ldr	r3, [pc, #60]	; (8004d48 <HAL_I2S_MspInit+0x130>)
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004d0e:	4b0e      	ldr	r3, [pc, #56]	; (8004d48 <HAL_I2S_MspInit+0x130>)
 8004d10:	2200      	movs	r2, #0
 8004d12:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8004d14:	480c      	ldr	r0, [pc, #48]	; (8004d48 <HAL_I2S_MspInit+0x130>)
 8004d16:	f001 fba1 	bl	800645c <HAL_DMA_Init>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d001      	beq.n	8004d24 <HAL_I2S_MspInit+0x10c>
    {
      Error_Handler();
 8004d20:	f7ff fdce 	bl	80048c0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	4a08      	ldr	r2, [pc, #32]	; (8004d48 <HAL_I2S_MspInit+0x130>)
 8004d28:	639a      	str	r2, [r3, #56]	; 0x38
 8004d2a:	4a07      	ldr	r2, [pc, #28]	; (8004d48 <HAL_I2S_MspInit+0x130>)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8004d30:	bf00      	nop
 8004d32:	3728      	adds	r7, #40	; 0x28
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	40003c00 	.word	0x40003c00
 8004d3c:	40023800 	.word	0x40023800
 8004d40:	40020000 	.word	0x40020000
 8004d44:	40020800 	.word	0x40020800
 8004d48:	20000480 	.word	0x20000480
 8004d4c:	40026088 	.word	0x40026088

08004d50 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b08a      	sub	sp, #40	; 0x28
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d58:	f107 0314 	add.w	r3, r7, #20
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	601a      	str	r2, [r3, #0]
 8004d60:	605a      	str	r2, [r3, #4]
 8004d62:	609a      	str	r2, [r3, #8]
 8004d64:	60da      	str	r2, [r3, #12]
 8004d66:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a19      	ldr	r2, [pc, #100]	; (8004dd4 <HAL_SPI_MspInit+0x84>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d12b      	bne.n	8004dca <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004d72:	2300      	movs	r3, #0
 8004d74:	613b      	str	r3, [r7, #16]
 8004d76:	4b18      	ldr	r3, [pc, #96]	; (8004dd8 <HAL_SPI_MspInit+0x88>)
 8004d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d7a:	4a17      	ldr	r2, [pc, #92]	; (8004dd8 <HAL_SPI_MspInit+0x88>)
 8004d7c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004d80:	6453      	str	r3, [r2, #68]	; 0x44
 8004d82:	4b15      	ldr	r3, [pc, #84]	; (8004dd8 <HAL_SPI_MspInit+0x88>)
 8004d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d86:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d8a:	613b      	str	r3, [r7, #16]
 8004d8c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d8e:	2300      	movs	r3, #0
 8004d90:	60fb      	str	r3, [r7, #12]
 8004d92:	4b11      	ldr	r3, [pc, #68]	; (8004dd8 <HAL_SPI_MspInit+0x88>)
 8004d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d96:	4a10      	ldr	r2, [pc, #64]	; (8004dd8 <HAL_SPI_MspInit+0x88>)
 8004d98:	f043 0302 	orr.w	r3, r3, #2
 8004d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8004d9e:	4b0e      	ldr	r3, [pc, #56]	; (8004dd8 <HAL_SPI_MspInit+0x88>)
 8004da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da2:	f003 0302 	and.w	r3, r3, #2
 8004da6:	60fb      	str	r3, [r7, #12]
 8004da8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8004daa:	2338      	movs	r3, #56	; 0x38
 8004dac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dae:	2302      	movs	r3, #2
 8004db0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004db2:	2300      	movs	r3, #0
 8004db4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004db6:	2303      	movs	r3, #3
 8004db8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004dba:	2305      	movs	r3, #5
 8004dbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dbe:	f107 0314 	add.w	r3, r7, #20
 8004dc2:	4619      	mov	r1, r3
 8004dc4:	4805      	ldr	r0, [pc, #20]	; (8004ddc <HAL_SPI_MspInit+0x8c>)
 8004dc6:	f001 fee7 	bl	8006b98 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004dca:	bf00      	nop
 8004dcc:	3728      	adds	r7, #40	; 0x28
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	bf00      	nop
 8004dd4:	40013000 	.word	0x40013000
 8004dd8:	40023800 	.word	0x40023800
 8004ddc:	40020400 	.word	0x40020400

08004de0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b084      	sub	sp, #16
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a1c      	ldr	r2, [pc, #112]	; (8004e60 <HAL_TIM_Base_MspInit+0x80>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d116      	bne.n	8004e20 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004df2:	2300      	movs	r3, #0
 8004df4:	60fb      	str	r3, [r7, #12]
 8004df6:	4b1b      	ldr	r3, [pc, #108]	; (8004e64 <HAL_TIM_Base_MspInit+0x84>)
 8004df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dfa:	4a1a      	ldr	r2, [pc, #104]	; (8004e64 <HAL_TIM_Base_MspInit+0x84>)
 8004dfc:	f043 0304 	orr.w	r3, r3, #4
 8004e00:	6413      	str	r3, [r2, #64]	; 0x40
 8004e02:	4b18      	ldr	r3, [pc, #96]	; (8004e64 <HAL_TIM_Base_MspInit+0x84>)
 8004e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e06:	f003 0304 	and.w	r3, r3, #4
 8004e0a:	60fb      	str	r3, [r7, #12]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8004e0e:	2200      	movs	r2, #0
 8004e10:	2101      	movs	r1, #1
 8004e12:	201e      	movs	r0, #30
 8004e14:	f001 f993 	bl	800613e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004e18:	201e      	movs	r0, #30
 8004e1a:	f001 f9ac 	bl	8006176 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8004e1e:	e01a      	b.n	8004e56 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM6)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a10      	ldr	r2, [pc, #64]	; (8004e68 <HAL_TIM_Base_MspInit+0x88>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d115      	bne.n	8004e56 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	60bb      	str	r3, [r7, #8]
 8004e2e:	4b0d      	ldr	r3, [pc, #52]	; (8004e64 <HAL_TIM_Base_MspInit+0x84>)
 8004e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e32:	4a0c      	ldr	r2, [pc, #48]	; (8004e64 <HAL_TIM_Base_MspInit+0x84>)
 8004e34:	f043 0310 	orr.w	r3, r3, #16
 8004e38:	6413      	str	r3, [r2, #64]	; 0x40
 8004e3a:	4b0a      	ldr	r3, [pc, #40]	; (8004e64 <HAL_TIM_Base_MspInit+0x84>)
 8004e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3e:	f003 0310 	and.w	r3, r3, #16
 8004e42:	60bb      	str	r3, [r7, #8]
 8004e44:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004e46:	2200      	movs	r2, #0
 8004e48:	2100      	movs	r1, #0
 8004e4a:	2036      	movs	r0, #54	; 0x36
 8004e4c:	f001 f977 	bl	800613e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004e50:	2036      	movs	r0, #54	; 0x36
 8004e52:	f001 f990 	bl	8006176 <HAL_NVIC_EnableIRQ>
}
 8004e56:	bf00      	nop
 8004e58:	3710      	adds	r7, #16
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	40000800 	.word	0x40000800
 8004e64:	40023800 	.word	0x40023800
 8004e68:	40001000 	.word	0x40001000

08004e6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b08a      	sub	sp, #40	; 0x28
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e74:	f107 0314 	add.w	r3, r7, #20
 8004e78:	2200      	movs	r2, #0
 8004e7a:	601a      	str	r2, [r3, #0]
 8004e7c:	605a      	str	r2, [r3, #4]
 8004e7e:	609a      	str	r2, [r3, #8]
 8004e80:	60da      	str	r2, [r3, #12]
 8004e82:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a2c      	ldr	r2, [pc, #176]	; (8004f3c <HAL_UART_MspInit+0xd0>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d151      	bne.n	8004f32 <HAL_UART_MspInit+0xc6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004e8e:	2300      	movs	r3, #0
 8004e90:	613b      	str	r3, [r7, #16]
 8004e92:	4b2b      	ldr	r3, [pc, #172]	; (8004f40 <HAL_UART_MspInit+0xd4>)
 8004e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e96:	4a2a      	ldr	r2, [pc, #168]	; (8004f40 <HAL_UART_MspInit+0xd4>)
 8004e98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e9c:	6413      	str	r3, [r2, #64]	; 0x40
 8004e9e:	4b28      	ldr	r3, [pc, #160]	; (8004f40 <HAL_UART_MspInit+0xd4>)
 8004ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ea6:	613b      	str	r3, [r7, #16]
 8004ea8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004eaa:	2300      	movs	r3, #0
 8004eac:	60fb      	str	r3, [r7, #12]
 8004eae:	4b24      	ldr	r3, [pc, #144]	; (8004f40 <HAL_UART_MspInit+0xd4>)
 8004eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eb2:	4a23      	ldr	r2, [pc, #140]	; (8004f40 <HAL_UART_MspInit+0xd4>)
 8004eb4:	f043 0301 	orr.w	r3, r3, #1
 8004eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8004eba:	4b21      	ldr	r3, [pc, #132]	; (8004f40 <HAL_UART_MspInit+0xd4>)
 8004ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ebe:	f003 0301 	and.w	r3, r3, #1
 8004ec2:	60fb      	str	r3, [r7, #12]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	60bb      	str	r3, [r7, #8]
 8004eca:	4b1d      	ldr	r3, [pc, #116]	; (8004f40 <HAL_UART_MspInit+0xd4>)
 8004ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ece:	4a1c      	ldr	r2, [pc, #112]	; (8004f40 <HAL_UART_MspInit+0xd4>)
 8004ed0:	f043 0308 	orr.w	r3, r3, #8
 8004ed4:	6313      	str	r3, [r2, #48]	; 0x30
 8004ed6:	4b1a      	ldr	r3, [pc, #104]	; (8004f40 <HAL_UART_MspInit+0xd4>)
 8004ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eda:	f003 0308 	and.w	r3, r3, #8
 8004ede:	60bb      	str	r3, [r7, #8]
 8004ee0:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004ee2:	2304      	movs	r3, #4
 8004ee4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ee6:	2302      	movs	r3, #2
 8004ee8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eea:	2300      	movs	r3, #0
 8004eec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004eee:	2303      	movs	r3, #3
 8004ef0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004ef2:	2307      	movs	r3, #7
 8004ef4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ef6:	f107 0314 	add.w	r3, r7, #20
 8004efa:	4619      	mov	r1, r3
 8004efc:	4811      	ldr	r0, [pc, #68]	; (8004f44 <HAL_UART_MspInit+0xd8>)
 8004efe:	f001 fe4b 	bl	8006b98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004f02:	2340      	movs	r3, #64	; 0x40
 8004f04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f06:	2302      	movs	r3, #2
 8004f08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f0e:	2303      	movs	r3, #3
 8004f10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004f12:	2307      	movs	r3, #7
 8004f14:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004f16:	f107 0314 	add.w	r3, r7, #20
 8004f1a:	4619      	mov	r1, r3
 8004f1c:	480a      	ldr	r0, [pc, #40]	; (8004f48 <HAL_UART_MspInit+0xdc>)
 8004f1e:	f001 fe3b 	bl	8006b98 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8004f22:	2200      	movs	r2, #0
 8004f24:	2101      	movs	r1, #1
 8004f26:	2026      	movs	r0, #38	; 0x26
 8004f28:	f001 f909 	bl	800613e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004f2c:	2026      	movs	r0, #38	; 0x26
 8004f2e:	f001 f922 	bl	8006176 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004f32:	bf00      	nop
 8004f34:	3728      	adds	r7, #40	; 0x28
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop
 8004f3c:	40004400 	.word	0x40004400
 8004f40:	40023800 	.word	0x40023800
 8004f44:	40020000 	.word	0x40020000
 8004f48:	40020c00 	.word	0x40020c00

08004f4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004f50:	bf00      	nop
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr

08004f5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004f5a:	b480      	push	{r7}
 8004f5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004f5e:	e7fe      	b.n	8004f5e <HardFault_Handler+0x4>

08004f60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004f60:	b480      	push	{r7}
 8004f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004f64:	e7fe      	b.n	8004f64 <MemManage_Handler+0x4>

08004f66 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004f66:	b480      	push	{r7}
 8004f68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004f6a:	e7fe      	b.n	8004f6a <BusFault_Handler+0x4>

08004f6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004f70:	e7fe      	b.n	8004f70 <UsageFault_Handler+0x4>

08004f72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004f72:	b480      	push	{r7}
 8004f74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004f76:	bf00      	nop
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr

08004f80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004f80:	b480      	push	{r7}
 8004f82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004f84:	bf00      	nop
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr

08004f8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004f8e:	b480      	push	{r7}
 8004f90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004f92:	bf00      	nop
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr

08004f9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	sdcard_systick_timerproc();
 8004fa0:	f7fc fbce 	bl	8001740 <sdcard_systick_timerproc>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004fa4:	f000 f99a 	bl	80052dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004fa8:	bf00      	nop
 8004faa:	bd80      	pop	{r7, pc}

08004fac <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8004fb0:	4802      	ldr	r0, [pc, #8]	; (8004fbc <DMA1_Stream5_IRQHandler+0x10>)
 8004fb2:	f001 fb7b 	bl	80066ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004fb6:	bf00      	nop
 8004fb8:	bd80      	pop	{r7, pc}
 8004fba:	bf00      	nop
 8004fbc:	20000480 	.word	0x20000480

08004fc0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004fc4:	4802      	ldr	r0, [pc, #8]	; (8004fd0 <ADC_IRQHandler+0x10>)
 8004fc6:	f000 fad5 	bl	8005574 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8004fca:	bf00      	nop
 8004fcc:	bd80      	pop	{r7, pc}
 8004fce:	bf00      	nop
 8004fd0:	20000708 	.word	0x20000708

08004fd4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004fd8:	4802      	ldr	r0, [pc, #8]	; (8004fe4 <TIM4_IRQHandler+0x10>)
 8004fda:	f005 fed9 	bl	800ad90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004fde:	bf00      	nop
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	bf00      	nop
 8004fe4:	200003c4 	.word	0x200003c4

08004fe8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004fec:	4802      	ldr	r0, [pc, #8]	; (8004ff8 <USART2_IRQHandler+0x10>)
 8004fee:	f006 fb69 	bl	800b6c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004ff2:	bf00      	nop
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	20001098 	.word	0x20001098

08004ffc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8005000:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005004:	f001 ffae 	bl	8006f64 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8005008:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800500c:	f001 ffaa 	bl	8006f64 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8005010:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005014:	f001 ffa6 	bl	8006f64 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8005018:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800501c:	f001 ffa2 	bl	8006f64 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8005020:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005024:	f001 ff9e 	bl	8006f64 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005028:	bf00      	nop
 800502a:	bd80      	pop	{r7, pc}

0800502c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8005030:	4803      	ldr	r0, [pc, #12]	; (8005040 <TIM6_DAC_IRQHandler+0x14>)
 8005032:	f001 f942 	bl	80062ba <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8005036:	4803      	ldr	r0, [pc, #12]	; (8005044 <TIM6_DAC_IRQHandler+0x18>)
 8005038:	f005 feaa 	bl	800ad90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800503c:	bf00      	nop
 800503e:	bd80      	pop	{r7, pc}
 8005040:	20000b58 	.word	0x20000b58
 8005044:	20000bcc 	.word	0x20000bcc

08005048 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800504c:	4802      	ldr	r0, [pc, #8]	; (8005058 <DMA2_Stream0_IRQHandler+0x10>)
 800504e:	f001 fb2d 	bl	80066ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8005052:	bf00      	nop
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	20000b6c 	.word	0x20000b6c

0800505c <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8005060:	4802      	ldr	r0, [pc, #8]	; (800506c <I2C3_EV_IRQHandler+0x10>)
 8005062:	f002 f9cd 	bl	8007400 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8005066:	bf00      	nop
 8005068:	bd80      	pop	{r7, pc}
 800506a:	bf00      	nop
 800506c:	20000370 	.word	0x20000370

08005070 <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 8005074:	4802      	ldr	r0, [pc, #8]	; (8005080 <I2C3_ER_IRQHandler+0x10>)
 8005076:	f002 fb29 	bl	80076cc <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 800507a:	bf00      	nop
 800507c:	bd80      	pop	{r7, pc}
 800507e:	bf00      	nop
 8005080:	20000370 	.word	0x20000370

08005084 <_read>:
 8005084:	b580      	push	{r7, lr}
 8005086:	b086      	sub	sp, #24
 8005088:	af00      	add	r7, sp, #0
 800508a:	60f8      	str	r0, [r7, #12]
 800508c:	60b9      	str	r1, [r7, #8]
 800508e:	607a      	str	r2, [r7, #4]
 8005090:	2300      	movs	r3, #0
 8005092:	617b      	str	r3, [r7, #20]
 8005094:	e00a      	b.n	80050ac <_read+0x28>
 8005096:	f3af 8000 	nop.w
 800509a:	4601      	mov	r1, r0
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	1c5a      	adds	r2, r3, #1
 80050a0:	60ba      	str	r2, [r7, #8]
 80050a2:	b2ca      	uxtb	r2, r1
 80050a4:	701a      	strb	r2, [r3, #0]
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	3301      	adds	r3, #1
 80050aa:	617b      	str	r3, [r7, #20]
 80050ac:	697a      	ldr	r2, [r7, #20]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	429a      	cmp	r2, r3
 80050b2:	dbf0      	blt.n	8005096 <_read+0x12>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	4618      	mov	r0, r3
 80050b8:	3718      	adds	r7, #24
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}

080050be <_write>:
 80050be:	b580      	push	{r7, lr}
 80050c0:	b086      	sub	sp, #24
 80050c2:	af00      	add	r7, sp, #0
 80050c4:	60f8      	str	r0, [r7, #12]
 80050c6:	60b9      	str	r1, [r7, #8]
 80050c8:	607a      	str	r2, [r7, #4]
 80050ca:	2300      	movs	r3, #0
 80050cc:	617b      	str	r3, [r7, #20]
 80050ce:	e009      	b.n	80050e4 <_write+0x26>
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	1c5a      	adds	r2, r3, #1
 80050d4:	60ba      	str	r2, [r7, #8]
 80050d6:	781b      	ldrb	r3, [r3, #0]
 80050d8:	4618      	mov	r0, r3
 80050da:	f3af 8000 	nop.w
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	3301      	adds	r3, #1
 80050e2:	617b      	str	r3, [r7, #20]
 80050e4:	697a      	ldr	r2, [r7, #20]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	429a      	cmp	r2, r3
 80050ea:	dbf1      	blt.n	80050d0 <_write+0x12>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	4618      	mov	r0, r3
 80050f0:	3718      	adds	r7, #24
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}

080050f6 <_close>:
 80050f6:	b480      	push	{r7}
 80050f8:	b083      	sub	sp, #12
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	6078      	str	r0, [r7, #4]
 80050fe:	f04f 33ff 	mov.w	r3, #4294967295
 8005102:	4618      	mov	r0, r3
 8005104:	370c      	adds	r7, #12
 8005106:	46bd      	mov	sp, r7
 8005108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510c:	4770      	bx	lr

0800510e <_fstat>:
 800510e:	b480      	push	{r7}
 8005110:	b083      	sub	sp, #12
 8005112:	af00      	add	r7, sp, #0
 8005114:	6078      	str	r0, [r7, #4]
 8005116:	6039      	str	r1, [r7, #0]
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800511e:	605a      	str	r2, [r3, #4]
 8005120:	2300      	movs	r3, #0
 8005122:	4618      	mov	r0, r3
 8005124:	370c      	adds	r7, #12
 8005126:	46bd      	mov	sp, r7
 8005128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512c:	4770      	bx	lr

0800512e <_isatty>:
 800512e:	b480      	push	{r7}
 8005130:	b083      	sub	sp, #12
 8005132:	af00      	add	r7, sp, #0
 8005134:	6078      	str	r0, [r7, #4]
 8005136:	2301      	movs	r3, #1
 8005138:	4618      	mov	r0, r3
 800513a:	370c      	adds	r7, #12
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr

08005144 <_lseek>:
 8005144:	b480      	push	{r7}
 8005146:	b085      	sub	sp, #20
 8005148:	af00      	add	r7, sp, #0
 800514a:	60f8      	str	r0, [r7, #12]
 800514c:	60b9      	str	r1, [r7, #8]
 800514e:	607a      	str	r2, [r7, #4]
 8005150:	2300      	movs	r3, #0
 8005152:	4618      	mov	r0, r3
 8005154:	3714      	adds	r7, #20
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr
	...

08005160 <_sbrk>:
 8005160:	b580      	push	{r7, lr}
 8005162:	b084      	sub	sp, #16
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
 8005168:	4b11      	ldr	r3, [pc, #68]	; (80051b0 <_sbrk+0x50>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d102      	bne.n	8005176 <_sbrk+0x16>
 8005170:	4b0f      	ldr	r3, [pc, #60]	; (80051b0 <_sbrk+0x50>)
 8005172:	4a10      	ldr	r2, [pc, #64]	; (80051b4 <_sbrk+0x54>)
 8005174:	601a      	str	r2, [r3, #0]
 8005176:	4b0e      	ldr	r3, [pc, #56]	; (80051b0 <_sbrk+0x50>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	60fb      	str	r3, [r7, #12]
 800517c:	4b0c      	ldr	r3, [pc, #48]	; (80051b0 <_sbrk+0x50>)
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	4413      	add	r3, r2
 8005184:	466a      	mov	r2, sp
 8005186:	4293      	cmp	r3, r2
 8005188:	d907      	bls.n	800519a <_sbrk+0x3a>
 800518a:	f007 f84d 	bl	800c228 <__errno>
 800518e:	4602      	mov	r2, r0
 8005190:	230c      	movs	r3, #12
 8005192:	6013      	str	r3, [r2, #0]
 8005194:	f04f 33ff 	mov.w	r3, #4294967295
 8005198:	e006      	b.n	80051a8 <_sbrk+0x48>
 800519a:	4b05      	ldr	r3, [pc, #20]	; (80051b0 <_sbrk+0x50>)
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	4413      	add	r3, r2
 80051a2:	4a03      	ldr	r2, [pc, #12]	; (80051b0 <_sbrk+0x50>)
 80051a4:	6013      	str	r3, [r2, #0]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	4618      	mov	r0, r3
 80051aa:	3710      	adds	r7, #16
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	20000354 	.word	0x20000354
 80051b4:	20001130 	.word	0x20001130

080051b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80051b8:	b480      	push	{r7}
 80051ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80051bc:	4b08      	ldr	r3, [pc, #32]	; (80051e0 <SystemInit+0x28>)
 80051be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051c2:	4a07      	ldr	r2, [pc, #28]	; (80051e0 <SystemInit+0x28>)
 80051c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80051c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80051cc:	4b04      	ldr	r3, [pc, #16]	; (80051e0 <SystemInit+0x28>)
 80051ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80051d2:	609a      	str	r2, [r3, #8]
#endif
}
 80051d4:	bf00      	nop
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr
 80051de:	bf00      	nop
 80051e0:	e000ed00 	.word	0xe000ed00

080051e4 <Reset_Handler>:
 80051e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800521c <LoopFillZerobss+0x14>
 80051e8:	2100      	movs	r1, #0
 80051ea:	e003      	b.n	80051f4 <LoopCopyDataInit>

080051ec <CopyDataInit>:
 80051ec:	4b0c      	ldr	r3, [pc, #48]	; (8005220 <LoopFillZerobss+0x18>)
 80051ee:	585b      	ldr	r3, [r3, r1]
 80051f0:	5043      	str	r3, [r0, r1]
 80051f2:	3104      	adds	r1, #4

080051f4 <LoopCopyDataInit>:
 80051f4:	480b      	ldr	r0, [pc, #44]	; (8005224 <LoopFillZerobss+0x1c>)
 80051f6:	4b0c      	ldr	r3, [pc, #48]	; (8005228 <LoopFillZerobss+0x20>)
 80051f8:	1842      	adds	r2, r0, r1
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d3f6      	bcc.n	80051ec <CopyDataInit>
 80051fe:	4a0b      	ldr	r2, [pc, #44]	; (800522c <LoopFillZerobss+0x24>)
 8005200:	e002      	b.n	8005208 <LoopFillZerobss>

08005202 <FillZerobss>:
 8005202:	2300      	movs	r3, #0
 8005204:	f842 3b04 	str.w	r3, [r2], #4

08005208 <LoopFillZerobss>:
 8005208:	4b09      	ldr	r3, [pc, #36]	; (8005230 <LoopFillZerobss+0x28>)
 800520a:	429a      	cmp	r2, r3
 800520c:	d3f9      	bcc.n	8005202 <FillZerobss>
 800520e:	f7ff ffd3 	bl	80051b8 <SystemInit>
 8005212:	f007 f80f 	bl	800c234 <__libc_init_array>
 8005216:	f7fe ffa3 	bl	8004160 <main>
 800521a:	4770      	bx	lr
 800521c:	20020000 	.word	0x20020000
 8005220:	0800cc4c 	.word	0x0800cc4c
 8005224:	20000000 	.word	0x20000000
 8005228:	200000d4 	.word	0x200000d4
 800522c:	200000d8 	.word	0x200000d8
 8005230:	20001130 	.word	0x20001130

08005234 <CAN1_RX0_IRQHandler>:
 8005234:	e7fe      	b.n	8005234 <CAN1_RX0_IRQHandler>
	...

08005238 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800523c:	4b0e      	ldr	r3, [pc, #56]	; (8005278 <HAL_Init+0x40>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a0d      	ldr	r2, [pc, #52]	; (8005278 <HAL_Init+0x40>)
 8005242:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005246:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005248:	4b0b      	ldr	r3, [pc, #44]	; (8005278 <HAL_Init+0x40>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a0a      	ldr	r2, [pc, #40]	; (8005278 <HAL_Init+0x40>)
 800524e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005252:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005254:	4b08      	ldr	r3, [pc, #32]	; (8005278 <HAL_Init+0x40>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a07      	ldr	r2, [pc, #28]	; (8005278 <HAL_Init+0x40>)
 800525a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800525e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005260:	2003      	movs	r0, #3
 8005262:	f000 ff61 	bl	8006128 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005266:	2000      	movs	r0, #0
 8005268:	f000 f808 	bl	800527c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800526c:	f7ff fb30 	bl	80048d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005270:	2300      	movs	r3, #0
}
 8005272:	4618      	mov	r0, r3
 8005274:	bd80      	pop	{r7, pc}
 8005276:	bf00      	nop
 8005278:	40023c00 	.word	0x40023c00

0800527c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b082      	sub	sp, #8
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005284:	4b12      	ldr	r3, [pc, #72]	; (80052d0 <HAL_InitTick+0x54>)
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	4b12      	ldr	r3, [pc, #72]	; (80052d4 <HAL_InitTick+0x58>)
 800528a:	781b      	ldrb	r3, [r3, #0]
 800528c:	4619      	mov	r1, r3
 800528e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005292:	fbb3 f3f1 	udiv	r3, r3, r1
 8005296:	fbb2 f3f3 	udiv	r3, r2, r3
 800529a:	4618      	mov	r0, r3
 800529c:	f000 ff79 	bl	8006192 <HAL_SYSTICK_Config>
 80052a0:	4603      	mov	r3, r0
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d001      	beq.n	80052aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e00e      	b.n	80052c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2b0f      	cmp	r3, #15
 80052ae:	d80a      	bhi.n	80052c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80052b0:	2200      	movs	r2, #0
 80052b2:	6879      	ldr	r1, [r7, #4]
 80052b4:	f04f 30ff 	mov.w	r0, #4294967295
 80052b8:	f000 ff41 	bl	800613e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80052bc:	4a06      	ldr	r2, [pc, #24]	; (80052d8 <HAL_InitTick+0x5c>)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80052c2:	2300      	movs	r3, #0
 80052c4:	e000      	b.n	80052c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3708      	adds	r7, #8
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bd80      	pop	{r7, pc}
 80052d0:	20000064 	.word	0x20000064
 80052d4:	2000006c 	.word	0x2000006c
 80052d8:	20000068 	.word	0x20000068

080052dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80052dc:	b480      	push	{r7}
 80052de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80052e0:	4b06      	ldr	r3, [pc, #24]	; (80052fc <HAL_IncTick+0x20>)
 80052e2:	781b      	ldrb	r3, [r3, #0]
 80052e4:	461a      	mov	r2, r3
 80052e6:	4b06      	ldr	r3, [pc, #24]	; (8005300 <HAL_IncTick+0x24>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4413      	add	r3, r2
 80052ec:	4a04      	ldr	r2, [pc, #16]	; (8005300 <HAL_IncTick+0x24>)
 80052ee:	6013      	str	r3, [r2, #0]
}
 80052f0:	bf00      	nop
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	2000006c 	.word	0x2000006c
 8005300:	20001128 	.word	0x20001128

08005304 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005304:	b480      	push	{r7}
 8005306:	af00      	add	r7, sp, #0
  return uwTick;
 8005308:	4b03      	ldr	r3, [pc, #12]	; (8005318 <HAL_GetTick+0x14>)
 800530a:	681b      	ldr	r3, [r3, #0]
}
 800530c:	4618      	mov	r0, r3
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr
 8005316:	bf00      	nop
 8005318:	20001128 	.word	0x20001128

0800531c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b084      	sub	sp, #16
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005324:	f7ff ffee 	bl	8005304 <HAL_GetTick>
 8005328:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005334:	d005      	beq.n	8005342 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005336:	4b09      	ldr	r3, [pc, #36]	; (800535c <HAL_Delay+0x40>)
 8005338:	781b      	ldrb	r3, [r3, #0]
 800533a:	461a      	mov	r2, r3
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	4413      	add	r3, r2
 8005340:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005342:	bf00      	nop
 8005344:	f7ff ffde 	bl	8005304 <HAL_GetTick>
 8005348:	4602      	mov	r2, r0
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	1ad3      	subs	r3, r2, r3
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	429a      	cmp	r2, r3
 8005352:	d8f7      	bhi.n	8005344 <HAL_Delay+0x28>
  {
  }
}
 8005354:	bf00      	nop
 8005356:	3710      	adds	r7, #16
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}
 800535c:	2000006c 	.word	0x2000006c

08005360 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b084      	sub	sp, #16
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005368:	2300      	movs	r3, #0
 800536a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d101      	bne.n	8005376 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e033      	b.n	80053de <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537a:	2b00      	cmp	r3, #0
 800537c:	d109      	bne.n	8005392 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f7ff face 	bl	8004920 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2200      	movs	r2, #0
 8005388:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005396:	f003 0310 	and.w	r3, r3, #16
 800539a:	2b00      	cmp	r3, #0
 800539c:	d118      	bne.n	80053d0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80053a6:	f023 0302 	bic.w	r3, r3, #2
 80053aa:	f043 0202 	orr.w	r2, r3, #2
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f000 fc60 	bl	8005c78 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c2:	f023 0303 	bic.w	r3, r3, #3
 80053c6:	f043 0201 	orr.w	r2, r3, #1
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	641a      	str	r2, [r3, #64]	; 0x40
 80053ce:	e001      	b.n	80053d4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2200      	movs	r2, #0
 80053d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80053dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3710      	adds	r7, #16
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
	...

080053e8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b085      	sub	sp, #20
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80053f0:	2300      	movs	r3, #0
 80053f2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d101      	bne.n	8005402 <HAL_ADC_Start+0x1a>
 80053fe:	2302      	movs	r3, #2
 8005400:	e0a5      	b.n	800554e <HAL_ADC_Start+0x166>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2201      	movs	r2, #1
 8005406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	f003 0301 	and.w	r3, r3, #1
 8005414:	2b01      	cmp	r3, #1
 8005416:	d018      	beq.n	800544a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	689a      	ldr	r2, [r3, #8]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f042 0201 	orr.w	r2, r2, #1
 8005426:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005428:	4b4c      	ldr	r3, [pc, #304]	; (800555c <HAL_ADC_Start+0x174>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a4c      	ldr	r2, [pc, #304]	; (8005560 <HAL_ADC_Start+0x178>)
 800542e:	fba2 2303 	umull	r2, r3, r2, r3
 8005432:	0c9a      	lsrs	r2, r3, #18
 8005434:	4613      	mov	r3, r2
 8005436:	005b      	lsls	r3, r3, #1
 8005438:	4413      	add	r3, r2
 800543a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800543c:	e002      	b.n	8005444 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	3b01      	subs	r3, #1
 8005442:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d1f9      	bne.n	800543e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	689b      	ldr	r3, [r3, #8]
 8005450:	f003 0301 	and.w	r3, r3, #1
 8005454:	2b01      	cmp	r3, #1
 8005456:	d179      	bne.n	800554c <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005460:	f023 0301 	bic.w	r3, r3, #1
 8005464:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005476:	2b00      	cmp	r3, #0
 8005478:	d007      	beq.n	800548a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800547e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005482:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005492:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005496:	d106      	bne.n	80054a6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800549c:	f023 0206 	bic.w	r2, r3, #6
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	645a      	str	r2, [r3, #68]	; 0x44
 80054a4:	e002      	b.n	80054ac <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2200      	movs	r2, #0
 80054aa:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80054b4:	4b2b      	ldr	r3, [pc, #172]	; (8005564 <HAL_ADC_Start+0x17c>)
 80054b6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80054c0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	f003 031f 	and.w	r3, r3, #31
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d12a      	bne.n	8005524 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a25      	ldr	r2, [pc, #148]	; (8005568 <HAL_ADC_Start+0x180>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d015      	beq.n	8005504 <HAL_ADC_Start+0x11c>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a23      	ldr	r2, [pc, #140]	; (800556c <HAL_ADC_Start+0x184>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d105      	bne.n	80054ee <HAL_ADC_Start+0x106>
 80054e2:	4b20      	ldr	r3, [pc, #128]	; (8005564 <HAL_ADC_Start+0x17c>)
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	f003 031f 	and.w	r3, r3, #31
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d00a      	beq.n	8005504 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a1f      	ldr	r2, [pc, #124]	; (8005570 <HAL_ADC_Start+0x188>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d129      	bne.n	800554c <HAL_ADC_Start+0x164>
 80054f8:	4b1a      	ldr	r3, [pc, #104]	; (8005564 <HAL_ADC_Start+0x17c>)
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	f003 031f 	and.w	r3, r3, #31
 8005500:	2b0f      	cmp	r3, #15
 8005502:	d823      	bhi.n	800554c <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800550e:	2b00      	cmp	r3, #0
 8005510:	d11c      	bne.n	800554c <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	689a      	ldr	r2, [r3, #8]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005520:	609a      	str	r2, [r3, #8]
 8005522:	e013      	b.n	800554c <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a0f      	ldr	r2, [pc, #60]	; (8005568 <HAL_ADC_Start+0x180>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d10e      	bne.n	800554c <HAL_ADC_Start+0x164>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005538:	2b00      	cmp	r3, #0
 800553a:	d107      	bne.n	800554c <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	689a      	ldr	r2, [r3, #8]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800554a:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800554c:	2300      	movs	r3, #0
}
 800554e:	4618      	mov	r0, r3
 8005550:	3714      	adds	r7, #20
 8005552:	46bd      	mov	sp, r7
 8005554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005558:	4770      	bx	lr
 800555a:	bf00      	nop
 800555c:	20000064 	.word	0x20000064
 8005560:	431bde83 	.word	0x431bde83
 8005564:	40012300 	.word	0x40012300
 8005568:	40012000 	.word	0x40012000
 800556c:	40012100 	.word	0x40012100
 8005570:	40012200 	.word	0x40012200

08005574 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800557c:	2300      	movs	r3, #0
 800557e:	60fb      	str	r3, [r7, #12]
 8005580:	2300      	movs	r3, #0
 8005582:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f003 0302 	and.w	r3, r3, #2
 800558e:	2b02      	cmp	r3, #2
 8005590:	bf0c      	ite	eq
 8005592:	2301      	moveq	r3, #1
 8005594:	2300      	movne	r3, #0
 8005596:	b2db      	uxtb	r3, r3
 8005598:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	f003 0320 	and.w	r3, r3, #32
 80055a4:	2b20      	cmp	r3, #32
 80055a6:	bf0c      	ite	eq
 80055a8:	2301      	moveq	r3, #1
 80055aa:	2300      	movne	r3, #0
 80055ac:	b2db      	uxtb	r3, r3
 80055ae:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d049      	beq.n	800564a <HAL_ADC_IRQHandler+0xd6>
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d046      	beq.n	800564a <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055c0:	f003 0310 	and.w	r3, r3, #16
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d105      	bne.n	80055d4 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055cc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d12b      	bne.n	800563a <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d127      	bne.n	800563a <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055f0:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d006      	beq.n	8005606 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	689b      	ldr	r3, [r3, #8]
 80055fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005602:	2b00      	cmp	r3, #0
 8005604:	d119      	bne.n	800563a <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	685a      	ldr	r2, [r3, #4]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f022 0220 	bic.w	r2, r2, #32
 8005614:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800561a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005626:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800562a:	2b00      	cmp	r3, #0
 800562c:	d105      	bne.n	800563a <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005632:	f043 0201 	orr.w	r2, r3, #1
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f7fe fb6c 	bl	8003d18 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f06f 0212 	mvn.w	r2, #18
 8005648:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f003 0304 	and.w	r3, r3, #4
 8005654:	2b04      	cmp	r3, #4
 8005656:	bf0c      	ite	eq
 8005658:	2301      	moveq	r3, #1
 800565a:	2300      	movne	r3, #0
 800565c:	b2db      	uxtb	r3, r3
 800565e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800566a:	2b80      	cmp	r3, #128	; 0x80
 800566c:	bf0c      	ite	eq
 800566e:	2301      	moveq	r3, #1
 8005670:	2300      	movne	r3, #0
 8005672:	b2db      	uxtb	r3, r3
 8005674:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d057      	beq.n	800572c <HAL_ADC_IRQHandler+0x1b8>
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d054      	beq.n	800572c <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005686:	f003 0310 	and.w	r3, r3, #16
 800568a:	2b00      	cmp	r3, #0
 800568c:	d105      	bne.n	800569a <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005692:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	689b      	ldr	r3, [r3, #8]
 80056a0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d139      	bne.n	800571c <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056ae:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d006      	beq.n	80056c4 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d12b      	bne.n	800571c <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d124      	bne.n	800571c <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d11d      	bne.n	800571c <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d119      	bne.n	800571c <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	685a      	ldr	r2, [r3, #4]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056f6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056fc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005708:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800570c:	2b00      	cmp	r3, #0
 800570e:	d105      	bne.n	800571c <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005714:	f043 0201 	orr.w	r2, r3, #1
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f000 fc29 	bl	8005f74 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f06f 020c 	mvn.w	r2, #12
 800572a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 0301 	and.w	r3, r3, #1
 8005736:	2b01      	cmp	r3, #1
 8005738:	bf0c      	ite	eq
 800573a:	2301      	moveq	r3, #1
 800573c:	2300      	movne	r3, #0
 800573e:	b2db      	uxtb	r3, r3
 8005740:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800574c:	2b40      	cmp	r3, #64	; 0x40
 800574e:	bf0c      	ite	eq
 8005750:	2301      	moveq	r3, #1
 8005752:	2300      	movne	r3, #0
 8005754:	b2db      	uxtb	r3, r3
 8005756:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d017      	beq.n	800578e <HAL_ADC_IRQHandler+0x21a>
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d014      	beq.n	800578e <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f003 0301 	and.w	r3, r3, #1
 800576e:	2b01      	cmp	r3, #1
 8005770:	d10d      	bne.n	800578e <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005776:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f000 f943 	bl	8005a0a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f06f 0201 	mvn.w	r2, #1
 800578c:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f003 0320 	and.w	r3, r3, #32
 8005798:	2b20      	cmp	r3, #32
 800579a:	bf0c      	ite	eq
 800579c:	2301      	moveq	r3, #1
 800579e:	2300      	movne	r3, #0
 80057a0:	b2db      	uxtb	r3, r3
 80057a2:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80057ae:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80057b2:	bf0c      	ite	eq
 80057b4:	2301      	moveq	r3, #1
 80057b6:	2300      	movne	r3, #0
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d015      	beq.n	80057ee <HAL_ADC_IRQHandler+0x27a>
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d012      	beq.n	80057ee <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057cc:	f043 0202 	orr.w	r2, r3, #2
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f06f 0220 	mvn.w	r2, #32
 80057dc:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 f91d 	bl	8005a1e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f06f 0220 	mvn.w	r2, #32
 80057ec:	601a      	str	r2, [r3, #0]
  }
}
 80057ee:	bf00      	nop
 80057f0:	3710      	adds	r7, #16
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}
	...

080057f8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b086      	sub	sp, #24
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	60f8      	str	r0, [r7, #12]
 8005800:	60b9      	str	r1, [r7, #8]
 8005802:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8005804:	2300      	movs	r3, #0
 8005806:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800580e:	2b01      	cmp	r3, #1
 8005810:	d101      	bne.n	8005816 <HAL_ADC_Start_DMA+0x1e>
 8005812:	2302      	movs	r3, #2
 8005814:	e0cc      	b.n	80059b0 <HAL_ADC_Start_DMA+0x1b8>
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2201      	movs	r2, #1
 800581a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	f003 0301 	and.w	r3, r3, #1
 8005828:	2b01      	cmp	r3, #1
 800582a:	d018      	beq.n	800585e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	689a      	ldr	r2, [r3, #8]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f042 0201 	orr.w	r2, r2, #1
 800583a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800583c:	4b5e      	ldr	r3, [pc, #376]	; (80059b8 <HAL_ADC_Start_DMA+0x1c0>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a5e      	ldr	r2, [pc, #376]	; (80059bc <HAL_ADC_Start_DMA+0x1c4>)
 8005842:	fba2 2303 	umull	r2, r3, r2, r3
 8005846:	0c9a      	lsrs	r2, r3, #18
 8005848:	4613      	mov	r3, r2
 800584a:	005b      	lsls	r3, r3, #1
 800584c:	4413      	add	r3, r2
 800584e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8005850:	e002      	b.n	8005858 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8005852:	693b      	ldr	r3, [r7, #16]
 8005854:	3b01      	subs	r3, #1
 8005856:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d1f9      	bne.n	8005852 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	f003 0301 	and.w	r3, r3, #1
 8005868:	2b01      	cmp	r3, #1
 800586a:	f040 80a0 	bne.w	80059ae <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005872:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005876:	f023 0301 	bic.w	r3, r3, #1
 800587a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800588c:	2b00      	cmp	r3, #0
 800588e:	d007      	beq.n	80058a0 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005894:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005898:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80058a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058ac:	d106      	bne.n	80058bc <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058b2:	f023 0206 	bic.w	r2, r3, #6
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	645a      	str	r2, [r3, #68]	; 0x44
 80058ba:	e002      	b.n	80058c2 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2200      	movs	r2, #0
 80058c0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2200      	movs	r2, #0
 80058c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80058ca:	4b3d      	ldr	r3, [pc, #244]	; (80059c0 <HAL_ADC_Start_DMA+0x1c8>)
 80058cc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058d2:	4a3c      	ldr	r2, [pc, #240]	; (80059c4 <HAL_ADC_Start_DMA+0x1cc>)
 80058d4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058da:	4a3b      	ldr	r2, [pc, #236]	; (80059c8 <HAL_ADC_Start_DMA+0x1d0>)
 80058dc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058e2:	4a3a      	ldr	r2, [pc, #232]	; (80059cc <HAL_ADC_Start_DMA+0x1d4>)
 80058e4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80058ee:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	685a      	ldr	r2, [r3, #4]
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80058fe:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	689a      	ldr	r2, [r3, #8]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800590e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	334c      	adds	r3, #76	; 0x4c
 800591a:	4619      	mov	r1, r3
 800591c:	68ba      	ldr	r2, [r7, #8]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	f000 fe4a 	bl	80065b8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	f003 031f 	and.w	r3, r3, #31
 800592c:	2b00      	cmp	r3, #0
 800592e:	d12a      	bne.n	8005986 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a26      	ldr	r2, [pc, #152]	; (80059d0 <HAL_ADC_Start_DMA+0x1d8>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d015      	beq.n	8005966 <HAL_ADC_Start_DMA+0x16e>
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a25      	ldr	r2, [pc, #148]	; (80059d4 <HAL_ADC_Start_DMA+0x1dc>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d105      	bne.n	8005950 <HAL_ADC_Start_DMA+0x158>
 8005944:	4b1e      	ldr	r3, [pc, #120]	; (80059c0 <HAL_ADC_Start_DMA+0x1c8>)
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	f003 031f 	and.w	r3, r3, #31
 800594c:	2b00      	cmp	r3, #0
 800594e:	d00a      	beq.n	8005966 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a20      	ldr	r2, [pc, #128]	; (80059d8 <HAL_ADC_Start_DMA+0x1e0>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d129      	bne.n	80059ae <HAL_ADC_Start_DMA+0x1b6>
 800595a:	4b19      	ldr	r3, [pc, #100]	; (80059c0 <HAL_ADC_Start_DMA+0x1c8>)
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	f003 031f 	and.w	r3, r3, #31
 8005962:	2b0f      	cmp	r3, #15
 8005964:	d823      	bhi.n	80059ae <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	689b      	ldr	r3, [r3, #8]
 800596c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005970:	2b00      	cmp	r3, #0
 8005972:	d11c      	bne.n	80059ae <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	689a      	ldr	r2, [r3, #8]
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005982:	609a      	str	r2, [r3, #8]
 8005984:	e013      	b.n	80059ae <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a11      	ldr	r2, [pc, #68]	; (80059d0 <HAL_ADC_Start_DMA+0x1d8>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d10e      	bne.n	80059ae <HAL_ADC_Start_DMA+0x1b6>
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800599a:	2b00      	cmp	r3, #0
 800599c:	d107      	bne.n	80059ae <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	689a      	ldr	r2, [r3, #8]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80059ac:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80059ae:	2300      	movs	r3, #0
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	3718      	adds	r7, #24
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}
 80059b8:	20000064 	.word	0x20000064
 80059bc:	431bde83 	.word	0x431bde83
 80059c0:	40012300 	.word	0x40012300
 80059c4:	08005e71 	.word	0x08005e71
 80059c8:	08005f2b 	.word	0x08005f2b
 80059cc:	08005f47 	.word	0x08005f47
 80059d0:	40012000 	.word	0x40012000
 80059d4:	40012100 	.word	0x40012100
 80059d8:	40012200 	.word	0x40012200

080059dc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80059dc:	b480      	push	{r7}
 80059de:	b083      	sub	sp, #12
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	370c      	adds	r7, #12
 80059ee:	46bd      	mov	sp, r7
 80059f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f4:	4770      	bx	lr

080059f6 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80059f6:	b480      	push	{r7}
 80059f8:	b083      	sub	sp, #12
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80059fe:	bf00      	nop
 8005a00:	370c      	adds	r7, #12
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr

08005a0a <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8005a0a:	b480      	push	{r7}
 8005a0c:	b083      	sub	sp, #12
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8005a12:	bf00      	nop
 8005a14:	370c      	adds	r7, #12
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr

08005a1e <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005a1e:	b480      	push	{r7}
 8005a20:	b083      	sub	sp, #12
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005a26:	bf00      	nop
 8005a28:	370c      	adds	r7, #12
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr
	...

08005a34 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b085      	sub	sp, #20
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
 8005a3c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d101      	bne.n	8005a50 <HAL_ADC_ConfigChannel+0x1c>
 8005a4c:	2302      	movs	r3, #2
 8005a4e:	e105      	b.n	8005c5c <HAL_ADC_ConfigChannel+0x228>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2201      	movs	r2, #1
 8005a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	2b09      	cmp	r3, #9
 8005a5e:	d925      	bls.n	8005aac <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	68d9      	ldr	r1, [r3, #12]
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	4613      	mov	r3, r2
 8005a70:	005b      	lsls	r3, r3, #1
 8005a72:	4413      	add	r3, r2
 8005a74:	3b1e      	subs	r3, #30
 8005a76:	2207      	movs	r2, #7
 8005a78:	fa02 f303 	lsl.w	r3, r2, r3
 8005a7c:	43da      	mvns	r2, r3
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	400a      	ands	r2, r1
 8005a84:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	68d9      	ldr	r1, [r3, #12]
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	689a      	ldr	r2, [r3, #8]
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	b29b      	uxth	r3, r3
 8005a96:	4618      	mov	r0, r3
 8005a98:	4603      	mov	r3, r0
 8005a9a:	005b      	lsls	r3, r3, #1
 8005a9c:	4403      	add	r3, r0
 8005a9e:	3b1e      	subs	r3, #30
 8005aa0:	409a      	lsls	r2, r3
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	430a      	orrs	r2, r1
 8005aa8:	60da      	str	r2, [r3, #12]
 8005aaa:	e022      	b.n	8005af2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	6919      	ldr	r1, [r3, #16]
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	461a      	mov	r2, r3
 8005aba:	4613      	mov	r3, r2
 8005abc:	005b      	lsls	r3, r3, #1
 8005abe:	4413      	add	r3, r2
 8005ac0:	2207      	movs	r2, #7
 8005ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ac6:	43da      	mvns	r2, r3
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	400a      	ands	r2, r1
 8005ace:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	6919      	ldr	r1, [r3, #16]
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	689a      	ldr	r2, [r3, #8]
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	b29b      	uxth	r3, r3
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	005b      	lsls	r3, r3, #1
 8005ae6:	4403      	add	r3, r0
 8005ae8:	409a      	lsls	r2, r3
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	430a      	orrs	r2, r1
 8005af0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	2b06      	cmp	r3, #6
 8005af8:	d824      	bhi.n	8005b44 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	685a      	ldr	r2, [r3, #4]
 8005b04:	4613      	mov	r3, r2
 8005b06:	009b      	lsls	r3, r3, #2
 8005b08:	4413      	add	r3, r2
 8005b0a:	3b05      	subs	r3, #5
 8005b0c:	221f      	movs	r2, #31
 8005b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b12:	43da      	mvns	r2, r3
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	400a      	ands	r2, r1
 8005b1a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	4618      	mov	r0, r3
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	685a      	ldr	r2, [r3, #4]
 8005b2e:	4613      	mov	r3, r2
 8005b30:	009b      	lsls	r3, r3, #2
 8005b32:	4413      	add	r3, r2
 8005b34:	3b05      	subs	r3, #5
 8005b36:	fa00 f203 	lsl.w	r2, r0, r3
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	430a      	orrs	r2, r1
 8005b40:	635a      	str	r2, [r3, #52]	; 0x34
 8005b42:	e04c      	b.n	8005bde <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	2b0c      	cmp	r3, #12
 8005b4a:	d824      	bhi.n	8005b96 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	685a      	ldr	r2, [r3, #4]
 8005b56:	4613      	mov	r3, r2
 8005b58:	009b      	lsls	r3, r3, #2
 8005b5a:	4413      	add	r3, r2
 8005b5c:	3b23      	subs	r3, #35	; 0x23
 8005b5e:	221f      	movs	r2, #31
 8005b60:	fa02 f303 	lsl.w	r3, r2, r3
 8005b64:	43da      	mvns	r2, r3
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	400a      	ands	r2, r1
 8005b6c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	b29b      	uxth	r3, r3
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	685a      	ldr	r2, [r3, #4]
 8005b80:	4613      	mov	r3, r2
 8005b82:	009b      	lsls	r3, r3, #2
 8005b84:	4413      	add	r3, r2
 8005b86:	3b23      	subs	r3, #35	; 0x23
 8005b88:	fa00 f203 	lsl.w	r2, r0, r3
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	430a      	orrs	r2, r1
 8005b92:	631a      	str	r2, [r3, #48]	; 0x30
 8005b94:	e023      	b.n	8005bde <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	685a      	ldr	r2, [r3, #4]
 8005ba0:	4613      	mov	r3, r2
 8005ba2:	009b      	lsls	r3, r3, #2
 8005ba4:	4413      	add	r3, r2
 8005ba6:	3b41      	subs	r3, #65	; 0x41
 8005ba8:	221f      	movs	r2, #31
 8005baa:	fa02 f303 	lsl.w	r3, r2, r3
 8005bae:	43da      	mvns	r2, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	400a      	ands	r2, r1
 8005bb6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	b29b      	uxth	r3, r3
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	685a      	ldr	r2, [r3, #4]
 8005bca:	4613      	mov	r3, r2
 8005bcc:	009b      	lsls	r3, r3, #2
 8005bce:	4413      	add	r3, r2
 8005bd0:	3b41      	subs	r3, #65	; 0x41
 8005bd2:	fa00 f203 	lsl.w	r2, r0, r3
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	430a      	orrs	r2, r1
 8005bdc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005bde:	4b22      	ldr	r3, [pc, #136]	; (8005c68 <HAL_ADC_ConfigChannel+0x234>)
 8005be0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a21      	ldr	r2, [pc, #132]	; (8005c6c <HAL_ADC_ConfigChannel+0x238>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d109      	bne.n	8005c00 <HAL_ADC_ConfigChannel+0x1cc>
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	2b12      	cmp	r3, #18
 8005bf2:	d105      	bne.n	8005c00 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a19      	ldr	r2, [pc, #100]	; (8005c6c <HAL_ADC_ConfigChannel+0x238>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d123      	bne.n	8005c52 <HAL_ADC_ConfigChannel+0x21e>
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	2b10      	cmp	r3, #16
 8005c10:	d003      	beq.n	8005c1a <HAL_ADC_ConfigChannel+0x1e6>
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	2b11      	cmp	r3, #17
 8005c18:	d11b      	bne.n	8005c52 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	2b10      	cmp	r3, #16
 8005c2c:	d111      	bne.n	8005c52 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005c2e:	4b10      	ldr	r3, [pc, #64]	; (8005c70 <HAL_ADC_ConfigChannel+0x23c>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a10      	ldr	r2, [pc, #64]	; (8005c74 <HAL_ADC_ConfigChannel+0x240>)
 8005c34:	fba2 2303 	umull	r2, r3, r2, r3
 8005c38:	0c9a      	lsrs	r2, r3, #18
 8005c3a:	4613      	mov	r3, r2
 8005c3c:	009b      	lsls	r3, r3, #2
 8005c3e:	4413      	add	r3, r2
 8005c40:	005b      	lsls	r3, r3, #1
 8005c42:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005c44:	e002      	b.n	8005c4c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	3b01      	subs	r3, #1
 8005c4a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d1f9      	bne.n	8005c46 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2200      	movs	r2, #0
 8005c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005c5a:	2300      	movs	r3, #0
}
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	3714      	adds	r7, #20
 8005c60:	46bd      	mov	sp, r7
 8005c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c66:	4770      	bx	lr
 8005c68:	40012300 	.word	0x40012300
 8005c6c:	40012000 	.word	0x40012000
 8005c70:	20000064 	.word	0x20000064
 8005c74:	431bde83 	.word	0x431bde83

08005c78 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b085      	sub	sp, #20
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005c80:	4b79      	ldr	r3, [pc, #484]	; (8005e68 <ADC_Init+0x1f0>)
 8005c82:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	685a      	ldr	r2, [r3, #4]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	431a      	orrs	r2, r3
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	685a      	ldr	r2, [r3, #4]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005cac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	6859      	ldr	r1, [r3, #4]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	691b      	ldr	r3, [r3, #16]
 8005cb8:	021a      	lsls	r2, r3, #8
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	430a      	orrs	r2, r1
 8005cc0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	685a      	ldr	r2, [r3, #4]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005cd0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	6859      	ldr	r1, [r3, #4]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	689a      	ldr	r2, [r3, #8]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	430a      	orrs	r2, r1
 8005ce2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	689a      	ldr	r2, [r3, #8]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005cf2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	6899      	ldr	r1, [r3, #8]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	68da      	ldr	r2, [r3, #12]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	430a      	orrs	r2, r1
 8005d04:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d0a:	4a58      	ldr	r2, [pc, #352]	; (8005e6c <ADC_Init+0x1f4>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d022      	beq.n	8005d56 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	689a      	ldr	r2, [r3, #8]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005d1e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	6899      	ldr	r1, [r3, #8]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	430a      	orrs	r2, r1
 8005d30:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	689a      	ldr	r2, [r3, #8]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005d40:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	6899      	ldr	r1, [r3, #8]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	430a      	orrs	r2, r1
 8005d52:	609a      	str	r2, [r3, #8]
 8005d54:	e00f      	b.n	8005d76 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	689a      	ldr	r2, [r3, #8]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005d64:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	689a      	ldr	r2, [r3, #8]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005d74:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	689a      	ldr	r2, [r3, #8]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f022 0202 	bic.w	r2, r2, #2
 8005d84:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	6899      	ldr	r1, [r3, #8]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	7e1b      	ldrb	r3, [r3, #24]
 8005d90:	005a      	lsls	r2, r3, #1
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	430a      	orrs	r2, r1
 8005d98:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d01b      	beq.n	8005ddc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	685a      	ldr	r2, [r3, #4]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005db2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	685a      	ldr	r2, [r3, #4]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005dc2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	6859      	ldr	r1, [r3, #4]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dce:	3b01      	subs	r3, #1
 8005dd0:	035a      	lsls	r2, r3, #13
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	430a      	orrs	r2, r1
 8005dd8:	605a      	str	r2, [r3, #4]
 8005dda:	e007      	b.n	8005dec <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	685a      	ldr	r2, [r3, #4]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005dea:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005dfa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	69db      	ldr	r3, [r3, #28]
 8005e06:	3b01      	subs	r3, #1
 8005e08:	051a      	lsls	r2, r3, #20
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	430a      	orrs	r2, r1
 8005e10:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	689a      	ldr	r2, [r3, #8]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005e20:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	6899      	ldr	r1, [r3, #8]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005e2e:	025a      	lsls	r2, r3, #9
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	430a      	orrs	r2, r1
 8005e36:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	689a      	ldr	r2, [r3, #8]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e46:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	6899      	ldr	r1, [r3, #8]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	695b      	ldr	r3, [r3, #20]
 8005e52:	029a      	lsls	r2, r3, #10
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	430a      	orrs	r2, r1
 8005e5a:	609a      	str	r2, [r3, #8]
}
 8005e5c:	bf00      	nop
 8005e5e:	3714      	adds	r7, #20
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr
 8005e68:	40012300 	.word	0x40012300
 8005e6c:	0f000001 	.word	0x0f000001

08005e70 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b084      	sub	sp, #16
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e7c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e82:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d13c      	bne.n	8005f04 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e8e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d12b      	bne.n	8005efc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d127      	bne.n	8005efc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eb2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d006      	beq.n	8005ec8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d119      	bne.n	8005efc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	685a      	ldr	r2, [r3, #4]
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f022 0220 	bic.w	r2, r2, #32
 8005ed6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005edc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ee8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d105      	bne.n	8005efc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ef4:	f043 0201 	orr.w	r2, r3, #1
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005efc:	68f8      	ldr	r0, [r7, #12]
 8005efe:	f7fd ff0b 	bl	8003d18 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005f02:	e00e      	b.n	8005f22 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f08:	f003 0310 	and.w	r3, r3, #16
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d003      	beq.n	8005f18 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8005f10:	68f8      	ldr	r0, [r7, #12]
 8005f12:	f7ff fd84 	bl	8005a1e <HAL_ADC_ErrorCallback>
}
 8005f16:	e004      	b.n	8005f22 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	4798      	blx	r3
}
 8005f22:	bf00      	nop
 8005f24:	3710      	adds	r7, #16
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}

08005f2a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005f2a:	b580      	push	{r7, lr}
 8005f2c:	b084      	sub	sp, #16
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f36:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005f38:	68f8      	ldr	r0, [r7, #12]
 8005f3a:	f7ff fd5c 	bl	80059f6 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005f3e:	bf00      	nop
 8005f40:	3710      	adds	r7, #16
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bd80      	pop	{r7, pc}

08005f46 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8005f46:	b580      	push	{r7, lr}
 8005f48:	b084      	sub	sp, #16
 8005f4a:	af00      	add	r7, sp, #0
 8005f4c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f52:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	2240      	movs	r2, #64	; 0x40
 8005f58:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f5e:	f043 0204 	orr.w	r2, r3, #4
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005f66:	68f8      	ldr	r0, [r7, #12]
 8005f68:	f7ff fd59 	bl	8005a1e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005f6c:	bf00      	nop
 8005f6e:	3710      	adds	r7, #16
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}

08005f74 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b083      	sub	sp, #12
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8005f7c:	bf00      	nop
 8005f7e:	370c      	adds	r7, #12
 8005f80:	46bd      	mov	sp, r7
 8005f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f86:	4770      	bx	lr

08005f88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f88:	b480      	push	{r7}
 8005f8a:	b085      	sub	sp, #20
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f003 0307 	and.w	r3, r3, #7
 8005f96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005f98:	4b0c      	ldr	r3, [pc, #48]	; (8005fcc <__NVIC_SetPriorityGrouping+0x44>)
 8005f9a:	68db      	ldr	r3, [r3, #12]
 8005f9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005f9e:	68ba      	ldr	r2, [r7, #8]
 8005fa0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005fa4:	4013      	ands	r3, r2
 8005fa6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005fb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005fb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005fb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005fba:	4a04      	ldr	r2, [pc, #16]	; (8005fcc <__NVIC_SetPriorityGrouping+0x44>)
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	60d3      	str	r3, [r2, #12]
}
 8005fc0:	bf00      	nop
 8005fc2:	3714      	adds	r7, #20
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr
 8005fcc:	e000ed00 	.word	0xe000ed00

08005fd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005fd4:	4b04      	ldr	r3, [pc, #16]	; (8005fe8 <__NVIC_GetPriorityGrouping+0x18>)
 8005fd6:	68db      	ldr	r3, [r3, #12]
 8005fd8:	0a1b      	lsrs	r3, r3, #8
 8005fda:	f003 0307 	and.w	r3, r3, #7
}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr
 8005fe8:	e000ed00 	.word	0xe000ed00

08005fec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b083      	sub	sp, #12
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	db0b      	blt.n	8006016 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ffe:	79fb      	ldrb	r3, [r7, #7]
 8006000:	f003 021f 	and.w	r2, r3, #31
 8006004:	4907      	ldr	r1, [pc, #28]	; (8006024 <__NVIC_EnableIRQ+0x38>)
 8006006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800600a:	095b      	lsrs	r3, r3, #5
 800600c:	2001      	movs	r0, #1
 800600e:	fa00 f202 	lsl.w	r2, r0, r2
 8006012:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006016:	bf00      	nop
 8006018:	370c      	adds	r7, #12
 800601a:	46bd      	mov	sp, r7
 800601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006020:	4770      	bx	lr
 8006022:	bf00      	nop
 8006024:	e000e100 	.word	0xe000e100

08006028 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006028:	b480      	push	{r7}
 800602a:	b083      	sub	sp, #12
 800602c:	af00      	add	r7, sp, #0
 800602e:	4603      	mov	r3, r0
 8006030:	6039      	str	r1, [r7, #0]
 8006032:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006038:	2b00      	cmp	r3, #0
 800603a:	db0a      	blt.n	8006052 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	b2da      	uxtb	r2, r3
 8006040:	490c      	ldr	r1, [pc, #48]	; (8006074 <__NVIC_SetPriority+0x4c>)
 8006042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006046:	0112      	lsls	r2, r2, #4
 8006048:	b2d2      	uxtb	r2, r2
 800604a:	440b      	add	r3, r1
 800604c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006050:	e00a      	b.n	8006068 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	b2da      	uxtb	r2, r3
 8006056:	4908      	ldr	r1, [pc, #32]	; (8006078 <__NVIC_SetPriority+0x50>)
 8006058:	79fb      	ldrb	r3, [r7, #7]
 800605a:	f003 030f 	and.w	r3, r3, #15
 800605e:	3b04      	subs	r3, #4
 8006060:	0112      	lsls	r2, r2, #4
 8006062:	b2d2      	uxtb	r2, r2
 8006064:	440b      	add	r3, r1
 8006066:	761a      	strb	r2, [r3, #24]
}
 8006068:	bf00      	nop
 800606a:	370c      	adds	r7, #12
 800606c:	46bd      	mov	sp, r7
 800606e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006072:	4770      	bx	lr
 8006074:	e000e100 	.word	0xe000e100
 8006078:	e000ed00 	.word	0xe000ed00

0800607c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800607c:	b480      	push	{r7}
 800607e:	b089      	sub	sp, #36	; 0x24
 8006080:	af00      	add	r7, sp, #0
 8006082:	60f8      	str	r0, [r7, #12]
 8006084:	60b9      	str	r1, [r7, #8]
 8006086:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	f003 0307 	and.w	r3, r3, #7
 800608e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006090:	69fb      	ldr	r3, [r7, #28]
 8006092:	f1c3 0307 	rsb	r3, r3, #7
 8006096:	2b04      	cmp	r3, #4
 8006098:	bf28      	it	cs
 800609a:	2304      	movcs	r3, #4
 800609c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	3304      	adds	r3, #4
 80060a2:	2b06      	cmp	r3, #6
 80060a4:	d902      	bls.n	80060ac <NVIC_EncodePriority+0x30>
 80060a6:	69fb      	ldr	r3, [r7, #28]
 80060a8:	3b03      	subs	r3, #3
 80060aa:	e000      	b.n	80060ae <NVIC_EncodePriority+0x32>
 80060ac:	2300      	movs	r3, #0
 80060ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060b0:	f04f 32ff 	mov.w	r2, #4294967295
 80060b4:	69bb      	ldr	r3, [r7, #24]
 80060b6:	fa02 f303 	lsl.w	r3, r2, r3
 80060ba:	43da      	mvns	r2, r3
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	401a      	ands	r2, r3
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80060c4:	f04f 31ff 	mov.w	r1, #4294967295
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	fa01 f303 	lsl.w	r3, r1, r3
 80060ce:	43d9      	mvns	r1, r3
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80060d4:	4313      	orrs	r3, r2
         );
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3724      	adds	r7, #36	; 0x24
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr
	...

080060e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b082      	sub	sp, #8
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	3b01      	subs	r3, #1
 80060f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80060f4:	d301      	bcc.n	80060fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80060f6:	2301      	movs	r3, #1
 80060f8:	e00f      	b.n	800611a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80060fa:	4a0a      	ldr	r2, [pc, #40]	; (8006124 <SysTick_Config+0x40>)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	3b01      	subs	r3, #1
 8006100:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006102:	210f      	movs	r1, #15
 8006104:	f04f 30ff 	mov.w	r0, #4294967295
 8006108:	f7ff ff8e 	bl	8006028 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800610c:	4b05      	ldr	r3, [pc, #20]	; (8006124 <SysTick_Config+0x40>)
 800610e:	2200      	movs	r2, #0
 8006110:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006112:	4b04      	ldr	r3, [pc, #16]	; (8006124 <SysTick_Config+0x40>)
 8006114:	2207      	movs	r2, #7
 8006116:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006118:	2300      	movs	r3, #0
}
 800611a:	4618      	mov	r0, r3
 800611c:	3708      	adds	r7, #8
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}
 8006122:	bf00      	nop
 8006124:	e000e010 	.word	0xe000e010

08006128 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b082      	sub	sp, #8
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	f7ff ff29 	bl	8005f88 <__NVIC_SetPriorityGrouping>
}
 8006136:	bf00      	nop
 8006138:	3708      	adds	r7, #8
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}

0800613e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800613e:	b580      	push	{r7, lr}
 8006140:	b086      	sub	sp, #24
 8006142:	af00      	add	r7, sp, #0
 8006144:	4603      	mov	r3, r0
 8006146:	60b9      	str	r1, [r7, #8]
 8006148:	607a      	str	r2, [r7, #4]
 800614a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800614c:	2300      	movs	r3, #0
 800614e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006150:	f7ff ff3e 	bl	8005fd0 <__NVIC_GetPriorityGrouping>
 8006154:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	68b9      	ldr	r1, [r7, #8]
 800615a:	6978      	ldr	r0, [r7, #20]
 800615c:	f7ff ff8e 	bl	800607c <NVIC_EncodePriority>
 8006160:	4602      	mov	r2, r0
 8006162:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006166:	4611      	mov	r1, r2
 8006168:	4618      	mov	r0, r3
 800616a:	f7ff ff5d 	bl	8006028 <__NVIC_SetPriority>
}
 800616e:	bf00      	nop
 8006170:	3718      	adds	r7, #24
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}

08006176 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006176:	b580      	push	{r7, lr}
 8006178:	b082      	sub	sp, #8
 800617a:	af00      	add	r7, sp, #0
 800617c:	4603      	mov	r3, r0
 800617e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006180:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006184:	4618      	mov	r0, r3
 8006186:	f7ff ff31 	bl	8005fec <__NVIC_EnableIRQ>
}
 800618a:	bf00      	nop
 800618c:	3708      	adds	r7, #8
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}

08006192 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006192:	b580      	push	{r7, lr}
 8006194:	b082      	sub	sp, #8
 8006196:	af00      	add	r7, sp, #0
 8006198:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f7ff ffa2 	bl	80060e4 <SysTick_Config>
 80061a0:	4603      	mov	r3, r0
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3708      	adds	r7, #8
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}

080061aa <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80061aa:	b580      	push	{r7, lr}
 80061ac:	b082      	sub	sp, #8
 80061ae:	af00      	add	r7, sp, #0
 80061b0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d101      	bne.n	80061bc <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80061b8:	2301      	movs	r3, #1
 80061ba:	e014      	b.n	80061e6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	791b      	ldrb	r3, [r3, #4]
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d105      	bne.n	80061d2 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2200      	movs	r2, #0
 80061ca:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	f7fe fc27 	bl	8004a20 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2202      	movs	r2, #2
 80061d6:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2200      	movs	r2, #0
 80061dc:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2201      	movs	r2, #1
 80061e2:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 80061e4:	2300      	movs	r3, #0
}
 80061e6:	4618      	mov	r0, r3
 80061e8:	3708      	adds	r7, #8
 80061ea:	46bd      	mov	sp, r7
 80061ec:	bd80      	pop	{r7, pc}

080061ee <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 80061ee:	b480      	push	{r7}
 80061f0:	b085      	sub	sp, #20
 80061f2:	af00      	add	r7, sp, #0
 80061f4:	6078      	str	r0, [r7, #4]
 80061f6:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80061f8:	2300      	movs	r3, #0
 80061fa:	60fb      	str	r3, [r7, #12]
 80061fc:	2300      	movs	r3, #0
 80061fe:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	795b      	ldrb	r3, [r3, #5]
 8006204:	2b01      	cmp	r3, #1
 8006206:	d101      	bne.n	800620c <HAL_DAC_Start+0x1e>
 8006208:	2302      	movs	r3, #2
 800620a:	e050      	b.n	80062ae <HAL_DAC_Start+0xc0>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2202      	movs	r2, #2
 8006216:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	6819      	ldr	r1, [r3, #0]
 800621e:	2201      	movs	r2, #1
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	409a      	lsls	r2, r3
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	430a      	orrs	r2, r1
 800622a:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d11a      	bne.n	8006268 <HAL_DAC_Start+0x7a>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f003 0304 	and.w	r3, r3, #4
 800623c:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006248:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2b04      	cmp	r3, #4
 800624e:	d127      	bne.n	80062a0 <HAL_DAC_Start+0xb2>
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	2b38      	cmp	r3, #56	; 0x38
 8006254:	d124      	bne.n	80062a0 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion */
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	685a      	ldr	r2, [r3, #4]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f042 0201 	orr.w	r2, r2, #1
 8006264:	605a      	str	r2, [r3, #4]
 8006266:	e01b      	b.n	80062a0 <HAL_DAC_Start+0xb2>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006272:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
 800627e:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006286:	d10b      	bne.n	80062a0 <HAL_DAC_Start+0xb2>
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 800628e:	d107      	bne.n	80062a0 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion*/
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	685a      	ldr	r2, [r3, #4]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f042 0202 	orr.w	r2, r2, #2
 800629e:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 80062ac:	2300      	movs	r3, #0
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3714      	adds	r7, #20
 80062b2:	46bd      	mov	sp, r7
 80062b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b8:	4770      	bx	lr

080062ba <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 80062ba:	b580      	push	{r7, lr}
 80062bc:	b082      	sub	sp, #8
 80062be:	af00      	add	r7, sp, #0
 80062c0:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80062cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062d0:	d118      	bne.n	8006304 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2204      	movs	r2, #4
 80062d6:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	691b      	ldr	r3, [r3, #16]
 80062dc:	f043 0201 	orr.w	r2, r3, #1
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80062ec:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80062fc:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f000 f825 	bl	800634e <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800630a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800630e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006312:	d118      	bne.n	8006346 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2204      	movs	r2, #4
 8006318:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	691b      	ldr	r3, [r3, #16]
 800631e:	f043 0202 	orr.w	r2, r3, #2
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800632e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800633e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8006340:	6878      	ldr	r0, [r7, #4]
 8006342:	f000 f880 	bl	8006446 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 8006346:	bf00      	nop
 8006348:	3708      	adds	r7, #8
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}

0800634e <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800634e:	b480      	push	{r7}
 8006350:	b083      	sub	sp, #12
 8006352:	af00      	add	r7, sp, #0
 8006354:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8006356:	bf00      	nop
 8006358:	370c      	adds	r7, #12
 800635a:	46bd      	mov	sp, r7
 800635c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006360:	4770      	bx	lr

08006362 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8006362:	b480      	push	{r7}
 8006364:	b087      	sub	sp, #28
 8006366:	af00      	add	r7, sp, #0
 8006368:	60f8      	str	r0, [r7, #12]
 800636a:	60b9      	str	r1, [r7, #8]
 800636c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 800636e:	2300      	movs	r3, #0
 8006370:	617b      	str	r3, [r7, #20]
 8006372:	2300      	movs	r3, #0
 8006374:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	795b      	ldrb	r3, [r3, #5]
 800637a:	2b01      	cmp	r3, #1
 800637c:	d101      	bne.n	8006382 <HAL_DAC_ConfigChannel+0x20>
 800637e:	2302      	movs	r3, #2
 8006380:	e036      	b.n	80063f0 <HAL_DAC_ConfigChannel+0x8e>
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2201      	movs	r2, #1
 8006386:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2202      	movs	r2, #2
 800638c:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8006396:	f640 72fe 	movw	r2, #4094	; 0xffe
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	fa02 f303 	lsl.w	r3, r2, r3
 80063a0:	43db      	mvns	r3, r3
 80063a2:	697a      	ldr	r2, [r7, #20]
 80063a4:	4013      	ands	r3, r2
 80063a6:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	4313      	orrs	r3, r2
 80063b2:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80063b4:	693a      	ldr	r2, [r7, #16]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	fa02 f303 	lsl.w	r3, r2, r3
 80063bc:	697a      	ldr	r2, [r7, #20]
 80063be:	4313      	orrs	r3, r2
 80063c0:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	697a      	ldr	r2, [r7, #20]
 80063c8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	6819      	ldr	r1, [r3, #0]
 80063d0:	22c0      	movs	r2, #192	; 0xc0
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	fa02 f303 	lsl.w	r3, r2, r3
 80063d8:	43da      	mvns	r2, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	400a      	ands	r2, r1
 80063e0:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	2201      	movs	r2, #1
 80063e6:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2200      	movs	r2, #0
 80063ec:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80063ee:	2300      	movs	r3, #0
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	371c      	adds	r7, #28
 80063f4:	46bd      	mov	sp, r7
 80063f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fa:	4770      	bx	lr

080063fc <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 80063fc:	b480      	push	{r7}
 80063fe:	b087      	sub	sp, #28
 8006400:	af00      	add	r7, sp, #0
 8006402:	60f8      	str	r0, [r7, #12]
 8006404:	60b9      	str	r1, [r7, #8]
 8006406:	607a      	str	r2, [r7, #4]
 8006408:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 800640a:	2300      	movs	r3, #0
 800640c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d105      	bne.n	8006426 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800641a:	697a      	ldr	r2, [r7, #20]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	4413      	add	r3, r2
 8006420:	3308      	adds	r3, #8
 8006422:	617b      	str	r3, [r7, #20]
 8006424:	e004      	b.n	8006430 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8006426:	697a      	ldr	r2, [r7, #20]
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4413      	add	r3, r2
 800642c:	3314      	adds	r3, #20
 800642e:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	461a      	mov	r2, r3
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 8006438:	2300      	movs	r3, #0
}
 800643a:	4618      	mov	r0, r3
 800643c:	371c      	adds	r7, #28
 800643e:	46bd      	mov	sp, r7
 8006440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006444:	4770      	bx	lr

08006446 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006446:	b480      	push	{r7}
 8006448:	b083      	sub	sp, #12
 800644a:	af00      	add	r7, sp, #0
 800644c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 800644e:	bf00      	nop
 8006450:	370c      	adds	r7, #12
 8006452:	46bd      	mov	sp, r7
 8006454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006458:	4770      	bx	lr
	...

0800645c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b086      	sub	sp, #24
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006464:	2300      	movs	r3, #0
 8006466:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006468:	f7fe ff4c 	bl	8005304 <HAL_GetTick>
 800646c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d101      	bne.n	8006478 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006474:	2301      	movs	r3, #1
 8006476:	e099      	b.n	80065ac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2200      	movs	r2, #0
 800647c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2202      	movs	r2, #2
 8006484:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	681a      	ldr	r2, [r3, #0]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f022 0201 	bic.w	r2, r2, #1
 8006496:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006498:	e00f      	b.n	80064ba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800649a:	f7fe ff33 	bl	8005304 <HAL_GetTick>
 800649e:	4602      	mov	r2, r0
 80064a0:	693b      	ldr	r3, [r7, #16]
 80064a2:	1ad3      	subs	r3, r2, r3
 80064a4:	2b05      	cmp	r3, #5
 80064a6:	d908      	bls.n	80064ba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2220      	movs	r2, #32
 80064ac:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2203      	movs	r2, #3
 80064b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80064b6:	2303      	movs	r3, #3
 80064b8:	e078      	b.n	80065ac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f003 0301 	and.w	r3, r3, #1
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d1e8      	bne.n	800649a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80064d0:	697a      	ldr	r2, [r7, #20]
 80064d2:	4b38      	ldr	r3, [pc, #224]	; (80065b4 <HAL_DMA_Init+0x158>)
 80064d4:	4013      	ands	r3, r2
 80064d6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	685a      	ldr	r2, [r3, #4]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	689b      	ldr	r3, [r3, #8]
 80064e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80064e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	691b      	ldr	r3, [r3, #16]
 80064ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	699b      	ldr	r3, [r3, #24]
 80064f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6a1b      	ldr	r3, [r3, #32]
 8006504:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006506:	697a      	ldr	r2, [r7, #20]
 8006508:	4313      	orrs	r3, r2
 800650a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006510:	2b04      	cmp	r3, #4
 8006512:	d107      	bne.n	8006524 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800651c:	4313      	orrs	r3, r2
 800651e:	697a      	ldr	r2, [r7, #20]
 8006520:	4313      	orrs	r3, r2
 8006522:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	697a      	ldr	r2, [r7, #20]
 800652a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	695b      	ldr	r3, [r3, #20]
 8006532:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	f023 0307 	bic.w	r3, r3, #7
 800653a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006540:	697a      	ldr	r2, [r7, #20]
 8006542:	4313      	orrs	r3, r2
 8006544:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800654a:	2b04      	cmp	r3, #4
 800654c:	d117      	bne.n	800657e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006552:	697a      	ldr	r2, [r7, #20]
 8006554:	4313      	orrs	r3, r2
 8006556:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800655c:	2b00      	cmp	r3, #0
 800655e:	d00e      	beq.n	800657e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006560:	6878      	ldr	r0, [r7, #4]
 8006562:	f000 fa9f 	bl	8006aa4 <DMA_CheckFifoParam>
 8006566:	4603      	mov	r3, r0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d008      	beq.n	800657e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2240      	movs	r2, #64	; 0x40
 8006570:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2201      	movs	r2, #1
 8006576:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800657a:	2301      	movs	r3, #1
 800657c:	e016      	b.n	80065ac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	697a      	ldr	r2, [r7, #20]
 8006584:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f000 fa56 	bl	8006a38 <DMA_CalcBaseAndBitshift>
 800658c:	4603      	mov	r3, r0
 800658e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006594:	223f      	movs	r2, #63	; 0x3f
 8006596:	409a      	lsls	r2, r3
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2200      	movs	r2, #0
 80065a0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2201      	movs	r2, #1
 80065a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80065aa:	2300      	movs	r3, #0
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3718      	adds	r7, #24
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}
 80065b4:	f010803f 	.word	0xf010803f

080065b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b086      	sub	sp, #24
 80065bc:	af00      	add	r7, sp, #0
 80065be:	60f8      	str	r0, [r7, #12]
 80065c0:	60b9      	str	r1, [r7, #8]
 80065c2:	607a      	str	r2, [r7, #4]
 80065c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065c6:	2300      	movs	r3, #0
 80065c8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065ce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80065d6:	2b01      	cmp	r3, #1
 80065d8:	d101      	bne.n	80065de <HAL_DMA_Start_IT+0x26>
 80065da:	2302      	movs	r3, #2
 80065dc:	e040      	b.n	8006660 <HAL_DMA_Start_IT+0xa8>
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	2201      	movs	r2, #1
 80065e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80065ec:	b2db      	uxtb	r3, r3
 80065ee:	2b01      	cmp	r3, #1
 80065f0:	d12f      	bne.n	8006652 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2202      	movs	r2, #2
 80065f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2200      	movs	r2, #0
 80065fe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	687a      	ldr	r2, [r7, #4]
 8006604:	68b9      	ldr	r1, [r7, #8]
 8006606:	68f8      	ldr	r0, [r7, #12]
 8006608:	f000 f9e8 	bl	80069dc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006610:	223f      	movs	r2, #63	; 0x3f
 8006612:	409a      	lsls	r2, r3
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	681a      	ldr	r2, [r3, #0]
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f042 0216 	orr.w	r2, r2, #22
 8006626:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662c:	2b00      	cmp	r3, #0
 800662e:	d007      	beq.n	8006640 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	681a      	ldr	r2, [r3, #0]
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f042 0208 	orr.w	r2, r2, #8
 800663e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	681a      	ldr	r2, [r3, #0]
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f042 0201 	orr.w	r2, r2, #1
 800664e:	601a      	str	r2, [r3, #0]
 8006650:	e005      	b.n	800665e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2200      	movs	r2, #0
 8006656:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800665a:	2302      	movs	r3, #2
 800665c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800665e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006660:	4618      	mov	r0, r3
 8006662:	3718      	adds	r7, #24
 8006664:	46bd      	mov	sp, r7
 8006666:	bd80      	pop	{r7, pc}

08006668 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006668:	b480      	push	{r7}
 800666a:	b083      	sub	sp, #12
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006676:	b2db      	uxtb	r3, r3
 8006678:	2b02      	cmp	r3, #2
 800667a:	d004      	beq.n	8006686 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2280      	movs	r2, #128	; 0x80
 8006680:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	e00c      	b.n	80066a0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2205      	movs	r2, #5
 800668a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f022 0201 	bic.w	r2, r2, #1
 800669c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800669e:	2300      	movs	r3, #0
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	370c      	adds	r7, #12
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr

080066ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b086      	sub	sp, #24
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80066b4:	2300      	movs	r3, #0
 80066b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80066b8:	4b92      	ldr	r3, [pc, #584]	; (8006904 <HAL_DMA_IRQHandler+0x258>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a92      	ldr	r2, [pc, #584]	; (8006908 <HAL_DMA_IRQHandler+0x25c>)
 80066be:	fba2 2303 	umull	r2, r3, r2, r3
 80066c2:	0a9b      	lsrs	r3, r3, #10
 80066c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066d6:	2208      	movs	r2, #8
 80066d8:	409a      	lsls	r2, r3
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	4013      	ands	r3, r2
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d01a      	beq.n	8006718 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f003 0304 	and.w	r3, r3, #4
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d013      	beq.n	8006718 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f022 0204 	bic.w	r2, r2, #4
 80066fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006704:	2208      	movs	r2, #8
 8006706:	409a      	lsls	r2, r3
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006710:	f043 0201 	orr.w	r2, r3, #1
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800671c:	2201      	movs	r2, #1
 800671e:	409a      	lsls	r2, r3
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	4013      	ands	r3, r2
 8006724:	2b00      	cmp	r3, #0
 8006726:	d012      	beq.n	800674e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	695b      	ldr	r3, [r3, #20]
 800672e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006732:	2b00      	cmp	r3, #0
 8006734:	d00b      	beq.n	800674e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800673a:	2201      	movs	r2, #1
 800673c:	409a      	lsls	r2, r3
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006746:	f043 0202 	orr.w	r2, r3, #2
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006752:	2204      	movs	r2, #4
 8006754:	409a      	lsls	r2, r3
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	4013      	ands	r3, r2
 800675a:	2b00      	cmp	r3, #0
 800675c:	d012      	beq.n	8006784 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f003 0302 	and.w	r3, r3, #2
 8006768:	2b00      	cmp	r3, #0
 800676a:	d00b      	beq.n	8006784 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006770:	2204      	movs	r2, #4
 8006772:	409a      	lsls	r2, r3
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800677c:	f043 0204 	orr.w	r2, r3, #4
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006788:	2210      	movs	r2, #16
 800678a:	409a      	lsls	r2, r3
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	4013      	ands	r3, r2
 8006790:	2b00      	cmp	r3, #0
 8006792:	d043      	beq.n	800681c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f003 0308 	and.w	r3, r3, #8
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d03c      	beq.n	800681c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067a6:	2210      	movs	r2, #16
 80067a8:	409a      	lsls	r2, r3
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d018      	beq.n	80067ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d108      	bne.n	80067dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d024      	beq.n	800681c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	4798      	blx	r3
 80067da:	e01f      	b.n	800681c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d01b      	beq.n	800681c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	4798      	blx	r3
 80067ec:	e016      	b.n	800681c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d107      	bne.n	800680c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	681a      	ldr	r2, [r3, #0]
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f022 0208 	bic.w	r2, r2, #8
 800680a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006810:	2b00      	cmp	r3, #0
 8006812:	d003      	beq.n	800681c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006820:	2220      	movs	r2, #32
 8006822:	409a      	lsls	r2, r3
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	4013      	ands	r3, r2
 8006828:	2b00      	cmp	r3, #0
 800682a:	f000 808e 	beq.w	800694a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f003 0310 	and.w	r3, r3, #16
 8006838:	2b00      	cmp	r3, #0
 800683a:	f000 8086 	beq.w	800694a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006842:	2220      	movs	r2, #32
 8006844:	409a      	lsls	r2, r3
 8006846:	693b      	ldr	r3, [r7, #16]
 8006848:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006850:	b2db      	uxtb	r3, r3
 8006852:	2b05      	cmp	r3, #5
 8006854:	d136      	bne.n	80068c4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f022 0216 	bic.w	r2, r2, #22
 8006864:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	695a      	ldr	r2, [r3, #20]
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006874:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800687a:	2b00      	cmp	r3, #0
 800687c:	d103      	bne.n	8006886 <HAL_DMA_IRQHandler+0x1da>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006882:	2b00      	cmp	r3, #0
 8006884:	d007      	beq.n	8006896 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	681a      	ldr	r2, [r3, #0]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f022 0208 	bic.w	r2, r2, #8
 8006894:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800689a:	223f      	movs	r2, #63	; 0x3f
 800689c:	409a      	lsls	r2, r3
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2200      	movs	r2, #0
 80068a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2201      	movs	r2, #1
 80068ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d07d      	beq.n	80069b6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	4798      	blx	r3
        }
        return;
 80068c2:	e078      	b.n	80069b6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d01c      	beq.n	800690c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d108      	bne.n	80068f2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d030      	beq.n	800694a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	4798      	blx	r3
 80068f0:	e02b      	b.n	800694a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d027      	beq.n	800694a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	4798      	blx	r3
 8006902:	e022      	b.n	800694a <HAL_DMA_IRQHandler+0x29e>
 8006904:	20000064 	.word	0x20000064
 8006908:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006916:	2b00      	cmp	r3, #0
 8006918:	d10f      	bne.n	800693a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	681a      	ldr	r2, [r3, #0]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f022 0210 	bic.w	r2, r2, #16
 8006928:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2200      	movs	r2, #0
 800692e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2201      	movs	r2, #1
 8006936:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800693e:	2b00      	cmp	r3, #0
 8006940:	d003      	beq.n	800694a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800694e:	2b00      	cmp	r3, #0
 8006950:	d032      	beq.n	80069b8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006956:	f003 0301 	and.w	r3, r3, #1
 800695a:	2b00      	cmp	r3, #0
 800695c:	d022      	beq.n	80069a4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2205      	movs	r2, #5
 8006962:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	681a      	ldr	r2, [r3, #0]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f022 0201 	bic.w	r2, r2, #1
 8006974:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	3301      	adds	r3, #1
 800697a:	60bb      	str	r3, [r7, #8]
 800697c:	697a      	ldr	r2, [r7, #20]
 800697e:	429a      	cmp	r2, r3
 8006980:	d307      	bcc.n	8006992 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f003 0301 	and.w	r3, r3, #1
 800698c:	2b00      	cmp	r3, #0
 800698e:	d1f2      	bne.n	8006976 <HAL_DMA_IRQHandler+0x2ca>
 8006990:	e000      	b.n	8006994 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8006992:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2200      	movs	r2, #0
 8006998:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2201      	movs	r2, #1
 80069a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d005      	beq.n	80069b8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	4798      	blx	r3
 80069b4:	e000      	b.n	80069b8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80069b6:	bf00      	nop
    }
  }
}
 80069b8:	3718      	adds	r7, #24
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop

080069c0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b083      	sub	sp, #12
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80069ce:	b2db      	uxtb	r3, r3
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	370c      	adds	r7, #12
 80069d4:	46bd      	mov	sp, r7
 80069d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069da:	4770      	bx	lr

080069dc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80069dc:	b480      	push	{r7}
 80069de:	b085      	sub	sp, #20
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	60f8      	str	r0, [r7, #12]
 80069e4:	60b9      	str	r1, [r7, #8]
 80069e6:	607a      	str	r2, [r7, #4]
 80069e8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80069f8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	683a      	ldr	r2, [r7, #0]
 8006a00:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	689b      	ldr	r3, [r3, #8]
 8006a06:	2b40      	cmp	r3, #64	; 0x40
 8006a08:	d108      	bne.n	8006a1c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	687a      	ldr	r2, [r7, #4]
 8006a10:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	68ba      	ldr	r2, [r7, #8]
 8006a18:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006a1a:	e007      	b.n	8006a2c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	68ba      	ldr	r2, [r7, #8]
 8006a22:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	687a      	ldr	r2, [r7, #4]
 8006a2a:	60da      	str	r2, [r3, #12]
}
 8006a2c:	bf00      	nop
 8006a2e:	3714      	adds	r7, #20
 8006a30:	46bd      	mov	sp, r7
 8006a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a36:	4770      	bx	lr

08006a38 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b085      	sub	sp, #20
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	b2db      	uxtb	r3, r3
 8006a46:	3b10      	subs	r3, #16
 8006a48:	4a14      	ldr	r2, [pc, #80]	; (8006a9c <DMA_CalcBaseAndBitshift+0x64>)
 8006a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a4e:	091b      	lsrs	r3, r3, #4
 8006a50:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006a52:	4a13      	ldr	r2, [pc, #76]	; (8006aa0 <DMA_CalcBaseAndBitshift+0x68>)
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	4413      	add	r3, r2
 8006a58:	781b      	ldrb	r3, [r3, #0]
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2b03      	cmp	r3, #3
 8006a64:	d909      	bls.n	8006a7a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006a6e:	f023 0303 	bic.w	r3, r3, #3
 8006a72:	1d1a      	adds	r2, r3, #4
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	659a      	str	r2, [r3, #88]	; 0x58
 8006a78:	e007      	b.n	8006a8a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006a82:	f023 0303 	bic.w	r3, r3, #3
 8006a86:	687a      	ldr	r2, [r7, #4]
 8006a88:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006a8e:	4618      	mov	r0, r3
 8006a90:	3714      	adds	r7, #20
 8006a92:	46bd      	mov	sp, r7
 8006a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a98:	4770      	bx	lr
 8006a9a:	bf00      	nop
 8006a9c:	aaaaaaab 	.word	0xaaaaaaab
 8006aa0:	0800cbd0 	.word	0x0800cbd0

08006aa4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b085      	sub	sp, #20
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006aac:	2300      	movs	r3, #0
 8006aae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ab4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	699b      	ldr	r3, [r3, #24]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d11f      	bne.n	8006afe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	2b03      	cmp	r3, #3
 8006ac2:	d855      	bhi.n	8006b70 <DMA_CheckFifoParam+0xcc>
 8006ac4:	a201      	add	r2, pc, #4	; (adr r2, 8006acc <DMA_CheckFifoParam+0x28>)
 8006ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aca:	bf00      	nop
 8006acc:	08006add 	.word	0x08006add
 8006ad0:	08006aef 	.word	0x08006aef
 8006ad4:	08006add 	.word	0x08006add
 8006ad8:	08006b71 	.word	0x08006b71
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ae0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d045      	beq.n	8006b74 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006aec:	e042      	b.n	8006b74 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006af2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006af6:	d13f      	bne.n	8006b78 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8006af8:	2301      	movs	r3, #1
 8006afa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006afc:	e03c      	b.n	8006b78 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	699b      	ldr	r3, [r3, #24]
 8006b02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b06:	d121      	bne.n	8006b4c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	2b03      	cmp	r3, #3
 8006b0c:	d836      	bhi.n	8006b7c <DMA_CheckFifoParam+0xd8>
 8006b0e:	a201      	add	r2, pc, #4	; (adr r2, 8006b14 <DMA_CheckFifoParam+0x70>)
 8006b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b14:	08006b25 	.word	0x08006b25
 8006b18:	08006b2b 	.word	0x08006b2b
 8006b1c:	08006b25 	.word	0x08006b25
 8006b20:	08006b3d 	.word	0x08006b3d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006b24:	2301      	movs	r3, #1
 8006b26:	73fb      	strb	r3, [r7, #15]
      break;
 8006b28:	e02f      	b.n	8006b8a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b2e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d024      	beq.n	8006b80 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b3a:	e021      	b.n	8006b80 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b40:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006b44:	d11e      	bne.n	8006b84 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8006b46:	2301      	movs	r3, #1
 8006b48:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006b4a:	e01b      	b.n	8006b84 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	2b02      	cmp	r3, #2
 8006b50:	d902      	bls.n	8006b58 <DMA_CheckFifoParam+0xb4>
 8006b52:	2b03      	cmp	r3, #3
 8006b54:	d003      	beq.n	8006b5e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006b56:	e018      	b.n	8006b8a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	73fb      	strb	r3, [r7, #15]
      break;
 8006b5c:	e015      	b.n	8006b8a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b62:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d00e      	beq.n	8006b88 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	73fb      	strb	r3, [r7, #15]
      break;
 8006b6e:	e00b      	b.n	8006b88 <DMA_CheckFifoParam+0xe4>
      break;
 8006b70:	bf00      	nop
 8006b72:	e00a      	b.n	8006b8a <DMA_CheckFifoParam+0xe6>
      break;
 8006b74:	bf00      	nop
 8006b76:	e008      	b.n	8006b8a <DMA_CheckFifoParam+0xe6>
      break;
 8006b78:	bf00      	nop
 8006b7a:	e006      	b.n	8006b8a <DMA_CheckFifoParam+0xe6>
      break;
 8006b7c:	bf00      	nop
 8006b7e:	e004      	b.n	8006b8a <DMA_CheckFifoParam+0xe6>
      break;
 8006b80:	bf00      	nop
 8006b82:	e002      	b.n	8006b8a <DMA_CheckFifoParam+0xe6>
      break;   
 8006b84:	bf00      	nop
 8006b86:	e000      	b.n	8006b8a <DMA_CheckFifoParam+0xe6>
      break;
 8006b88:	bf00      	nop
    }
  } 
  
  return status; 
 8006b8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3714      	adds	r7, #20
 8006b90:	46bd      	mov	sp, r7
 8006b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b96:	4770      	bx	lr

08006b98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b089      	sub	sp, #36	; 0x24
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006baa:	2300      	movs	r3, #0
 8006bac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006bae:	2300      	movs	r3, #0
 8006bb0:	61fb      	str	r3, [r7, #28]
 8006bb2:	e16b      	b.n	8006e8c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	69fb      	ldr	r3, [r7, #28]
 8006bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8006bbc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	697a      	ldr	r2, [r7, #20]
 8006bc4:	4013      	ands	r3, r2
 8006bc6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006bc8:	693a      	ldr	r2, [r7, #16]
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	429a      	cmp	r2, r3
 8006bce:	f040 815a 	bne.w	8006e86 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	2b01      	cmp	r3, #1
 8006bd8:	d00b      	beq.n	8006bf2 <HAL_GPIO_Init+0x5a>
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	2b02      	cmp	r3, #2
 8006be0:	d007      	beq.n	8006bf2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006be6:	2b11      	cmp	r3, #17
 8006be8:	d003      	beq.n	8006bf2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	2b12      	cmp	r3, #18
 8006bf0:	d130      	bne.n	8006c54 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	689b      	ldr	r3, [r3, #8]
 8006bf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006bf8:	69fb      	ldr	r3, [r7, #28]
 8006bfa:	005b      	lsls	r3, r3, #1
 8006bfc:	2203      	movs	r2, #3
 8006bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8006c02:	43db      	mvns	r3, r3
 8006c04:	69ba      	ldr	r2, [r7, #24]
 8006c06:	4013      	ands	r3, r2
 8006c08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	68da      	ldr	r2, [r3, #12]
 8006c0e:	69fb      	ldr	r3, [r7, #28]
 8006c10:	005b      	lsls	r3, r3, #1
 8006c12:	fa02 f303 	lsl.w	r3, r2, r3
 8006c16:	69ba      	ldr	r2, [r7, #24]
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	69ba      	ldr	r2, [r7, #24]
 8006c20:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006c28:	2201      	movs	r2, #1
 8006c2a:	69fb      	ldr	r3, [r7, #28]
 8006c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c30:	43db      	mvns	r3, r3
 8006c32:	69ba      	ldr	r2, [r7, #24]
 8006c34:	4013      	ands	r3, r2
 8006c36:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	091b      	lsrs	r3, r3, #4
 8006c3e:	f003 0201 	and.w	r2, r3, #1
 8006c42:	69fb      	ldr	r3, [r7, #28]
 8006c44:	fa02 f303 	lsl.w	r3, r2, r3
 8006c48:	69ba      	ldr	r2, [r7, #24]
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	69ba      	ldr	r2, [r7, #24]
 8006c52:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	68db      	ldr	r3, [r3, #12]
 8006c58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006c5a:	69fb      	ldr	r3, [r7, #28]
 8006c5c:	005b      	lsls	r3, r3, #1
 8006c5e:	2203      	movs	r2, #3
 8006c60:	fa02 f303 	lsl.w	r3, r2, r3
 8006c64:	43db      	mvns	r3, r3
 8006c66:	69ba      	ldr	r2, [r7, #24]
 8006c68:	4013      	ands	r3, r2
 8006c6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	689a      	ldr	r2, [r3, #8]
 8006c70:	69fb      	ldr	r3, [r7, #28]
 8006c72:	005b      	lsls	r3, r3, #1
 8006c74:	fa02 f303 	lsl.w	r3, r2, r3
 8006c78:	69ba      	ldr	r2, [r7, #24]
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	69ba      	ldr	r2, [r7, #24]
 8006c82:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	2b02      	cmp	r3, #2
 8006c8a:	d003      	beq.n	8006c94 <HAL_GPIO_Init+0xfc>
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	2b12      	cmp	r3, #18
 8006c92:	d123      	bne.n	8006cdc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006c94:	69fb      	ldr	r3, [r7, #28]
 8006c96:	08da      	lsrs	r2, r3, #3
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	3208      	adds	r2, #8
 8006c9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ca0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006ca2:	69fb      	ldr	r3, [r7, #28]
 8006ca4:	f003 0307 	and.w	r3, r3, #7
 8006ca8:	009b      	lsls	r3, r3, #2
 8006caa:	220f      	movs	r2, #15
 8006cac:	fa02 f303 	lsl.w	r3, r2, r3
 8006cb0:	43db      	mvns	r3, r3
 8006cb2:	69ba      	ldr	r2, [r7, #24]
 8006cb4:	4013      	ands	r3, r2
 8006cb6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	691a      	ldr	r2, [r3, #16]
 8006cbc:	69fb      	ldr	r3, [r7, #28]
 8006cbe:	f003 0307 	and.w	r3, r3, #7
 8006cc2:	009b      	lsls	r3, r3, #2
 8006cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8006cc8:	69ba      	ldr	r2, [r7, #24]
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006cce:	69fb      	ldr	r3, [r7, #28]
 8006cd0:	08da      	lsrs	r2, r3, #3
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	3208      	adds	r2, #8
 8006cd6:	69b9      	ldr	r1, [r7, #24]
 8006cd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006ce2:	69fb      	ldr	r3, [r7, #28]
 8006ce4:	005b      	lsls	r3, r3, #1
 8006ce6:	2203      	movs	r2, #3
 8006ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8006cec:	43db      	mvns	r3, r3
 8006cee:	69ba      	ldr	r2, [r7, #24]
 8006cf0:	4013      	ands	r3, r2
 8006cf2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	f003 0203 	and.w	r2, r3, #3
 8006cfc:	69fb      	ldr	r3, [r7, #28]
 8006cfe:	005b      	lsls	r3, r3, #1
 8006d00:	fa02 f303 	lsl.w	r3, r2, r3
 8006d04:	69ba      	ldr	r2, [r7, #24]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	69ba      	ldr	r2, [r7, #24]
 8006d0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	f000 80b4 	beq.w	8006e86 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006d1e:	2300      	movs	r3, #0
 8006d20:	60fb      	str	r3, [r7, #12]
 8006d22:	4b5f      	ldr	r3, [pc, #380]	; (8006ea0 <HAL_GPIO_Init+0x308>)
 8006d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d26:	4a5e      	ldr	r2, [pc, #376]	; (8006ea0 <HAL_GPIO_Init+0x308>)
 8006d28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006d2c:	6453      	str	r3, [r2, #68]	; 0x44
 8006d2e:	4b5c      	ldr	r3, [pc, #368]	; (8006ea0 <HAL_GPIO_Init+0x308>)
 8006d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d36:	60fb      	str	r3, [r7, #12]
 8006d38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006d3a:	4a5a      	ldr	r2, [pc, #360]	; (8006ea4 <HAL_GPIO_Init+0x30c>)
 8006d3c:	69fb      	ldr	r3, [r7, #28]
 8006d3e:	089b      	lsrs	r3, r3, #2
 8006d40:	3302      	adds	r3, #2
 8006d42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006d48:	69fb      	ldr	r3, [r7, #28]
 8006d4a:	f003 0303 	and.w	r3, r3, #3
 8006d4e:	009b      	lsls	r3, r3, #2
 8006d50:	220f      	movs	r2, #15
 8006d52:	fa02 f303 	lsl.w	r3, r2, r3
 8006d56:	43db      	mvns	r3, r3
 8006d58:	69ba      	ldr	r2, [r7, #24]
 8006d5a:	4013      	ands	r3, r2
 8006d5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	4a51      	ldr	r2, [pc, #324]	; (8006ea8 <HAL_GPIO_Init+0x310>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d02b      	beq.n	8006dbe <HAL_GPIO_Init+0x226>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	4a50      	ldr	r2, [pc, #320]	; (8006eac <HAL_GPIO_Init+0x314>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d025      	beq.n	8006dba <HAL_GPIO_Init+0x222>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	4a4f      	ldr	r2, [pc, #316]	; (8006eb0 <HAL_GPIO_Init+0x318>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d01f      	beq.n	8006db6 <HAL_GPIO_Init+0x21e>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	4a4e      	ldr	r2, [pc, #312]	; (8006eb4 <HAL_GPIO_Init+0x31c>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d019      	beq.n	8006db2 <HAL_GPIO_Init+0x21a>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	4a4d      	ldr	r2, [pc, #308]	; (8006eb8 <HAL_GPIO_Init+0x320>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d013      	beq.n	8006dae <HAL_GPIO_Init+0x216>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	4a4c      	ldr	r2, [pc, #304]	; (8006ebc <HAL_GPIO_Init+0x324>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d00d      	beq.n	8006daa <HAL_GPIO_Init+0x212>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	4a4b      	ldr	r2, [pc, #300]	; (8006ec0 <HAL_GPIO_Init+0x328>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d007      	beq.n	8006da6 <HAL_GPIO_Init+0x20e>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	4a4a      	ldr	r2, [pc, #296]	; (8006ec4 <HAL_GPIO_Init+0x32c>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d101      	bne.n	8006da2 <HAL_GPIO_Init+0x20a>
 8006d9e:	2307      	movs	r3, #7
 8006da0:	e00e      	b.n	8006dc0 <HAL_GPIO_Init+0x228>
 8006da2:	2308      	movs	r3, #8
 8006da4:	e00c      	b.n	8006dc0 <HAL_GPIO_Init+0x228>
 8006da6:	2306      	movs	r3, #6
 8006da8:	e00a      	b.n	8006dc0 <HAL_GPIO_Init+0x228>
 8006daa:	2305      	movs	r3, #5
 8006dac:	e008      	b.n	8006dc0 <HAL_GPIO_Init+0x228>
 8006dae:	2304      	movs	r3, #4
 8006db0:	e006      	b.n	8006dc0 <HAL_GPIO_Init+0x228>
 8006db2:	2303      	movs	r3, #3
 8006db4:	e004      	b.n	8006dc0 <HAL_GPIO_Init+0x228>
 8006db6:	2302      	movs	r3, #2
 8006db8:	e002      	b.n	8006dc0 <HAL_GPIO_Init+0x228>
 8006dba:	2301      	movs	r3, #1
 8006dbc:	e000      	b.n	8006dc0 <HAL_GPIO_Init+0x228>
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	69fa      	ldr	r2, [r7, #28]
 8006dc2:	f002 0203 	and.w	r2, r2, #3
 8006dc6:	0092      	lsls	r2, r2, #2
 8006dc8:	4093      	lsls	r3, r2
 8006dca:	69ba      	ldr	r2, [r7, #24]
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006dd0:	4934      	ldr	r1, [pc, #208]	; (8006ea4 <HAL_GPIO_Init+0x30c>)
 8006dd2:	69fb      	ldr	r3, [r7, #28]
 8006dd4:	089b      	lsrs	r3, r3, #2
 8006dd6:	3302      	adds	r3, #2
 8006dd8:	69ba      	ldr	r2, [r7, #24]
 8006dda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006dde:	4b3a      	ldr	r3, [pc, #232]	; (8006ec8 <HAL_GPIO_Init+0x330>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006de4:	693b      	ldr	r3, [r7, #16]
 8006de6:	43db      	mvns	r3, r3
 8006de8:	69ba      	ldr	r2, [r7, #24]
 8006dea:	4013      	ands	r3, r2
 8006dec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	685b      	ldr	r3, [r3, #4]
 8006df2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d003      	beq.n	8006e02 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006dfa:	69ba      	ldr	r2, [r7, #24]
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006e02:	4a31      	ldr	r2, [pc, #196]	; (8006ec8 <HAL_GPIO_Init+0x330>)
 8006e04:	69bb      	ldr	r3, [r7, #24]
 8006e06:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006e08:	4b2f      	ldr	r3, [pc, #188]	; (8006ec8 <HAL_GPIO_Init+0x330>)
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	43db      	mvns	r3, r3
 8006e12:	69ba      	ldr	r2, [r7, #24]
 8006e14:	4013      	ands	r3, r2
 8006e16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d003      	beq.n	8006e2c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006e24:	69ba      	ldr	r2, [r7, #24]
 8006e26:	693b      	ldr	r3, [r7, #16]
 8006e28:	4313      	orrs	r3, r2
 8006e2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006e2c:	4a26      	ldr	r2, [pc, #152]	; (8006ec8 <HAL_GPIO_Init+0x330>)
 8006e2e:	69bb      	ldr	r3, [r7, #24]
 8006e30:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006e32:	4b25      	ldr	r3, [pc, #148]	; (8006ec8 <HAL_GPIO_Init+0x330>)
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	43db      	mvns	r3, r3
 8006e3c:	69ba      	ldr	r2, [r7, #24]
 8006e3e:	4013      	ands	r3, r2
 8006e40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d003      	beq.n	8006e56 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006e4e:	69ba      	ldr	r2, [r7, #24]
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	4313      	orrs	r3, r2
 8006e54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006e56:	4a1c      	ldr	r2, [pc, #112]	; (8006ec8 <HAL_GPIO_Init+0x330>)
 8006e58:	69bb      	ldr	r3, [r7, #24]
 8006e5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006e5c:	4b1a      	ldr	r3, [pc, #104]	; (8006ec8 <HAL_GPIO_Init+0x330>)
 8006e5e:	68db      	ldr	r3, [r3, #12]
 8006e60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006e62:	693b      	ldr	r3, [r7, #16]
 8006e64:	43db      	mvns	r3, r3
 8006e66:	69ba      	ldr	r2, [r7, #24]
 8006e68:	4013      	ands	r3, r2
 8006e6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d003      	beq.n	8006e80 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006e78:	69ba      	ldr	r2, [r7, #24]
 8006e7a:	693b      	ldr	r3, [r7, #16]
 8006e7c:	4313      	orrs	r3, r2
 8006e7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006e80:	4a11      	ldr	r2, [pc, #68]	; (8006ec8 <HAL_GPIO_Init+0x330>)
 8006e82:	69bb      	ldr	r3, [r7, #24]
 8006e84:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006e86:	69fb      	ldr	r3, [r7, #28]
 8006e88:	3301      	adds	r3, #1
 8006e8a:	61fb      	str	r3, [r7, #28]
 8006e8c:	69fb      	ldr	r3, [r7, #28]
 8006e8e:	2b0f      	cmp	r3, #15
 8006e90:	f67f ae90 	bls.w	8006bb4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006e94:	bf00      	nop
 8006e96:	3724      	adds	r7, #36	; 0x24
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9e:	4770      	bx	lr
 8006ea0:	40023800 	.word	0x40023800
 8006ea4:	40013800 	.word	0x40013800
 8006ea8:	40020000 	.word	0x40020000
 8006eac:	40020400 	.word	0x40020400
 8006eb0:	40020800 	.word	0x40020800
 8006eb4:	40020c00 	.word	0x40020c00
 8006eb8:	40021000 	.word	0x40021000
 8006ebc:	40021400 	.word	0x40021400
 8006ec0:	40021800 	.word	0x40021800
 8006ec4:	40021c00 	.word	0x40021c00
 8006ec8:	40013c00 	.word	0x40013c00

08006ecc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b085      	sub	sp, #20
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
 8006ed4:	460b      	mov	r3, r1
 8006ed6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	691a      	ldr	r2, [r3, #16]
 8006edc:	887b      	ldrh	r3, [r7, #2]
 8006ede:	4013      	ands	r3, r2
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d002      	beq.n	8006eea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	73fb      	strb	r3, [r7, #15]
 8006ee8:	e001      	b.n	8006eee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006eea:	2300      	movs	r3, #0
 8006eec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006eee:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	3714      	adds	r7, #20
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efa:	4770      	bx	lr

08006efc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b083      	sub	sp, #12
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
 8006f04:	460b      	mov	r3, r1
 8006f06:	807b      	strh	r3, [r7, #2]
 8006f08:	4613      	mov	r3, r2
 8006f0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006f0c:	787b      	ldrb	r3, [r7, #1]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d003      	beq.n	8006f1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006f12:	887a      	ldrh	r2, [r7, #2]
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006f18:	e003      	b.n	8006f22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006f1a:	887b      	ldrh	r3, [r7, #2]
 8006f1c:	041a      	lsls	r2, r3, #16
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	619a      	str	r2, [r3, #24]
}
 8006f22:	bf00      	nop
 8006f24:	370c      	adds	r7, #12
 8006f26:	46bd      	mov	sp, r7
 8006f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2c:	4770      	bx	lr

08006f2e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006f2e:	b480      	push	{r7}
 8006f30:	b083      	sub	sp, #12
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	6078      	str	r0, [r7, #4]
 8006f36:	460b      	mov	r3, r1
 8006f38:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	695a      	ldr	r2, [r3, #20]
 8006f3e:	887b      	ldrh	r3, [r7, #2]
 8006f40:	401a      	ands	r2, r3
 8006f42:	887b      	ldrh	r3, [r7, #2]
 8006f44:	429a      	cmp	r2, r3
 8006f46:	d104      	bne.n	8006f52 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006f48:	887b      	ldrh	r3, [r7, #2]
 8006f4a:	041a      	lsls	r2, r3, #16
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8006f50:	e002      	b.n	8006f58 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8006f52:	887a      	ldrh	r2, [r7, #2]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	619a      	str	r2, [r3, #24]
}
 8006f58:	bf00      	nop
 8006f5a:	370c      	adds	r7, #12
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr

08006f64 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b082      	sub	sp, #8
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006f6e:	4b08      	ldr	r3, [pc, #32]	; (8006f90 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006f70:	695a      	ldr	r2, [r3, #20]
 8006f72:	88fb      	ldrh	r3, [r7, #6]
 8006f74:	4013      	ands	r3, r2
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d006      	beq.n	8006f88 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006f7a:	4a05      	ldr	r2, [pc, #20]	; (8006f90 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006f7c:	88fb      	ldrh	r3, [r7, #6]
 8006f7e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006f80:	88fb      	ldrh	r3, [r7, #6]
 8006f82:	4618      	mov	r0, r3
 8006f84:	f7fc fef2 	bl	8003d6c <HAL_GPIO_EXTI_Callback>
  }
}
 8006f88:	bf00      	nop
 8006f8a:	3708      	adds	r7, #8
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}
 8006f90:	40013c00 	.word	0x40013c00

08006f94 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b084      	sub	sp, #16
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d101      	bne.n	8006fa6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	e11f      	b.n	80071e6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fac:	b2db      	uxtb	r3, r3
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d106      	bne.n	8006fc0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f7fd fd7c 	bl	8004ab8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2224      	movs	r2, #36	; 0x24
 8006fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	681a      	ldr	r2, [r3, #0]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f022 0201 	bic.w	r2, r2, #1
 8006fd6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006fe6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006ff6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006ff8:	f003 f8f6 	bl	800a1e8 <HAL_RCC_GetPCLK1Freq>
 8006ffc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	685b      	ldr	r3, [r3, #4]
 8007002:	4a7b      	ldr	r2, [pc, #492]	; (80071f0 <HAL_I2C_Init+0x25c>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d807      	bhi.n	8007018 <HAL_I2C_Init+0x84>
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	4a7a      	ldr	r2, [pc, #488]	; (80071f4 <HAL_I2C_Init+0x260>)
 800700c:	4293      	cmp	r3, r2
 800700e:	bf94      	ite	ls
 8007010:	2301      	movls	r3, #1
 8007012:	2300      	movhi	r3, #0
 8007014:	b2db      	uxtb	r3, r3
 8007016:	e006      	b.n	8007026 <HAL_I2C_Init+0x92>
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	4a77      	ldr	r2, [pc, #476]	; (80071f8 <HAL_I2C_Init+0x264>)
 800701c:	4293      	cmp	r3, r2
 800701e:	bf94      	ite	ls
 8007020:	2301      	movls	r3, #1
 8007022:	2300      	movhi	r3, #0
 8007024:	b2db      	uxtb	r3, r3
 8007026:	2b00      	cmp	r3, #0
 8007028:	d001      	beq.n	800702e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800702a:	2301      	movs	r3, #1
 800702c:	e0db      	b.n	80071e6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	4a72      	ldr	r2, [pc, #456]	; (80071fc <HAL_I2C_Init+0x268>)
 8007032:	fba2 2303 	umull	r2, r3, r2, r3
 8007036:	0c9b      	lsrs	r3, r3, #18
 8007038:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	68ba      	ldr	r2, [r7, #8]
 800704a:	430a      	orrs	r2, r1
 800704c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	6a1b      	ldr	r3, [r3, #32]
 8007054:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	4a64      	ldr	r2, [pc, #400]	; (80071f0 <HAL_I2C_Init+0x25c>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d802      	bhi.n	8007068 <HAL_I2C_Init+0xd4>
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	3301      	adds	r3, #1
 8007066:	e009      	b.n	800707c <HAL_I2C_Init+0xe8>
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800706e:	fb02 f303 	mul.w	r3, r2, r3
 8007072:	4a63      	ldr	r2, [pc, #396]	; (8007200 <HAL_I2C_Init+0x26c>)
 8007074:	fba2 2303 	umull	r2, r3, r2, r3
 8007078:	099b      	lsrs	r3, r3, #6
 800707a:	3301      	adds	r3, #1
 800707c:	687a      	ldr	r2, [r7, #4]
 800707e:	6812      	ldr	r2, [r2, #0]
 8007080:	430b      	orrs	r3, r1
 8007082:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	69db      	ldr	r3, [r3, #28]
 800708a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800708e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	4956      	ldr	r1, [pc, #344]	; (80071f0 <HAL_I2C_Init+0x25c>)
 8007098:	428b      	cmp	r3, r1
 800709a:	d80d      	bhi.n	80070b8 <HAL_I2C_Init+0x124>
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	1e59      	subs	r1, r3, #1
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	005b      	lsls	r3, r3, #1
 80070a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80070aa:	3301      	adds	r3, #1
 80070ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80070b0:	2b04      	cmp	r3, #4
 80070b2:	bf38      	it	cc
 80070b4:	2304      	movcc	r3, #4
 80070b6:	e04f      	b.n	8007158 <HAL_I2C_Init+0x1c4>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	689b      	ldr	r3, [r3, #8]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d111      	bne.n	80070e4 <HAL_I2C_Init+0x150>
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	1e58      	subs	r0, r3, #1
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6859      	ldr	r1, [r3, #4]
 80070c8:	460b      	mov	r3, r1
 80070ca:	005b      	lsls	r3, r3, #1
 80070cc:	440b      	add	r3, r1
 80070ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80070d2:	3301      	adds	r3, #1
 80070d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80070d8:	2b00      	cmp	r3, #0
 80070da:	bf0c      	ite	eq
 80070dc:	2301      	moveq	r3, #1
 80070de:	2300      	movne	r3, #0
 80070e0:	b2db      	uxtb	r3, r3
 80070e2:	e012      	b.n	800710a <HAL_I2C_Init+0x176>
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	1e58      	subs	r0, r3, #1
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6859      	ldr	r1, [r3, #4]
 80070ec:	460b      	mov	r3, r1
 80070ee:	009b      	lsls	r3, r3, #2
 80070f0:	440b      	add	r3, r1
 80070f2:	0099      	lsls	r1, r3, #2
 80070f4:	440b      	add	r3, r1
 80070f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80070fa:	3301      	adds	r3, #1
 80070fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007100:	2b00      	cmp	r3, #0
 8007102:	bf0c      	ite	eq
 8007104:	2301      	moveq	r3, #1
 8007106:	2300      	movne	r3, #0
 8007108:	b2db      	uxtb	r3, r3
 800710a:	2b00      	cmp	r3, #0
 800710c:	d001      	beq.n	8007112 <HAL_I2C_Init+0x17e>
 800710e:	2301      	movs	r3, #1
 8007110:	e022      	b.n	8007158 <HAL_I2C_Init+0x1c4>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d10e      	bne.n	8007138 <HAL_I2C_Init+0x1a4>
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	1e58      	subs	r0, r3, #1
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6859      	ldr	r1, [r3, #4]
 8007122:	460b      	mov	r3, r1
 8007124:	005b      	lsls	r3, r3, #1
 8007126:	440b      	add	r3, r1
 8007128:	fbb0 f3f3 	udiv	r3, r0, r3
 800712c:	3301      	adds	r3, #1
 800712e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007132:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007136:	e00f      	b.n	8007158 <HAL_I2C_Init+0x1c4>
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	1e58      	subs	r0, r3, #1
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6859      	ldr	r1, [r3, #4]
 8007140:	460b      	mov	r3, r1
 8007142:	009b      	lsls	r3, r3, #2
 8007144:	440b      	add	r3, r1
 8007146:	0099      	lsls	r1, r3, #2
 8007148:	440b      	add	r3, r1
 800714a:	fbb0 f3f3 	udiv	r3, r0, r3
 800714e:	3301      	adds	r3, #1
 8007150:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007154:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007158:	6879      	ldr	r1, [r7, #4]
 800715a:	6809      	ldr	r1, [r1, #0]
 800715c:	4313      	orrs	r3, r2
 800715e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	69da      	ldr	r2, [r3, #28]
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6a1b      	ldr	r3, [r3, #32]
 8007172:	431a      	orrs	r2, r3
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	430a      	orrs	r2, r1
 800717a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	689b      	ldr	r3, [r3, #8]
 8007182:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007186:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800718a:	687a      	ldr	r2, [r7, #4]
 800718c:	6911      	ldr	r1, [r2, #16]
 800718e:	687a      	ldr	r2, [r7, #4]
 8007190:	68d2      	ldr	r2, [r2, #12]
 8007192:	4311      	orrs	r1, r2
 8007194:	687a      	ldr	r2, [r7, #4]
 8007196:	6812      	ldr	r2, [r2, #0]
 8007198:	430b      	orrs	r3, r1
 800719a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	68db      	ldr	r3, [r3, #12]
 80071a2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	695a      	ldr	r2, [r3, #20]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	699b      	ldr	r3, [r3, #24]
 80071ae:	431a      	orrs	r2, r3
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	430a      	orrs	r2, r1
 80071b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	681a      	ldr	r2, [r3, #0]
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f042 0201 	orr.w	r2, r2, #1
 80071c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2200      	movs	r2, #0
 80071cc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2220      	movs	r2, #32
 80071d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2200      	movs	r2, #0
 80071da:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2200      	movs	r2, #0
 80071e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80071e4:	2300      	movs	r3, #0
}
 80071e6:	4618      	mov	r0, r3
 80071e8:	3710      	adds	r7, #16
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bd80      	pop	{r7, pc}
 80071ee:	bf00      	nop
 80071f0:	000186a0 	.word	0x000186a0
 80071f4:	001e847f 	.word	0x001e847f
 80071f8:	003d08ff 	.word	0x003d08ff
 80071fc:	431bde83 	.word	0x431bde83
 8007200:	10624dd3 	.word	0x10624dd3

08007204 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b088      	sub	sp, #32
 8007208:	af02      	add	r7, sp, #8
 800720a:	60f8      	str	r0, [r7, #12]
 800720c:	607a      	str	r2, [r7, #4]
 800720e:	461a      	mov	r2, r3
 8007210:	460b      	mov	r3, r1
 8007212:	817b      	strh	r3, [r7, #10]
 8007214:	4613      	mov	r3, r2
 8007216:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007218:	f7fe f874 	bl	8005304 <HAL_GetTick>
 800721c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007224:	b2db      	uxtb	r3, r3
 8007226:	2b20      	cmp	r3, #32
 8007228:	f040 80e0 	bne.w	80073ec <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	9300      	str	r3, [sp, #0]
 8007230:	2319      	movs	r3, #25
 8007232:	2201      	movs	r2, #1
 8007234:	4970      	ldr	r1, [pc, #448]	; (80073f8 <HAL_I2C_Master_Transmit+0x1f4>)
 8007236:	68f8      	ldr	r0, [r7, #12]
 8007238:	f001 fd59 	bl	8008cee <I2C_WaitOnFlagUntilTimeout>
 800723c:	4603      	mov	r3, r0
 800723e:	2b00      	cmp	r3, #0
 8007240:	d001      	beq.n	8007246 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8007242:	2302      	movs	r3, #2
 8007244:	e0d3      	b.n	80073ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800724c:	2b01      	cmp	r3, #1
 800724e:	d101      	bne.n	8007254 <HAL_I2C_Master_Transmit+0x50>
 8007250:	2302      	movs	r3, #2
 8007252:	e0cc      	b.n	80073ee <HAL_I2C_Master_Transmit+0x1ea>
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2201      	movs	r2, #1
 8007258:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f003 0301 	and.w	r3, r3, #1
 8007266:	2b01      	cmp	r3, #1
 8007268:	d007      	beq.n	800727a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	681a      	ldr	r2, [r3, #0]
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f042 0201 	orr.w	r2, r2, #1
 8007278:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	681a      	ldr	r2, [r3, #0]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007288:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	2221      	movs	r2, #33	; 0x21
 800728e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2210      	movs	r2, #16
 8007296:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2200      	movs	r2, #0
 800729e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	687a      	ldr	r2, [r7, #4]
 80072a4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	893a      	ldrh	r2, [r7, #8]
 80072aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072b0:	b29a      	uxth	r2, r3
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	4a50      	ldr	r2, [pc, #320]	; (80073fc <HAL_I2C_Master_Transmit+0x1f8>)
 80072ba:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80072bc:	8979      	ldrh	r1, [r7, #10]
 80072be:	697b      	ldr	r3, [r7, #20]
 80072c0:	6a3a      	ldr	r2, [r7, #32]
 80072c2:	68f8      	ldr	r0, [r7, #12]
 80072c4:	f001 fc12 	bl	8008aec <I2C_MasterRequestWrite>
 80072c8:	4603      	mov	r3, r0
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d001      	beq.n	80072d2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80072ce:	2301      	movs	r3, #1
 80072d0:	e08d      	b.n	80073ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072d2:	2300      	movs	r3, #0
 80072d4:	613b      	str	r3, [r7, #16]
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	695b      	ldr	r3, [r3, #20]
 80072dc:	613b      	str	r3, [r7, #16]
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	699b      	ldr	r3, [r3, #24]
 80072e4:	613b      	str	r3, [r7, #16]
 80072e6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80072e8:	e066      	b.n	80073b8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80072ea:	697a      	ldr	r2, [r7, #20]
 80072ec:	6a39      	ldr	r1, [r7, #32]
 80072ee:	68f8      	ldr	r0, [r7, #12]
 80072f0:	f001 fdd3 	bl	8008e9a <I2C_WaitOnTXEFlagUntilTimeout>
 80072f4:	4603      	mov	r3, r0
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d00d      	beq.n	8007316 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072fe:	2b04      	cmp	r3, #4
 8007300:	d107      	bne.n	8007312 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	681a      	ldr	r2, [r3, #0]
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007310:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007312:	2301      	movs	r3, #1
 8007314:	e06b      	b.n	80073ee <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800731a:	781a      	ldrb	r2, [r3, #0]
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007326:	1c5a      	adds	r2, r3, #1
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007330:	b29b      	uxth	r3, r3
 8007332:	3b01      	subs	r3, #1
 8007334:	b29a      	uxth	r2, r3
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800733e:	3b01      	subs	r3, #1
 8007340:	b29a      	uxth	r2, r3
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	695b      	ldr	r3, [r3, #20]
 800734c:	f003 0304 	and.w	r3, r3, #4
 8007350:	2b04      	cmp	r3, #4
 8007352:	d11b      	bne.n	800738c <HAL_I2C_Master_Transmit+0x188>
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007358:	2b00      	cmp	r3, #0
 800735a:	d017      	beq.n	800738c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007360:	781a      	ldrb	r2, [r3, #0]
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800736c:	1c5a      	adds	r2, r3, #1
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007376:	b29b      	uxth	r3, r3
 8007378:	3b01      	subs	r3, #1
 800737a:	b29a      	uxth	r2, r3
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007384:	3b01      	subs	r3, #1
 8007386:	b29a      	uxth	r2, r3
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800738c:	697a      	ldr	r2, [r7, #20]
 800738e:	6a39      	ldr	r1, [r7, #32]
 8007390:	68f8      	ldr	r0, [r7, #12]
 8007392:	f001 fdc3 	bl	8008f1c <I2C_WaitOnBTFFlagUntilTimeout>
 8007396:	4603      	mov	r3, r0
 8007398:	2b00      	cmp	r3, #0
 800739a:	d00d      	beq.n	80073b8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073a0:	2b04      	cmp	r3, #4
 80073a2:	d107      	bne.n	80073b4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	681a      	ldr	r2, [r3, #0]
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073b2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80073b4:	2301      	movs	r3, #1
 80073b6:	e01a      	b.n	80073ee <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d194      	bne.n	80072ea <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	681a      	ldr	r2, [r3, #0]
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2220      	movs	r2, #32
 80073d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	2200      	movs	r2, #0
 80073dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	2200      	movs	r2, #0
 80073e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80073e8:	2300      	movs	r3, #0
 80073ea:	e000      	b.n	80073ee <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80073ec:	2302      	movs	r3, #2
  }
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	3718      	adds	r7, #24
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}
 80073f6:	bf00      	nop
 80073f8:	00100002 	.word	0x00100002
 80073fc:	ffff0000 	.word	0xffff0000

08007400 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b088      	sub	sp, #32
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8007408:	2300      	movs	r3, #0
 800740a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	685b      	ldr	r3, [r3, #4]
 8007412:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007418:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007420:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007428:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800742a:	7bfb      	ldrb	r3, [r7, #15]
 800742c:	2b10      	cmp	r3, #16
 800742e:	d003      	beq.n	8007438 <HAL_I2C_EV_IRQHandler+0x38>
 8007430:	7bfb      	ldrb	r3, [r7, #15]
 8007432:	2b40      	cmp	r3, #64	; 0x40
 8007434:	f040 80b6 	bne.w	80075a4 <HAL_I2C_EV_IRQHandler+0x1a4>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	699b      	ldr	r3, [r3, #24]
 800743e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	695b      	ldr	r3, [r3, #20]
 8007446:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8007448:	69fb      	ldr	r3, [r7, #28]
 800744a:	f003 0301 	and.w	r3, r3, #1
 800744e:	2b00      	cmp	r3, #0
 8007450:	d10d      	bne.n	800746e <HAL_I2C_EV_IRQHandler+0x6e>
 8007452:	693b      	ldr	r3, [r7, #16]
 8007454:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8007458:	d003      	beq.n	8007462 <HAL_I2C_EV_IRQHandler+0x62>
 800745a:	693b      	ldr	r3, [r7, #16]
 800745c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8007460:	d101      	bne.n	8007466 <HAL_I2C_EV_IRQHandler+0x66>
 8007462:	2301      	movs	r3, #1
 8007464:	e000      	b.n	8007468 <HAL_I2C_EV_IRQHandler+0x68>
 8007466:	2300      	movs	r3, #0
 8007468:	2b01      	cmp	r3, #1
 800746a:	f000 8127 	beq.w	80076bc <HAL_I2C_EV_IRQHandler+0x2bc>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800746e:	69fb      	ldr	r3, [r7, #28]
 8007470:	f003 0301 	and.w	r3, r3, #1
 8007474:	2b00      	cmp	r3, #0
 8007476:	d00c      	beq.n	8007492 <HAL_I2C_EV_IRQHandler+0x92>
 8007478:	697b      	ldr	r3, [r7, #20]
 800747a:	0a5b      	lsrs	r3, r3, #9
 800747c:	f003 0301 	and.w	r3, r3, #1
 8007480:	2b00      	cmp	r3, #0
 8007482:	d006      	beq.n	8007492 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f001 fdb9 	bl	8008ffc <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f000 fd1c 	bl	8007ec8 <I2C_Master_SB>
 8007490:	e087      	b.n	80075a2 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007492:	69fb      	ldr	r3, [r7, #28]
 8007494:	08db      	lsrs	r3, r3, #3
 8007496:	f003 0301 	and.w	r3, r3, #1
 800749a:	2b00      	cmp	r3, #0
 800749c:	d009      	beq.n	80074b2 <HAL_I2C_EV_IRQHandler+0xb2>
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	0a5b      	lsrs	r3, r3, #9
 80074a2:	f003 0301 	and.w	r3, r3, #1
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d003      	beq.n	80074b2 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f000 fd92 	bl	8007fd4 <I2C_Master_ADD10>
 80074b0:	e077      	b.n	80075a2 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80074b2:	69fb      	ldr	r3, [r7, #28]
 80074b4:	085b      	lsrs	r3, r3, #1
 80074b6:	f003 0301 	and.w	r3, r3, #1
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d009      	beq.n	80074d2 <HAL_I2C_EV_IRQHandler+0xd2>
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	0a5b      	lsrs	r3, r3, #9
 80074c2:	f003 0301 	and.w	r3, r3, #1
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d003      	beq.n	80074d2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f000 fdac 	bl	8008028 <I2C_Master_ADDR>
 80074d0:	e067      	b.n	80075a2 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80074d2:	69bb      	ldr	r3, [r7, #24]
 80074d4:	089b      	lsrs	r3, r3, #2
 80074d6:	f003 0301 	and.w	r3, r3, #1
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d030      	beq.n	8007540 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	685b      	ldr	r3, [r3, #4]
 80074e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074ec:	f000 80e8 	beq.w	80076c0 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80074f0:	69fb      	ldr	r3, [r7, #28]
 80074f2:	09db      	lsrs	r3, r3, #7
 80074f4:	f003 0301 	and.w	r3, r3, #1
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d00f      	beq.n	800751c <HAL_I2C_EV_IRQHandler+0x11c>
 80074fc:	697b      	ldr	r3, [r7, #20]
 80074fe:	0a9b      	lsrs	r3, r3, #10
 8007500:	f003 0301 	and.w	r3, r3, #1
 8007504:	2b00      	cmp	r3, #0
 8007506:	d009      	beq.n	800751c <HAL_I2C_EV_IRQHandler+0x11c>
 8007508:	69fb      	ldr	r3, [r7, #28]
 800750a:	089b      	lsrs	r3, r3, #2
 800750c:	f003 0301 	and.w	r3, r3, #1
 8007510:	2b00      	cmp	r3, #0
 8007512:	d103      	bne.n	800751c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f000 f9e8 	bl	80078ea <I2C_MasterTransmit_TXE>
 800751a:	e042      	b.n	80075a2 <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800751c:	69fb      	ldr	r3, [r7, #28]
 800751e:	089b      	lsrs	r3, r3, #2
 8007520:	f003 0301 	and.w	r3, r3, #1
 8007524:	2b00      	cmp	r3, #0
 8007526:	f000 80cb 	beq.w	80076c0 <HAL_I2C_EV_IRQHandler+0x2c0>
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	0a5b      	lsrs	r3, r3, #9
 800752e:	f003 0301 	and.w	r3, r3, #1
 8007532:	2b00      	cmp	r3, #0
 8007534:	f000 80c4 	beq.w	80076c0 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterTransmit_BTF(hi2c);
 8007538:	6878      	ldr	r0, [r7, #4]
 800753a:	f000 fa72 	bl	8007a22 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800753e:	e0bf      	b.n	80076c0 <HAL_I2C_EV_IRQHandler+0x2c0>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	685b      	ldr	r3, [r3, #4]
 8007546:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800754a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800754e:	f000 80b7 	beq.w	80076c0 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007552:	69fb      	ldr	r3, [r7, #28]
 8007554:	099b      	lsrs	r3, r3, #6
 8007556:	f003 0301 	and.w	r3, r3, #1
 800755a:	2b00      	cmp	r3, #0
 800755c:	d00f      	beq.n	800757e <HAL_I2C_EV_IRQHandler+0x17e>
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	0a9b      	lsrs	r3, r3, #10
 8007562:	f003 0301 	and.w	r3, r3, #1
 8007566:	2b00      	cmp	r3, #0
 8007568:	d009      	beq.n	800757e <HAL_I2C_EV_IRQHandler+0x17e>
 800756a:	69fb      	ldr	r3, [r7, #28]
 800756c:	089b      	lsrs	r3, r3, #2
 800756e:	f003 0301 	and.w	r3, r3, #1
 8007572:	2b00      	cmp	r3, #0
 8007574:	d103      	bne.n	800757e <HAL_I2C_EV_IRQHandler+0x17e>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f000 fb3a 	bl	8007bf0 <I2C_MasterReceive_RXNE>
 800757c:	e011      	b.n	80075a2 <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800757e:	69fb      	ldr	r3, [r7, #28]
 8007580:	089b      	lsrs	r3, r3, #2
 8007582:	f003 0301 	and.w	r3, r3, #1
 8007586:	2b00      	cmp	r3, #0
 8007588:	f000 809a 	beq.w	80076c0 <HAL_I2C_EV_IRQHandler+0x2c0>
 800758c:	697b      	ldr	r3, [r7, #20]
 800758e:	0a5b      	lsrs	r3, r3, #9
 8007590:	f003 0301 	and.w	r3, r3, #1
 8007594:	2b00      	cmp	r3, #0
 8007596:	f000 8093 	beq.w	80076c0 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterReceive_BTF(hi2c);
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 fbaa 	bl	8007cf4 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80075a0:	e08e      	b.n	80076c0 <HAL_I2C_EV_IRQHandler+0x2c0>
 80075a2:	e08d      	b.n	80076c0 <HAL_I2C_EV_IRQHandler+0x2c0>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d004      	beq.n	80075b6 <HAL_I2C_EV_IRQHandler+0x1b6>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	695b      	ldr	r3, [r3, #20]
 80075b2:	61fb      	str	r3, [r7, #28]
 80075b4:	e007      	b.n	80075c6 <HAL_I2C_EV_IRQHandler+0x1c6>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	699b      	ldr	r3, [r3, #24]
 80075bc:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	695b      	ldr	r3, [r3, #20]
 80075c4:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80075c6:	69fb      	ldr	r3, [r7, #28]
 80075c8:	085b      	lsrs	r3, r3, #1
 80075ca:	f003 0301 	and.w	r3, r3, #1
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d012      	beq.n	80075f8 <HAL_I2C_EV_IRQHandler+0x1f8>
 80075d2:	697b      	ldr	r3, [r7, #20]
 80075d4:	0a5b      	lsrs	r3, r3, #9
 80075d6:	f003 0301 	and.w	r3, r3, #1
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d00c      	beq.n	80075f8 <HAL_I2C_EV_IRQHandler+0x1f8>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d003      	beq.n	80075ee <HAL_I2C_EV_IRQHandler+0x1ee>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	699b      	ldr	r3, [r3, #24]
 80075ec:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80075ee:	69b9      	ldr	r1, [r7, #24]
 80075f0:	6878      	ldr	r0, [r7, #4]
 80075f2:	f000 ff68 	bl	80084c6 <I2C_Slave_ADDR>
 80075f6:	e066      	b.n	80076c6 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80075f8:	69fb      	ldr	r3, [r7, #28]
 80075fa:	091b      	lsrs	r3, r3, #4
 80075fc:	f003 0301 	and.w	r3, r3, #1
 8007600:	2b00      	cmp	r3, #0
 8007602:	d009      	beq.n	8007618 <HAL_I2C_EV_IRQHandler+0x218>
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	0a5b      	lsrs	r3, r3, #9
 8007608:	f003 0301 	and.w	r3, r3, #1
 800760c:	2b00      	cmp	r3, #0
 800760e:	d003      	beq.n	8007618 <HAL_I2C_EV_IRQHandler+0x218>
    {
      I2C_Slave_STOPF(hi2c);
 8007610:	6878      	ldr	r0, [r7, #4]
 8007612:	f000 ff9d 	bl	8008550 <I2C_Slave_STOPF>
 8007616:	e056      	b.n	80076c6 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007618:	7bbb      	ldrb	r3, [r7, #14]
 800761a:	2b21      	cmp	r3, #33	; 0x21
 800761c:	d002      	beq.n	8007624 <HAL_I2C_EV_IRQHandler+0x224>
 800761e:	7bbb      	ldrb	r3, [r7, #14]
 8007620:	2b29      	cmp	r3, #41	; 0x29
 8007622:	d125      	bne.n	8007670 <HAL_I2C_EV_IRQHandler+0x270>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007624:	69fb      	ldr	r3, [r7, #28]
 8007626:	09db      	lsrs	r3, r3, #7
 8007628:	f003 0301 	and.w	r3, r3, #1
 800762c:	2b00      	cmp	r3, #0
 800762e:	d00f      	beq.n	8007650 <HAL_I2C_EV_IRQHandler+0x250>
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	0a9b      	lsrs	r3, r3, #10
 8007634:	f003 0301 	and.w	r3, r3, #1
 8007638:	2b00      	cmp	r3, #0
 800763a:	d009      	beq.n	8007650 <HAL_I2C_EV_IRQHandler+0x250>
 800763c:	69fb      	ldr	r3, [r7, #28]
 800763e:	089b      	lsrs	r3, r3, #2
 8007640:	f003 0301 	and.w	r3, r3, #1
 8007644:	2b00      	cmp	r3, #0
 8007646:	d103      	bne.n	8007650 <HAL_I2C_EV_IRQHandler+0x250>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f000 fe7e 	bl	800834a <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800764e:	e039      	b.n	80076c4 <HAL_I2C_EV_IRQHandler+0x2c4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007650:	69fb      	ldr	r3, [r7, #28]
 8007652:	089b      	lsrs	r3, r3, #2
 8007654:	f003 0301 	and.w	r3, r3, #1
 8007658:	2b00      	cmp	r3, #0
 800765a:	d033      	beq.n	80076c4 <HAL_I2C_EV_IRQHandler+0x2c4>
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	0a5b      	lsrs	r3, r3, #9
 8007660:	f003 0301 	and.w	r3, r3, #1
 8007664:	2b00      	cmp	r3, #0
 8007666:	d02d      	beq.n	80076c4 <HAL_I2C_EV_IRQHandler+0x2c4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	f000 feab 	bl	80083c4 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800766e:	e029      	b.n	80076c4 <HAL_I2C_EV_IRQHandler+0x2c4>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007670:	69fb      	ldr	r3, [r7, #28]
 8007672:	099b      	lsrs	r3, r3, #6
 8007674:	f003 0301 	and.w	r3, r3, #1
 8007678:	2b00      	cmp	r3, #0
 800767a:	d00f      	beq.n	800769c <HAL_I2C_EV_IRQHandler+0x29c>
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	0a9b      	lsrs	r3, r3, #10
 8007680:	f003 0301 	and.w	r3, r3, #1
 8007684:	2b00      	cmp	r3, #0
 8007686:	d009      	beq.n	800769c <HAL_I2C_EV_IRQHandler+0x29c>
 8007688:	69fb      	ldr	r3, [r7, #28]
 800768a:	089b      	lsrs	r3, r3, #2
 800768c:	f003 0301 	and.w	r3, r3, #1
 8007690:	2b00      	cmp	r3, #0
 8007692:	d103      	bne.n	800769c <HAL_I2C_EV_IRQHandler+0x29c>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f000 feb6 	bl	8008406 <I2C_SlaveReceive_RXNE>
 800769a:	e014      	b.n	80076c6 <HAL_I2C_EV_IRQHandler+0x2c6>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800769c:	69fb      	ldr	r3, [r7, #28]
 800769e:	089b      	lsrs	r3, r3, #2
 80076a0:	f003 0301 	and.w	r3, r3, #1
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d00e      	beq.n	80076c6 <HAL_I2C_EV_IRQHandler+0x2c6>
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	0a5b      	lsrs	r3, r3, #9
 80076ac:	f003 0301 	and.w	r3, r3, #1
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d008      	beq.n	80076c6 <HAL_I2C_EV_IRQHandler+0x2c6>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80076b4:	6878      	ldr	r0, [r7, #4]
 80076b6:	f000 fee4 	bl	8008482 <I2C_SlaveReceive_BTF>
 80076ba:	e004      	b.n	80076c6 <HAL_I2C_EV_IRQHandler+0x2c6>
      return;
 80076bc:	bf00      	nop
 80076be:	e002      	b.n	80076c6 <HAL_I2C_EV_IRQHandler+0x2c6>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80076c0:	bf00      	nop
 80076c2:	e000      	b.n	80076c6 <HAL_I2C_EV_IRQHandler+0x2c6>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80076c4:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80076c6:	3720      	adds	r7, #32
 80076c8:	46bd      	mov	sp, r7
 80076ca:	bd80      	pop	{r7, pc}

080076cc <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b08a      	sub	sp, #40	; 0x28
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	695b      	ldr	r3, [r3, #20]
 80076da:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	685b      	ldr	r3, [r3, #4]
 80076e2:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80076e4:	2300      	movs	r3, #0
 80076e6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80076ee:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80076f0:	6a3b      	ldr	r3, [r7, #32]
 80076f2:	0a1b      	lsrs	r3, r3, #8
 80076f4:	f003 0301 	and.w	r3, r3, #1
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d00e      	beq.n	800771a <HAL_I2C_ER_IRQHandler+0x4e>
 80076fc:	69fb      	ldr	r3, [r7, #28]
 80076fe:	0a1b      	lsrs	r3, r3, #8
 8007700:	f003 0301 	and.w	r3, r3, #1
 8007704:	2b00      	cmp	r3, #0
 8007706:	d008      	beq.n	800771a <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8007708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800770a:	f043 0301 	orr.w	r3, r3, #1
 800770e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007718:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800771a:	6a3b      	ldr	r3, [r7, #32]
 800771c:	0a5b      	lsrs	r3, r3, #9
 800771e:	f003 0301 	and.w	r3, r3, #1
 8007722:	2b00      	cmp	r3, #0
 8007724:	d00e      	beq.n	8007744 <HAL_I2C_ER_IRQHandler+0x78>
 8007726:	69fb      	ldr	r3, [r7, #28]
 8007728:	0a1b      	lsrs	r3, r3, #8
 800772a:	f003 0301 	and.w	r3, r3, #1
 800772e:	2b00      	cmp	r3, #0
 8007730:	d008      	beq.n	8007744 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8007732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007734:	f043 0302 	orr.w	r3, r3, #2
 8007738:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8007742:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007744:	6a3b      	ldr	r3, [r7, #32]
 8007746:	0a9b      	lsrs	r3, r3, #10
 8007748:	f003 0301 	and.w	r3, r3, #1
 800774c:	2b00      	cmp	r3, #0
 800774e:	d03f      	beq.n	80077d0 <HAL_I2C_ER_IRQHandler+0x104>
 8007750:	69fb      	ldr	r3, [r7, #28]
 8007752:	0a1b      	lsrs	r3, r3, #8
 8007754:	f003 0301 	and.w	r3, r3, #1
 8007758:	2b00      	cmp	r3, #0
 800775a:	d039      	beq.n	80077d0 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800775c:	7efb      	ldrb	r3, [r7, #27]
 800775e:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007764:	b29b      	uxth	r3, r3
 8007766:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800776e:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007774:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8007776:	7ebb      	ldrb	r3, [r7, #26]
 8007778:	2b20      	cmp	r3, #32
 800777a:	d112      	bne.n	80077a2 <HAL_I2C_ER_IRQHandler+0xd6>
 800777c:	697b      	ldr	r3, [r7, #20]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d10f      	bne.n	80077a2 <HAL_I2C_ER_IRQHandler+0xd6>
 8007782:	7cfb      	ldrb	r3, [r7, #19]
 8007784:	2b21      	cmp	r3, #33	; 0x21
 8007786:	d008      	beq.n	800779a <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8007788:	7cfb      	ldrb	r3, [r7, #19]
 800778a:	2b29      	cmp	r3, #41	; 0x29
 800778c:	d005      	beq.n	800779a <HAL_I2C_ER_IRQHandler+0xce>
 800778e:	7cfb      	ldrb	r3, [r7, #19]
 8007790:	2b28      	cmp	r3, #40	; 0x28
 8007792:	d106      	bne.n	80077a2 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2b21      	cmp	r3, #33	; 0x21
 8007798:	d103      	bne.n	80077a2 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f001 f808 	bl	80087b0 <I2C_Slave_AF>
 80077a0:	e016      	b.n	80077d0 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80077aa:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80077ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ae:	f043 0304 	orr.w	r3, r3, #4
 80077b2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80077b4:	7efb      	ldrb	r3, [r7, #27]
 80077b6:	2b10      	cmp	r3, #16
 80077b8:	d002      	beq.n	80077c0 <HAL_I2C_ER_IRQHandler+0xf4>
 80077ba:	7efb      	ldrb	r3, [r7, #27]
 80077bc:	2b40      	cmp	r3, #64	; 0x40
 80077be:	d107      	bne.n	80077d0 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	681a      	ldr	r2, [r3, #0]
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077ce:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80077d0:	6a3b      	ldr	r3, [r7, #32]
 80077d2:	0adb      	lsrs	r3, r3, #11
 80077d4:	f003 0301 	and.w	r3, r3, #1
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d00e      	beq.n	80077fa <HAL_I2C_ER_IRQHandler+0x12e>
 80077dc:	69fb      	ldr	r3, [r7, #28]
 80077de:	0a1b      	lsrs	r3, r3, #8
 80077e0:	f003 0301 	and.w	r3, r3, #1
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d008      	beq.n	80077fa <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80077e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ea:	f043 0308 	orr.w	r3, r3, #8
 80077ee:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80077f8:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80077fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d008      	beq.n	8007812 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007806:	431a      	orrs	r2, r3
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 800780c:	6878      	ldr	r0, [r7, #4]
 800780e:	f001 f83f 	bl	8008890 <I2C_ITError>
  }
}
 8007812:	bf00      	nop
 8007814:	3728      	adds	r7, #40	; 0x28
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}

0800781a <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800781a:	b480      	push	{r7}
 800781c:	b083      	sub	sp, #12
 800781e:	af00      	add	r7, sp, #0
 8007820:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8007822:	bf00      	nop
 8007824:	370c      	adds	r7, #12
 8007826:	46bd      	mov	sp, r7
 8007828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782c:	4770      	bx	lr

0800782e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800782e:	b480      	push	{r7}
 8007830:	b083      	sub	sp, #12
 8007832:	af00      	add	r7, sp, #0
 8007834:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8007836:	bf00      	nop
 8007838:	370c      	adds	r7, #12
 800783a:	46bd      	mov	sp, r7
 800783c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007840:	4770      	bx	lr

08007842 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007842:	b480      	push	{r7}
 8007844:	b083      	sub	sp, #12
 8007846:	af00      	add	r7, sp, #0
 8007848:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800784a:	bf00      	nop
 800784c:	370c      	adds	r7, #12
 800784e:	46bd      	mov	sp, r7
 8007850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007854:	4770      	bx	lr

08007856 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007856:	b480      	push	{r7}
 8007858:	b083      	sub	sp, #12
 800785a:	af00      	add	r7, sp, #0
 800785c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800785e:	bf00      	nop
 8007860:	370c      	adds	r7, #12
 8007862:	46bd      	mov	sp, r7
 8007864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007868:	4770      	bx	lr

0800786a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800786a:	b480      	push	{r7}
 800786c:	b083      	sub	sp, #12
 800786e:	af00      	add	r7, sp, #0
 8007870:	6078      	str	r0, [r7, #4]
 8007872:	460b      	mov	r3, r1
 8007874:	70fb      	strb	r3, [r7, #3]
 8007876:	4613      	mov	r3, r2
 8007878:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800787a:	bf00      	nop
 800787c:	370c      	adds	r7, #12
 800787e:	46bd      	mov	sp, r7
 8007880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007884:	4770      	bx	lr

08007886 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007886:	b480      	push	{r7}
 8007888:	b083      	sub	sp, #12
 800788a:	af00      	add	r7, sp, #0
 800788c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800788e:	bf00      	nop
 8007890:	370c      	adds	r7, #12
 8007892:	46bd      	mov	sp, r7
 8007894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007898:	4770      	bx	lr

0800789a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800789a:	b480      	push	{r7}
 800789c:	b083      	sub	sp, #12
 800789e:	af00      	add	r7, sp, #0
 80078a0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80078a2:	bf00      	nop
 80078a4:	370c      	adds	r7, #12
 80078a6:	46bd      	mov	sp, r7
 80078a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ac:	4770      	bx	lr

080078ae <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80078ae:	b480      	push	{r7}
 80078b0:	b083      	sub	sp, #12
 80078b2:	af00      	add	r7, sp, #0
 80078b4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80078b6:	bf00      	nop
 80078b8:	370c      	adds	r7, #12
 80078ba:	46bd      	mov	sp, r7
 80078bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c0:	4770      	bx	lr

080078c2 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80078c2:	b480      	push	{r7}
 80078c4:	b083      	sub	sp, #12
 80078c6:	af00      	add	r7, sp, #0
 80078c8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80078ca:	bf00      	nop
 80078cc:	370c      	adds	r7, #12
 80078ce:	46bd      	mov	sp, r7
 80078d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d4:	4770      	bx	lr

080078d6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80078d6:	b480      	push	{r7}
 80078d8:	b083      	sub	sp, #12
 80078da:	af00      	add	r7, sp, #0
 80078dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80078de:	bf00      	nop
 80078e0:	370c      	adds	r7, #12
 80078e2:	46bd      	mov	sp, r7
 80078e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e8:	4770      	bx	lr

080078ea <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80078ea:	b580      	push	{r7, lr}
 80078ec:	b084      	sub	sp, #16
 80078ee:	af00      	add	r7, sp, #0
 80078f0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078f8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007900:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007906:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800790c:	2b00      	cmp	r3, #0
 800790e:	d150      	bne.n	80079b2 <I2C_MasterTransmit_TXE+0xc8>
 8007910:	7bfb      	ldrb	r3, [r7, #15]
 8007912:	2b21      	cmp	r3, #33	; 0x21
 8007914:	d14d      	bne.n	80079b2 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	2b08      	cmp	r3, #8
 800791a:	d01d      	beq.n	8007958 <I2C_MasterTransmit_TXE+0x6e>
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	2b20      	cmp	r3, #32
 8007920:	d01a      	beq.n	8007958 <I2C_MasterTransmit_TXE+0x6e>
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007928:	d016      	beq.n	8007958 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	685a      	ldr	r2, [r3, #4]
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007938:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2211      	movs	r2, #17
 800793e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2200      	movs	r2, #0
 8007944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2220      	movs	r2, #32
 800794c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f7ff ff62 	bl	800781a <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007956:	e060      	b.n	8007a1a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	685a      	ldr	r2, [r3, #4]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007966:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	681a      	ldr	r2, [r3, #0]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007976:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2200      	movs	r2, #0
 800797c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2220      	movs	r2, #32
 8007982:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800798c:	b2db      	uxtb	r3, r3
 800798e:	2b40      	cmp	r3, #64	; 0x40
 8007990:	d107      	bne.n	80079a2 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2200      	movs	r2, #0
 8007996:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800799a:	6878      	ldr	r0, [r7, #4]
 800799c:	f7ff ff7d 	bl	800789a <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80079a0:	e03b      	b.n	8007a1a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2200      	movs	r2, #0
 80079a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f7ff ff35 	bl	800781a <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80079b0:	e033      	b.n	8007a1a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80079b2:	7bfb      	ldrb	r3, [r7, #15]
 80079b4:	2b21      	cmp	r3, #33	; 0x21
 80079b6:	d005      	beq.n	80079c4 <I2C_MasterTransmit_TXE+0xda>
 80079b8:	7bbb      	ldrb	r3, [r7, #14]
 80079ba:	2b40      	cmp	r3, #64	; 0x40
 80079bc:	d12d      	bne.n	8007a1a <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80079be:	7bfb      	ldrb	r3, [r7, #15]
 80079c0:	2b22      	cmp	r3, #34	; 0x22
 80079c2:	d12a      	bne.n	8007a1a <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079c8:	b29b      	uxth	r3, r3
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d108      	bne.n	80079e0 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	685a      	ldr	r2, [r3, #4]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079dc:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80079de:	e01c      	b.n	8007a1a <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80079e6:	b2db      	uxtb	r3, r3
 80079e8:	2b40      	cmp	r3, #64	; 0x40
 80079ea:	d103      	bne.n	80079f4 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80079ec:	6878      	ldr	r0, [r7, #4]
 80079ee:	f000 f898 	bl	8007b22 <I2C_MemoryTransmit_TXE_BTF>
}
 80079f2:	e012      	b.n	8007a1a <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079f8:	781a      	ldrb	r2, [r3, #0]
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a04:	1c5a      	adds	r2, r3, #1
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a0e:	b29b      	uxth	r3, r3
 8007a10:	3b01      	subs	r3, #1
 8007a12:	b29a      	uxth	r2, r3
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007a18:	e7ff      	b.n	8007a1a <I2C_MasterTransmit_TXE+0x130>
 8007a1a:	bf00      	nop
 8007a1c:	3710      	adds	r7, #16
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	bd80      	pop	{r7, pc}

08007a22 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007a22:	b580      	push	{r7, lr}
 8007a24:	b084      	sub	sp, #16
 8007a26:	af00      	add	r7, sp, #0
 8007a28:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a2e:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a36:	b2db      	uxtb	r3, r3
 8007a38:	2b21      	cmp	r3, #33	; 0x21
 8007a3a:	d165      	bne.n	8007b08 <I2C_MasterTransmit_BTF+0xe6>
  {
    if (hi2c->XferCount != 0U)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a40:	b29b      	uxth	r3, r3
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d012      	beq.n	8007a6c <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a4a:	781a      	ldrb	r2, [r3, #0]
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a56:	1c5a      	adds	r2, r3, #1
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a60:	b29b      	uxth	r3, r3
 8007a62:	3b01      	subs	r3, #1
 8007a64:	b29a      	uxth	r2, r3
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8007a6a:	e056      	b.n	8007b1a <I2C_MasterTransmit_BTF+0xf8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	2b08      	cmp	r3, #8
 8007a70:	d01d      	beq.n	8007aae <I2C_MasterTransmit_BTF+0x8c>
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	2b20      	cmp	r3, #32
 8007a76:	d01a      	beq.n	8007aae <I2C_MasterTransmit_BTF+0x8c>
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007a7e:	d016      	beq.n	8007aae <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	685a      	ldr	r2, [r3, #4]
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007a8e:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2211      	movs	r2, #17
 8007a94:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2220      	movs	r2, #32
 8007aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f7ff feb7 	bl	800781a <HAL_I2C_MasterTxCpltCallback>
}
 8007aac:	e035      	b.n	8007b1a <I2C_MasterTransmit_BTF+0xf8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	685a      	ldr	r2, [r3, #4]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007abc:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	681a      	ldr	r2, [r3, #0]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007acc:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2220      	movs	r2, #32
 8007ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007ae2:	b2db      	uxtb	r3, r3
 8007ae4:	2b40      	cmp	r3, #64	; 0x40
 8007ae6:	d107      	bne.n	8007af8 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2200      	movs	r2, #0
 8007aec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8007af0:	6878      	ldr	r0, [r7, #4]
 8007af2:	f7ff fed2 	bl	800789a <HAL_I2C_MemTxCpltCallback>
}
 8007af6:	e010      	b.n	8007b1a <I2C_MasterTransmit_BTF+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2200      	movs	r2, #0
 8007afc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8007b00:	6878      	ldr	r0, [r7, #4]
 8007b02:	f7ff fe8a 	bl	800781a <HAL_I2C_MasterTxCpltCallback>
}
 8007b06:	e008      	b.n	8007b1a <I2C_MasterTransmit_BTF+0xf8>
  else if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007b0e:	b2db      	uxtb	r3, r3
 8007b10:	2b40      	cmp	r3, #64	; 0x40
 8007b12:	d102      	bne.n	8007b1a <I2C_MasterTransmit_BTF+0xf8>
    I2C_MemoryTransmit_TXE_BTF(hi2c);
 8007b14:	6878      	ldr	r0, [r7, #4]
 8007b16:	f000 f804 	bl	8007b22 <I2C_MemoryTransmit_TXE_BTF>
}
 8007b1a:	bf00      	nop
 8007b1c:	3710      	adds	r7, #16
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	bd80      	pop	{r7, pc}

08007b22 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8007b22:	b480      	push	{r7}
 8007b24:	b083      	sub	sp, #12
 8007b26:	af00      	add	r7, sp, #0
 8007b28:	6078      	str	r0, [r7, #4]
  if (hi2c->EventCount == 0U)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d11d      	bne.n	8007b6e <I2C_MemoryTransmit_TXE_BTF+0x4c>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b36:	2b01      	cmp	r3, #1
 8007b38:	d10b      	bne.n	8007b52 <I2C_MemoryTransmit_TXE_BTF+0x30>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b3e:	b2da      	uxtb	r2, r3
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b4a:	1c9a      	adds	r2, r3, #2
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8007b50:	e048      	b.n	8007be4 <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b56:	b29b      	uxth	r3, r3
 8007b58:	121b      	asrs	r3, r3, #8
 8007b5a:	b2da      	uxtb	r2, r3
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b66:	1c5a      	adds	r2, r3, #1
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007b6c:	e03a      	b.n	8007be4 <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 1U)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b72:	2b01      	cmp	r3, #1
 8007b74:	d10b      	bne.n	8007b8e <I2C_MemoryTransmit_TXE_BTF+0x6c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b7a:	b2da      	uxtb	r2, r3
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b86:	1c5a      	adds	r2, r3, #1
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007b8c:	e02a      	b.n	8007be4 <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 2U)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b92:	2b02      	cmp	r3, #2
 8007b94:	d126      	bne.n	8007be4 <I2C_MemoryTransmit_TXE_BTF+0xc2>
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b9c:	b2db      	uxtb	r3, r3
 8007b9e:	2b22      	cmp	r3, #34	; 0x22
 8007ba0:	d108      	bne.n	8007bb4 <I2C_MemoryTransmit_TXE_BTF+0x92>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	681a      	ldr	r2, [r3, #0]
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007bb0:	601a      	str	r2, [r3, #0]
}
 8007bb2:	e017      	b.n	8007be4 <I2C_MemoryTransmit_TXE_BTF+0xc2>
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bba:	b2db      	uxtb	r3, r3
 8007bbc:	2b21      	cmp	r3, #33	; 0x21
 8007bbe:	d111      	bne.n	8007be4 <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bc4:	781a      	ldrb	r2, [r3, #0]
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bd0:	1c5a      	adds	r2, r3, #1
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	3b01      	subs	r3, #1
 8007bde:	b29a      	uxth	r2, r3
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007be4:	bf00      	nop
 8007be6:	370c      	adds	r7, #12
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr

08007bf0 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b084      	sub	sp, #16
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bfe:	b2db      	uxtb	r3, r3
 8007c00:	2b22      	cmp	r3, #34	; 0x22
 8007c02:	d173      	bne.n	8007cec <I2C_MasterReceive_RXNE+0xfc>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c08:	b29b      	uxth	r3, r3
 8007c0a:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	2b03      	cmp	r3, #3
 8007c10:	d920      	bls.n	8007c54 <I2C_MasterReceive_RXNE+0x64>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	691a      	ldr	r2, [r3, #16]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c1c:	b2d2      	uxtb	r2, r2
 8007c1e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c24:	1c5a      	adds	r2, r3, #1
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c2e:	b29b      	uxth	r3, r3
 8007c30:	3b01      	subs	r3, #1
 8007c32:	b29a      	uxth	r2, r3
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c3c:	b29b      	uxth	r3, r3
 8007c3e:	2b03      	cmp	r3, #3
 8007c40:	d154      	bne.n	8007cec <I2C_MasterReceive_RXNE+0xfc>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	685a      	ldr	r2, [r3, #4]
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c50:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8007c52:	e04b      	b.n	8007cec <I2C_MasterReceive_RXNE+0xfc>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c58:	2b02      	cmp	r3, #2
 8007c5a:	d047      	beq.n	8007cec <I2C_MasterReceive_RXNE+0xfc>
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	2b01      	cmp	r3, #1
 8007c60:	d002      	beq.n	8007c68 <I2C_MasterReceive_RXNE+0x78>
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d141      	bne.n	8007cec <I2C_MasterReceive_RXNE+0xfc>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	681a      	ldr	r2, [r3, #0]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c76:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	685a      	ldr	r2, [r3, #4]
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007c86:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	691a      	ldr	r2, [r3, #16]
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c92:	b2d2      	uxtb	r2, r2
 8007c94:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c9a:	1c5a      	adds	r2, r3, #1
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ca4:	b29b      	uxth	r3, r3
 8007ca6:	3b01      	subs	r3, #1
 8007ca8:	b29a      	uxth	r2, r3
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2220      	movs	r2, #32
 8007cb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007cbc:	b2db      	uxtb	r3, r3
 8007cbe:	2b40      	cmp	r3, #64	; 0x40
 8007cc0:	d10a      	bne.n	8007cd8 <I2C_MasterReceive_RXNE+0xe8>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8007cd0:	6878      	ldr	r0, [r7, #4]
 8007cd2:	f7ff fdec 	bl	80078ae <HAL_I2C_MemRxCpltCallback>
}
 8007cd6:	e009      	b.n	8007cec <I2C_MasterReceive_RXNE+0xfc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2212      	movs	r2, #18
 8007ce4:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f7ff fda1 	bl	800782e <HAL_I2C_MasterRxCpltCallback>
}
 8007cec:	bf00      	nop
 8007cee:	3710      	adds	r7, #16
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	bd80      	pop	{r7, pc}

08007cf4 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b084      	sub	sp, #16
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d00:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	2b04      	cmp	r3, #4
 8007d0a:	d11b      	bne.n	8007d44 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	685a      	ldr	r2, [r3, #4]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d1a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	691a      	ldr	r2, [r3, #16]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d26:	b2d2      	uxtb	r2, r2
 8007d28:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d2e:	1c5a      	adds	r2, r3, #1
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d38:	b29b      	uxth	r3, r3
 8007d3a:	3b01      	subs	r3, #1
 8007d3c:	b29a      	uxth	r2, r3
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8007d42:	e0bd      	b.n	8007ec0 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d48:	b29b      	uxth	r3, r3
 8007d4a:	2b03      	cmp	r3, #3
 8007d4c:	d129      	bne.n	8007da2 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	685a      	ldr	r2, [r3, #4]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d5c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	2b04      	cmp	r3, #4
 8007d62:	d00a      	beq.n	8007d7a <I2C_MasterReceive_BTF+0x86>
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2b02      	cmp	r3, #2
 8007d68:	d007      	beq.n	8007d7a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	681a      	ldr	r2, [r3, #0]
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d78:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	691a      	ldr	r2, [r3, #16]
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d84:	b2d2      	uxtb	r2, r2
 8007d86:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d8c:	1c5a      	adds	r2, r3, #1
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d96:	b29b      	uxth	r3, r3
 8007d98:	3b01      	subs	r3, #1
 8007d9a:	b29a      	uxth	r2, r3
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007da0:	e08e      	b.n	8007ec0 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007da6:	b29b      	uxth	r3, r3
 8007da8:	2b02      	cmp	r3, #2
 8007daa:	d176      	bne.n	8007e9a <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	2b01      	cmp	r3, #1
 8007db0:	d002      	beq.n	8007db8 <I2C_MasterReceive_BTF+0xc4>
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2b10      	cmp	r3, #16
 8007db6:	d108      	bne.n	8007dca <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	681a      	ldr	r2, [r3, #0]
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007dc6:	601a      	str	r2, [r3, #0]
 8007dc8:	e019      	b.n	8007dfe <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	2b04      	cmp	r3, #4
 8007dce:	d002      	beq.n	8007dd6 <I2C_MasterReceive_BTF+0xe2>
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	2b02      	cmp	r3, #2
 8007dd4:	d108      	bne.n	8007de8 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	681a      	ldr	r2, [r3, #0]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007de4:	601a      	str	r2, [r3, #0]
 8007de6:	e00a      	b.n	8007dfe <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2b10      	cmp	r3, #16
 8007dec:	d007      	beq.n	8007dfe <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	681a      	ldr	r2, [r3, #0]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007dfc:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	691a      	ldr	r2, [r3, #16]
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e08:	b2d2      	uxtb	r2, r2
 8007e0a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e10:	1c5a      	adds	r2, r3, #1
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e1a:	b29b      	uxth	r3, r3
 8007e1c:	3b01      	subs	r3, #1
 8007e1e:	b29a      	uxth	r2, r3
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	691a      	ldr	r2, [r3, #16]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e2e:	b2d2      	uxtb	r2, r2
 8007e30:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e36:	1c5a      	adds	r2, r3, #1
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e40:	b29b      	uxth	r3, r3
 8007e42:	3b01      	subs	r3, #1
 8007e44:	b29a      	uxth	r2, r3
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	685a      	ldr	r2, [r3, #4]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007e58:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2220      	movs	r2, #32
 8007e5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007e68:	b2db      	uxtb	r3, r3
 8007e6a:	2b40      	cmp	r3, #64	; 0x40
 8007e6c:	d10a      	bne.n	8007e84 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2200      	movs	r2, #0
 8007e72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f7ff fd16 	bl	80078ae <HAL_I2C_MemRxCpltCallback>
}
 8007e82:	e01d      	b.n	8007ec0 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2200      	movs	r2, #0
 8007e88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2212      	movs	r2, #18
 8007e90:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f7ff fccb 	bl	800782e <HAL_I2C_MasterRxCpltCallback>
}
 8007e98:	e012      	b.n	8007ec0 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	691a      	ldr	r2, [r3, #16]
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ea4:	b2d2      	uxtb	r2, r2
 8007ea6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eac:	1c5a      	adds	r2, r3, #1
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	3b01      	subs	r3, #1
 8007eba:	b29a      	uxth	r2, r3
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007ec0:	bf00      	nop
 8007ec2:	3710      	adds	r7, #16
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}

08007ec8 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b083      	sub	sp, #12
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007ed6:	b2db      	uxtb	r3, r3
 8007ed8:	2b40      	cmp	r3, #64	; 0x40
 8007eda:	d117      	bne.n	8007f0c <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d109      	bne.n	8007ef8 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ee8:	b2db      	uxtb	r3, r3
 8007eea:	461a      	mov	r2, r3
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007ef4:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8007ef6:	e067      	b.n	8007fc8 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007efc:	b2db      	uxtb	r3, r3
 8007efe:	f043 0301 	orr.w	r3, r3, #1
 8007f02:	b2da      	uxtb	r2, r3
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	611a      	str	r2, [r3, #16]
}
 8007f0a:	e05d      	b.n	8007fc8 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	691b      	ldr	r3, [r3, #16]
 8007f10:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007f14:	d133      	bne.n	8007f7e <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f1c:	b2db      	uxtb	r3, r3
 8007f1e:	2b21      	cmp	r3, #33	; 0x21
 8007f20:	d109      	bne.n	8007f36 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f26:	b2db      	uxtb	r3, r3
 8007f28:	461a      	mov	r2, r3
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007f32:	611a      	str	r2, [r3, #16]
 8007f34:	e008      	b.n	8007f48 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f3a:	b2db      	uxtb	r3, r3
 8007f3c:	f043 0301 	orr.w	r3, r3, #1
 8007f40:	b2da      	uxtb	r2, r3
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d004      	beq.n	8007f5a <I2C_Master_SB+0x92>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d108      	bne.n	8007f6c <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d032      	beq.n	8007fc8 <I2C_Master_SB+0x100>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d02d      	beq.n	8007fc8 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	685a      	ldr	r2, [r3, #4]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007f7a:	605a      	str	r2, [r3, #4]
}
 8007f7c:	e024      	b.n	8007fc8 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d10e      	bne.n	8007fa4 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f8a:	b29b      	uxth	r3, r3
 8007f8c:	11db      	asrs	r3, r3, #7
 8007f8e:	b2db      	uxtb	r3, r3
 8007f90:	f003 0306 	and.w	r3, r3, #6
 8007f94:	b2db      	uxtb	r3, r3
 8007f96:	f063 030f 	orn	r3, r3, #15
 8007f9a:	b2da      	uxtb	r2, r3
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	611a      	str	r2, [r3, #16]
}
 8007fa2:	e011      	b.n	8007fc8 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007fa8:	2b01      	cmp	r3, #1
 8007faa:	d10d      	bne.n	8007fc8 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fb0:	b29b      	uxth	r3, r3
 8007fb2:	11db      	asrs	r3, r3, #7
 8007fb4:	b2db      	uxtb	r3, r3
 8007fb6:	f003 0306 	and.w	r3, r3, #6
 8007fba:	b2db      	uxtb	r3, r3
 8007fbc:	f063 030e 	orn	r3, r3, #14
 8007fc0:	b2da      	uxtb	r2, r3
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	611a      	str	r2, [r3, #16]
}
 8007fc8:	bf00      	nop
 8007fca:	370c      	adds	r7, #12
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd2:	4770      	bx	lr

08007fd4 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b083      	sub	sp, #12
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fe0:	b2da      	uxtb	r2, r3
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d103      	bne.n	8007ff8 <I2C_Master_ADD10+0x24>
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d011      	beq.n	800801c <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ffc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d104      	bne.n	800800c <I2C_Master_ADD10+0x38>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008006:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008008:	2b00      	cmp	r3, #0
 800800a:	d007      	beq.n	800801c <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	685a      	ldr	r2, [r3, #4]
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800801a:	605a      	str	r2, [r3, #4]
    }
  }
}
 800801c:	bf00      	nop
 800801e:	370c      	adds	r7, #12
 8008020:	46bd      	mov	sp, r7
 8008022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008026:	4770      	bx	lr

08008028 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8008028:	b480      	push	{r7}
 800802a:	b091      	sub	sp, #68	; 0x44
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008036:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800803e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008044:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800804c:	b2db      	uxtb	r3, r3
 800804e:	2b22      	cmp	r3, #34	; 0x22
 8008050:	f040 8169 	bne.w	8008326 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008058:	2b00      	cmp	r3, #0
 800805a:	d10f      	bne.n	800807c <I2C_Master_ADDR+0x54>
 800805c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008060:	2b40      	cmp	r3, #64	; 0x40
 8008062:	d10b      	bne.n	800807c <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008064:	2300      	movs	r3, #0
 8008066:	633b      	str	r3, [r7, #48]	; 0x30
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	695b      	ldr	r3, [r3, #20]
 800806e:	633b      	str	r3, [r7, #48]	; 0x30
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	699b      	ldr	r3, [r3, #24]
 8008076:	633b      	str	r3, [r7, #48]	; 0x30
 8008078:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800807a:	e160      	b.n	800833e <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008080:	2b00      	cmp	r3, #0
 8008082:	d11d      	bne.n	80080c0 <I2C_Master_ADDR+0x98>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	691b      	ldr	r3, [r3, #16]
 8008088:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800808c:	d118      	bne.n	80080c0 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800808e:	2300      	movs	r3, #0
 8008090:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	695b      	ldr	r3, [r3, #20]
 8008098:	62fb      	str	r3, [r7, #44]	; 0x2c
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	699b      	ldr	r3, [r3, #24]
 80080a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80080a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	681a      	ldr	r2, [r3, #0]
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80080b2:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080b8:	1c5a      	adds	r2, r3, #1
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	651a      	str	r2, [r3, #80]	; 0x50
 80080be:	e13e      	b.n	800833e <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080c4:	b29b      	uxth	r3, r3
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d113      	bne.n	80080f2 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80080ca:	2300      	movs	r3, #0
 80080cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	695b      	ldr	r3, [r3, #20]
 80080d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	699b      	ldr	r3, [r3, #24]
 80080dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80080de:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	681a      	ldr	r2, [r3, #0]
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80080ee:	601a      	str	r2, [r3, #0]
 80080f0:	e115      	b.n	800831e <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080f6:	b29b      	uxth	r3, r3
 80080f8:	2b01      	cmp	r3, #1
 80080fa:	f040 808a 	bne.w	8008212 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80080fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008100:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008104:	d137      	bne.n	8008176 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	681a      	ldr	r2, [r3, #0]
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008114:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	685b      	ldr	r3, [r3, #4]
 800811c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008120:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008124:	d113      	bne.n	800814e <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	681a      	ldr	r2, [r3, #0]
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008134:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008136:	2300      	movs	r3, #0
 8008138:	627b      	str	r3, [r7, #36]	; 0x24
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	695b      	ldr	r3, [r3, #20]
 8008140:	627b      	str	r3, [r7, #36]	; 0x24
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	699b      	ldr	r3, [r3, #24]
 8008148:	627b      	str	r3, [r7, #36]	; 0x24
 800814a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800814c:	e0e7      	b.n	800831e <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800814e:	2300      	movs	r3, #0
 8008150:	623b      	str	r3, [r7, #32]
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	695b      	ldr	r3, [r3, #20]
 8008158:	623b      	str	r3, [r7, #32]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	699b      	ldr	r3, [r3, #24]
 8008160:	623b      	str	r3, [r7, #32]
 8008162:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	681a      	ldr	r2, [r3, #0]
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008172:	601a      	str	r2, [r3, #0]
 8008174:	e0d3      	b.n	800831e <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8008176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008178:	2b08      	cmp	r3, #8
 800817a:	d02e      	beq.n	80081da <I2C_Master_ADDR+0x1b2>
 800817c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800817e:	2b20      	cmp	r3, #32
 8008180:	d02b      	beq.n	80081da <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8008182:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008184:	2b12      	cmp	r3, #18
 8008186:	d102      	bne.n	800818e <I2C_Master_ADDR+0x166>
 8008188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800818a:	2b01      	cmp	r3, #1
 800818c:	d125      	bne.n	80081da <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800818e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008190:	2b04      	cmp	r3, #4
 8008192:	d00e      	beq.n	80081b2 <I2C_Master_ADDR+0x18a>
 8008194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008196:	2b02      	cmp	r3, #2
 8008198:	d00b      	beq.n	80081b2 <I2C_Master_ADDR+0x18a>
 800819a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800819c:	2b10      	cmp	r3, #16
 800819e:	d008      	beq.n	80081b2 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	681a      	ldr	r2, [r3, #0]
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80081ae:	601a      	str	r2, [r3, #0]
 80081b0:	e007      	b.n	80081c2 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	681a      	ldr	r2, [r3, #0]
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80081c0:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80081c2:	2300      	movs	r3, #0
 80081c4:	61fb      	str	r3, [r7, #28]
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	695b      	ldr	r3, [r3, #20]
 80081cc:	61fb      	str	r3, [r7, #28]
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	699b      	ldr	r3, [r3, #24]
 80081d4:	61fb      	str	r3, [r7, #28]
 80081d6:	69fb      	ldr	r3, [r7, #28]
 80081d8:	e0a1      	b.n	800831e <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	681a      	ldr	r2, [r3, #0]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80081e8:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80081ea:	2300      	movs	r3, #0
 80081ec:	61bb      	str	r3, [r7, #24]
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	695b      	ldr	r3, [r3, #20]
 80081f4:	61bb      	str	r3, [r7, #24]
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	699b      	ldr	r3, [r3, #24]
 80081fc:	61bb      	str	r3, [r7, #24]
 80081fe:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	681a      	ldr	r2, [r3, #0]
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800820e:	601a      	str	r2, [r3, #0]
 8008210:	e085      	b.n	800831e <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008216:	b29b      	uxth	r3, r3
 8008218:	2b02      	cmp	r3, #2
 800821a:	d14d      	bne.n	80082b8 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800821c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800821e:	2b04      	cmp	r3, #4
 8008220:	d016      	beq.n	8008250 <I2C_Master_ADDR+0x228>
 8008222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008224:	2b02      	cmp	r3, #2
 8008226:	d013      	beq.n	8008250 <I2C_Master_ADDR+0x228>
 8008228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800822a:	2b10      	cmp	r3, #16
 800822c:	d010      	beq.n	8008250 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	681a      	ldr	r2, [r3, #0]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800823c:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	681a      	ldr	r2, [r3, #0]
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800824c:	601a      	str	r2, [r3, #0]
 800824e:	e007      	b.n	8008260 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	681a      	ldr	r2, [r3, #0]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800825e:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	685b      	ldr	r3, [r3, #4]
 8008266:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800826a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800826e:	d117      	bne.n	80082a0 <I2C_Master_ADDR+0x278>
 8008270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008272:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008276:	d00b      	beq.n	8008290 <I2C_Master_ADDR+0x268>
 8008278:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800827a:	2b01      	cmp	r3, #1
 800827c:	d008      	beq.n	8008290 <I2C_Master_ADDR+0x268>
 800827e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008280:	2b08      	cmp	r3, #8
 8008282:	d005      	beq.n	8008290 <I2C_Master_ADDR+0x268>
 8008284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008286:	2b10      	cmp	r3, #16
 8008288:	d002      	beq.n	8008290 <I2C_Master_ADDR+0x268>
 800828a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800828c:	2b20      	cmp	r3, #32
 800828e:	d107      	bne.n	80082a0 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	685a      	ldr	r2, [r3, #4]
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800829e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80082a0:	2300      	movs	r3, #0
 80082a2:	617b      	str	r3, [r7, #20]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	695b      	ldr	r3, [r3, #20]
 80082aa:	617b      	str	r3, [r7, #20]
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	699b      	ldr	r3, [r3, #24]
 80082b2:	617b      	str	r3, [r7, #20]
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	e032      	b.n	800831e <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	681a      	ldr	r2, [r3, #0]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80082c6:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	685b      	ldr	r3, [r3, #4]
 80082ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80082d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80082d6:	d117      	bne.n	8008308 <I2C_Master_ADDR+0x2e0>
 80082d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082da:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80082de:	d00b      	beq.n	80082f8 <I2C_Master_ADDR+0x2d0>
 80082e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082e2:	2b01      	cmp	r3, #1
 80082e4:	d008      	beq.n	80082f8 <I2C_Master_ADDR+0x2d0>
 80082e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082e8:	2b08      	cmp	r3, #8
 80082ea:	d005      	beq.n	80082f8 <I2C_Master_ADDR+0x2d0>
 80082ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082ee:	2b10      	cmp	r3, #16
 80082f0:	d002      	beq.n	80082f8 <I2C_Master_ADDR+0x2d0>
 80082f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082f4:	2b20      	cmp	r3, #32
 80082f6:	d107      	bne.n	8008308 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	685a      	ldr	r2, [r3, #4]
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008306:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008308:	2300      	movs	r3, #0
 800830a:	613b      	str	r3, [r7, #16]
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	695b      	ldr	r3, [r3, #20]
 8008312:	613b      	str	r3, [r7, #16]
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	699b      	ldr	r3, [r3, #24]
 800831a:	613b      	str	r3, [r7, #16]
 800831c:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8008324:	e00b      	b.n	800833e <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008326:	2300      	movs	r3, #0
 8008328:	60fb      	str	r3, [r7, #12]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	695b      	ldr	r3, [r3, #20]
 8008330:	60fb      	str	r3, [r7, #12]
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	699b      	ldr	r3, [r3, #24]
 8008338:	60fb      	str	r3, [r7, #12]
 800833a:	68fb      	ldr	r3, [r7, #12]
}
 800833c:	e7ff      	b.n	800833e <I2C_Master_ADDR+0x316>
 800833e:	bf00      	nop
 8008340:	3744      	adds	r7, #68	; 0x44
 8008342:	46bd      	mov	sp, r7
 8008344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008348:	4770      	bx	lr

0800834a <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800834a:	b580      	push	{r7, lr}
 800834c:	b084      	sub	sp, #16
 800834e:	af00      	add	r7, sp, #0
 8008350:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008358:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800835e:	b29b      	uxth	r3, r3
 8008360:	2b00      	cmp	r3, #0
 8008362:	d02b      	beq.n	80083bc <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008368:	781a      	ldrb	r2, [r3, #0]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008374:	1c5a      	adds	r2, r3, #1
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800837e:	b29b      	uxth	r3, r3
 8008380:	3b01      	subs	r3, #1
 8008382:	b29a      	uxth	r2, r3
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800838c:	b29b      	uxth	r3, r3
 800838e:	2b00      	cmp	r3, #0
 8008390:	d114      	bne.n	80083bc <I2C_SlaveTransmit_TXE+0x72>
 8008392:	7bfb      	ldrb	r3, [r7, #15]
 8008394:	2b29      	cmp	r3, #41	; 0x29
 8008396:	d111      	bne.n	80083bc <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	685a      	ldr	r2, [r3, #4]
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80083a6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2221      	movs	r2, #33	; 0x21
 80083ac:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2228      	movs	r2, #40	; 0x28
 80083b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f7ff fa43 	bl	8007842 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80083bc:	bf00      	nop
 80083be:	3710      	adds	r7, #16
 80083c0:	46bd      	mov	sp, r7
 80083c2:	bd80      	pop	{r7, pc}

080083c4 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80083c4:	b480      	push	{r7}
 80083c6:	b083      	sub	sp, #12
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80083d0:	b29b      	uxth	r3, r3
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d011      	beq.n	80083fa <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083da:	781a      	ldrb	r2, [r3, #0]
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083e6:	1c5a      	adds	r2, r3, #1
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80083f0:	b29b      	uxth	r3, r3
 80083f2:	3b01      	subs	r3, #1
 80083f4:	b29a      	uxth	r2, r3
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80083fa:	bf00      	nop
 80083fc:	370c      	adds	r7, #12
 80083fe:	46bd      	mov	sp, r7
 8008400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008404:	4770      	bx	lr

08008406 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8008406:	b580      	push	{r7, lr}
 8008408:	b084      	sub	sp, #16
 800840a:	af00      	add	r7, sp, #0
 800840c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008414:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800841a:	b29b      	uxth	r3, r3
 800841c:	2b00      	cmp	r3, #0
 800841e:	d02c      	beq.n	800847a <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	691a      	ldr	r2, [r3, #16]
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800842a:	b2d2      	uxtb	r2, r2
 800842c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008432:	1c5a      	adds	r2, r3, #1
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800843c:	b29b      	uxth	r3, r3
 800843e:	3b01      	subs	r3, #1
 8008440:	b29a      	uxth	r2, r3
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800844a:	b29b      	uxth	r3, r3
 800844c:	2b00      	cmp	r3, #0
 800844e:	d114      	bne.n	800847a <I2C_SlaveReceive_RXNE+0x74>
 8008450:	7bfb      	ldrb	r3, [r7, #15]
 8008452:	2b2a      	cmp	r3, #42	; 0x2a
 8008454:	d111      	bne.n	800847a <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	685a      	ldr	r2, [r3, #4]
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008464:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2222      	movs	r2, #34	; 0x22
 800846a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2228      	movs	r2, #40	; 0x28
 8008470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	f7ff f9ee 	bl	8007856 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800847a:	bf00      	nop
 800847c:	3710      	adds	r7, #16
 800847e:	46bd      	mov	sp, r7
 8008480:	bd80      	pop	{r7, pc}

08008482 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8008482:	b480      	push	{r7}
 8008484:	b083      	sub	sp, #12
 8008486:	af00      	add	r7, sp, #0
 8008488:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800848e:	b29b      	uxth	r3, r3
 8008490:	2b00      	cmp	r3, #0
 8008492:	d012      	beq.n	80084ba <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	691a      	ldr	r2, [r3, #16]
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800849e:	b2d2      	uxtb	r2, r2
 80084a0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084a6:	1c5a      	adds	r2, r3, #1
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084b0:	b29b      	uxth	r3, r3
 80084b2:	3b01      	subs	r3, #1
 80084b4:	b29a      	uxth	r2, r3
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80084ba:	bf00      	nop
 80084bc:	370c      	adds	r7, #12
 80084be:	46bd      	mov	sp, r7
 80084c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c4:	4770      	bx	lr

080084c6 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80084c6:	b580      	push	{r7, lr}
 80084c8:	b084      	sub	sp, #16
 80084ca:	af00      	add	r7, sp, #0
 80084cc:	6078      	str	r0, [r7, #4]
 80084ce:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80084d0:	2300      	movs	r3, #0
 80084d2:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084da:	b2db      	uxtb	r3, r3
 80084dc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80084e0:	2b28      	cmp	r3, #40	; 0x28
 80084e2:	d127      	bne.n	8008534 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	685a      	ldr	r2, [r3, #4]
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80084f2:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	089b      	lsrs	r3, r3, #2
 80084f8:	f003 0301 	and.w	r3, r3, #1
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d101      	bne.n	8008504 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8008500:	2301      	movs	r3, #1
 8008502:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	09db      	lsrs	r3, r3, #7
 8008508:	f003 0301 	and.w	r3, r3, #1
 800850c:	2b00      	cmp	r3, #0
 800850e:	d103      	bne.n	8008518 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	68db      	ldr	r3, [r3, #12]
 8008514:	81bb      	strh	r3, [r7, #12]
 8008516:	e002      	b.n	800851e <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	699b      	ldr	r3, [r3, #24]
 800851c:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2200      	movs	r2, #0
 8008522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8008526:	89ba      	ldrh	r2, [r7, #12]
 8008528:	7bfb      	ldrb	r3, [r7, #15]
 800852a:	4619      	mov	r1, r3
 800852c:	6878      	ldr	r0, [r7, #4]
 800852e:	f7ff f99c 	bl	800786a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8008532:	e008      	b.n	8008546 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f06f 0202 	mvn.w	r2, #2
 800853c:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2200      	movs	r2, #0
 8008542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8008546:	bf00      	nop
 8008548:	3710      	adds	r7, #16
 800854a:	46bd      	mov	sp, r7
 800854c:	bd80      	pop	{r7, pc}
	...

08008550 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b084      	sub	sp, #16
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800855e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	685a      	ldr	r2, [r3, #4]
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800856e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8008570:	2300      	movs	r3, #0
 8008572:	60bb      	str	r3, [r7, #8]
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	695b      	ldr	r3, [r3, #20]
 800857a:	60bb      	str	r3, [r7, #8]
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	681a      	ldr	r2, [r3, #0]
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f042 0201 	orr.w	r2, r2, #1
 800858a:	601a      	str	r2, [r3, #0]
 800858c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	681a      	ldr	r2, [r3, #0]
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800859c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	685b      	ldr	r3, [r3, #4]
 80085a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80085a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80085ac:	d172      	bne.n	8008694 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80085ae:	7bfb      	ldrb	r3, [r7, #15]
 80085b0:	2b22      	cmp	r3, #34	; 0x22
 80085b2:	d002      	beq.n	80085ba <I2C_Slave_STOPF+0x6a>
 80085b4:	7bfb      	ldrb	r3, [r7, #15]
 80085b6:	2b2a      	cmp	r3, #42	; 0x2a
 80085b8:	d135      	bne.n	8008626 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	685b      	ldr	r3, [r3, #4]
 80085c2:	b29a      	uxth	r2, r3
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80085cc:	b29b      	uxth	r3, r3
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d005      	beq.n	80085de <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085d6:	f043 0204 	orr.w	r2, r3, #4
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	685a      	ldr	r2, [r3, #4]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80085ec:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085f2:	4618      	mov	r0, r3
 80085f4:	f7fe f9e4 	bl	80069c0 <HAL_DMA_GetState>
 80085f8:	4603      	mov	r3, r0
 80085fa:	2b01      	cmp	r3, #1
 80085fc:	d049      	beq.n	8008692 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008602:	4a69      	ldr	r2, [pc, #420]	; (80087a8 <I2C_Slave_STOPF+0x258>)
 8008604:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800860a:	4618      	mov	r0, r3
 800860c:	f7fe f82c 	bl	8006668 <HAL_DMA_Abort_IT>
 8008610:	4603      	mov	r3, r0
 8008612:	2b00      	cmp	r3, #0
 8008614:	d03d      	beq.n	8008692 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800861a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800861c:	687a      	ldr	r2, [r7, #4]
 800861e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008620:	4610      	mov	r0, r2
 8008622:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008624:	e035      	b.n	8008692 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	685b      	ldr	r3, [r3, #4]
 800862e:	b29a      	uxth	r2, r3
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008638:	b29b      	uxth	r3, r3
 800863a:	2b00      	cmp	r3, #0
 800863c:	d005      	beq.n	800864a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008642:	f043 0204 	orr.w	r2, r3, #4
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	685a      	ldr	r2, [r3, #4]
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008658:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800865e:	4618      	mov	r0, r3
 8008660:	f7fe f9ae 	bl	80069c0 <HAL_DMA_GetState>
 8008664:	4603      	mov	r3, r0
 8008666:	2b01      	cmp	r3, #1
 8008668:	d014      	beq.n	8008694 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800866e:	4a4e      	ldr	r2, [pc, #312]	; (80087a8 <I2C_Slave_STOPF+0x258>)
 8008670:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008676:	4618      	mov	r0, r3
 8008678:	f7fd fff6 	bl	8006668 <HAL_DMA_Abort_IT>
 800867c:	4603      	mov	r3, r0
 800867e:	2b00      	cmp	r3, #0
 8008680:	d008      	beq.n	8008694 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008686:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008688:	687a      	ldr	r2, [r7, #4]
 800868a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800868c:	4610      	mov	r0, r2
 800868e:	4798      	blx	r3
 8008690:	e000      	b.n	8008694 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008692:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008698:	b29b      	uxth	r3, r3
 800869a:	2b00      	cmp	r3, #0
 800869c:	d03e      	beq.n	800871c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	695b      	ldr	r3, [r3, #20]
 80086a4:	f003 0304 	and.w	r3, r3, #4
 80086a8:	2b04      	cmp	r3, #4
 80086aa:	d112      	bne.n	80086d2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	691a      	ldr	r2, [r3, #16]
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086b6:	b2d2      	uxtb	r2, r2
 80086b8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086be:	1c5a      	adds	r2, r3, #1
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086c8:	b29b      	uxth	r3, r3
 80086ca:	3b01      	subs	r3, #1
 80086cc:	b29a      	uxth	r2, r3
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	695b      	ldr	r3, [r3, #20]
 80086d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086dc:	2b40      	cmp	r3, #64	; 0x40
 80086de:	d112      	bne.n	8008706 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	691a      	ldr	r2, [r3, #16]
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086ea:	b2d2      	uxtb	r2, r2
 80086ec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086f2:	1c5a      	adds	r2, r3, #1
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086fc:	b29b      	uxth	r3, r3
 80086fe:	3b01      	subs	r3, #1
 8008700:	b29a      	uxth	r2, r3
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800870a:	b29b      	uxth	r3, r3
 800870c:	2b00      	cmp	r3, #0
 800870e:	d005      	beq.n	800871c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008714:	f043 0204 	orr.w	r2, r3, #4
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008720:	2b00      	cmp	r3, #0
 8008722:	d003      	beq.n	800872c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8008724:	6878      	ldr	r0, [r7, #4]
 8008726:	f000 f8b3 	bl	8008890 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800872a:	e039      	b.n	80087a0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800872c:	7bfb      	ldrb	r3, [r7, #15]
 800872e:	2b2a      	cmp	r3, #42	; 0x2a
 8008730:	d109      	bne.n	8008746 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	2200      	movs	r2, #0
 8008736:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2228      	movs	r2, #40	; 0x28
 800873c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	f7ff f888 	bl	8007856 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800874c:	b2db      	uxtb	r3, r3
 800874e:	2b28      	cmp	r3, #40	; 0x28
 8008750:	d111      	bne.n	8008776 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	4a15      	ldr	r2, [pc, #84]	; (80087ac <I2C_Slave_STOPF+0x25c>)
 8008756:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2200      	movs	r2, #0
 800875c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2220      	movs	r2, #32
 8008762:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2200      	movs	r2, #0
 800876a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800876e:	6878      	ldr	r0, [r7, #4]
 8008770:	f7ff f889 	bl	8007886 <HAL_I2C_ListenCpltCallback>
}
 8008774:	e014      	b.n	80087a0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800877a:	2b22      	cmp	r3, #34	; 0x22
 800877c:	d002      	beq.n	8008784 <I2C_Slave_STOPF+0x234>
 800877e:	7bfb      	ldrb	r3, [r7, #15]
 8008780:	2b22      	cmp	r3, #34	; 0x22
 8008782:	d10d      	bne.n	80087a0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2200      	movs	r2, #0
 8008788:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2220      	movs	r2, #32
 800878e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2200      	movs	r2, #0
 8008796:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f7ff f85b 	bl	8007856 <HAL_I2C_SlaveRxCpltCallback>
}
 80087a0:	bf00      	nop
 80087a2:	3710      	adds	r7, #16
 80087a4:	46bd      	mov	sp, r7
 80087a6:	bd80      	pop	{r7, pc}
 80087a8:	08008bf1 	.word	0x08008bf1
 80087ac:	ffff0000 	.word	0xffff0000

080087b0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b084      	sub	sp, #16
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80087be:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087c4:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80087c6:	68bb      	ldr	r3, [r7, #8]
 80087c8:	2b08      	cmp	r3, #8
 80087ca:	d002      	beq.n	80087d2 <I2C_Slave_AF+0x22>
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	2b20      	cmp	r3, #32
 80087d0:	d129      	bne.n	8008826 <I2C_Slave_AF+0x76>
 80087d2:	7bfb      	ldrb	r3, [r7, #15]
 80087d4:	2b28      	cmp	r3, #40	; 0x28
 80087d6:	d126      	bne.n	8008826 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	4a2c      	ldr	r2, [pc, #176]	; (800888c <I2C_Slave_AF+0xdc>)
 80087dc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	685a      	ldr	r2, [r3, #4]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80087ec:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80087f6:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	681a      	ldr	r2, [r3, #0]
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008806:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2200      	movs	r2, #0
 800880c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2220      	movs	r2, #32
 8008812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2200      	movs	r2, #0
 800881a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800881e:	6878      	ldr	r0, [r7, #4]
 8008820:	f7ff f831 	bl	8007886 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8008824:	e02e      	b.n	8008884 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8008826:	7bfb      	ldrb	r3, [r7, #15]
 8008828:	2b21      	cmp	r3, #33	; 0x21
 800882a:	d126      	bne.n	800887a <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	4a17      	ldr	r2, [pc, #92]	; (800888c <I2C_Slave_AF+0xdc>)
 8008830:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2221      	movs	r2, #33	; 0x21
 8008836:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2220      	movs	r2, #32
 800883c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2200      	movs	r2, #0
 8008844:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	685a      	ldr	r2, [r3, #4]
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008856:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008860:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	681a      	ldr	r2, [r3, #0]
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008870:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f7fe ffe5 	bl	8007842 <HAL_I2C_SlaveTxCpltCallback>
}
 8008878:	e004      	b.n	8008884 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008882:	615a      	str	r2, [r3, #20]
}
 8008884:	bf00      	nop
 8008886:	3710      	adds	r7, #16
 8008888:	46bd      	mov	sp, r7
 800888a:	bd80      	pop	{r7, pc}
 800888c:	ffff0000 	.word	0xffff0000

08008890 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b084      	sub	sp, #16
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800889e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentError;

  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80088a6:	b2db      	uxtb	r3, r3
 80088a8:	2b10      	cmp	r3, #16
 80088aa:	d10a      	bne.n	80088c2 <I2C_ITError+0x32>
 80088ac:	7bfb      	ldrb	r3, [r7, #15]
 80088ae:	2b22      	cmp	r3, #34	; 0x22
 80088b0:	d107      	bne.n	80088c2 <I2C_ITError+0x32>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	681a      	ldr	r2, [r3, #0]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80088c0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80088c2:	7bfb      	ldrb	r3, [r7, #15]
 80088c4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80088c8:	2b28      	cmp	r3, #40	; 0x28
 80088ca:	d107      	bne.n	80088dc <I2C_ITError+0x4c>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2200      	movs	r2, #0
 80088d0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2228      	movs	r2, #40	; 0x28
 80088d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80088da:	e015      	b.n	8008908 <I2C_ITError+0x78>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	685b      	ldr	r3, [r3, #4]
 80088e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80088e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80088ea:	d006      	beq.n	80088fa <I2C_ITError+0x6a>
 80088ec:	7bfb      	ldrb	r3, [r7, #15]
 80088ee:	2b60      	cmp	r3, #96	; 0x60
 80088f0:	d003      	beq.n	80088fa <I2C_ITError+0x6a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2220      	movs	r2, #32
 80088f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2200      	movs	r2, #0
 80088fe:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2200      	movs	r2, #0
 8008904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	685b      	ldr	r3, [r3, #4]
 800890e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008912:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008916:	d162      	bne.n	80089de <I2C_ITError+0x14e>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	685a      	ldr	r2, [r3, #4]
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008926:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800892c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008930:	b2db      	uxtb	r3, r3
 8008932:	2b01      	cmp	r3, #1
 8008934:	d020      	beq.n	8008978 <I2C_ITError+0xe8>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800893a:	4a6a      	ldr	r2, [pc, #424]	; (8008ae4 <I2C_ITError+0x254>)
 800893c:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008942:	4618      	mov	r0, r3
 8008944:	f7fd fe90 	bl	8006668 <HAL_DMA_Abort_IT>
 8008948:	4603      	mov	r3, r0
 800894a:	2b00      	cmp	r3, #0
 800894c:	f000 8089 	beq.w	8008a62 <I2C_ITError+0x1d2>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	681a      	ldr	r2, [r3, #0]
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f022 0201 	bic.w	r2, r2, #1
 800895e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2220      	movs	r2, #32
 8008964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800896c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800896e:	687a      	ldr	r2, [r7, #4]
 8008970:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008972:	4610      	mov	r0, r2
 8008974:	4798      	blx	r3
 8008976:	e074      	b.n	8008a62 <I2C_ITError+0x1d2>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800897c:	4a59      	ldr	r2, [pc, #356]	; (8008ae4 <I2C_ITError+0x254>)
 800897e:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008984:	4618      	mov	r0, r3
 8008986:	f7fd fe6f 	bl	8006668 <HAL_DMA_Abort_IT>
 800898a:	4603      	mov	r3, r0
 800898c:	2b00      	cmp	r3, #0
 800898e:	d068      	beq.n	8008a62 <I2C_ITError+0x1d2>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	695b      	ldr	r3, [r3, #20]
 8008996:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800899a:	2b40      	cmp	r3, #64	; 0x40
 800899c:	d10b      	bne.n	80089b6 <I2C_ITError+0x126>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	691a      	ldr	r2, [r3, #16]
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089a8:	b2d2      	uxtb	r2, r2
 80089aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089b0:	1c5a      	adds	r2, r3, #1
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	681a      	ldr	r2, [r3, #0]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f022 0201 	bic.w	r2, r2, #1
 80089c4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2220      	movs	r2, #32
 80089ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089d4:	687a      	ldr	r2, [r7, #4]
 80089d6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80089d8:	4610      	mov	r0, r2
 80089da:	4798      	blx	r3
 80089dc:	e041      	b.n	8008a62 <I2C_ITError+0x1d2>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089e4:	b2db      	uxtb	r3, r3
 80089e6:	2b60      	cmp	r3, #96	; 0x60
 80089e8:	d125      	bne.n	8008a36 <I2C_ITError+0x1a6>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	2220      	movs	r2, #32
 80089ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	2200      	movs	r2, #0
 80089f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	695b      	ldr	r3, [r3, #20]
 80089fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a02:	2b40      	cmp	r3, #64	; 0x40
 8008a04:	d10b      	bne.n	8008a1e <I2C_ITError+0x18e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	691a      	ldr	r2, [r3, #16]
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a10:	b2d2      	uxtb	r2, r2
 8008a12:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a18:	1c5a      	adds	r2, r3, #1
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	681a      	ldr	r2, [r3, #0]
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f022 0201 	bic.w	r2, r2, #1
 8008a2c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	f7fe ff51 	bl	80078d6 <HAL_I2C_AbortCpltCallback>
 8008a34:	e015      	b.n	8008a62 <I2C_ITError+0x1d2>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	695b      	ldr	r3, [r3, #20]
 8008a3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a40:	2b40      	cmp	r3, #64	; 0x40
 8008a42:	d10b      	bne.n	8008a5c <I2C_ITError+0x1cc>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	691a      	ldr	r2, [r3, #16]
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a4e:	b2d2      	uxtb	r2, r2
 8008a50:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a56:	1c5a      	adds	r2, r3, #1
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f7fe ff30 	bl	80078c2 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a66:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	f003 0301 	and.w	r3, r3, #1
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d10e      	bne.n	8008a90 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d109      	bne.n	8008a90 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008a7c:	68bb      	ldr	r3, [r7, #8]
 8008a7e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d104      	bne.n	8008a90 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d007      	beq.n	8008aa0 <I2C_ITError+0x210>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	685a      	ldr	r2, [r3, #4]
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008a9e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008aa6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008aac:	f003 0304 	and.w	r3, r3, #4
 8008ab0:	2b04      	cmp	r3, #4
 8008ab2:	d113      	bne.n	8008adc <I2C_ITError+0x24c>
 8008ab4:	7bfb      	ldrb	r3, [r7, #15]
 8008ab6:	2b28      	cmp	r3, #40	; 0x28
 8008ab8:	d110      	bne.n	8008adc <I2C_ITError+0x24c>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	4a0a      	ldr	r2, [pc, #40]	; (8008ae8 <I2C_ITError+0x258>)
 8008abe:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2220      	movs	r2, #32
 8008aca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f7fe fed5 	bl	8007886 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008adc:	bf00      	nop
 8008ade:	3710      	adds	r7, #16
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	bd80      	pop	{r7, pc}
 8008ae4:	08008bf1 	.word	0x08008bf1
 8008ae8:	ffff0000 	.word	0xffff0000

08008aec <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b088      	sub	sp, #32
 8008af0:	af02      	add	r7, sp, #8
 8008af2:	60f8      	str	r0, [r7, #12]
 8008af4:	607a      	str	r2, [r7, #4]
 8008af6:	603b      	str	r3, [r7, #0]
 8008af8:	460b      	mov	r3, r1
 8008afa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b00:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	2b08      	cmp	r3, #8
 8008b06:	d006      	beq.n	8008b16 <I2C_MasterRequestWrite+0x2a>
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d003      	beq.n	8008b16 <I2C_MasterRequestWrite+0x2a>
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008b14:	d108      	bne.n	8008b28 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	681a      	ldr	r2, [r3, #0]
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008b24:	601a      	str	r2, [r3, #0]
 8008b26:	e00b      	b.n	8008b40 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b2c:	2b12      	cmp	r3, #18
 8008b2e:	d107      	bne.n	8008b40 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	681a      	ldr	r2, [r3, #0]
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008b3e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	9300      	str	r3, [sp, #0]
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2200      	movs	r2, #0
 8008b48:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008b4c:	68f8      	ldr	r0, [r7, #12]
 8008b4e:	f000 f8ce 	bl	8008cee <I2C_WaitOnFlagUntilTimeout>
 8008b52:	4603      	mov	r3, r0
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d00c      	beq.n	8008b72 <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d003      	beq.n	8008b6e <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008b6c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008b6e:	2303      	movs	r3, #3
 8008b70:	e035      	b.n	8008bde <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	691b      	ldr	r3, [r3, #16]
 8008b76:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008b7a:	d108      	bne.n	8008b8e <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008b7c:	897b      	ldrh	r3, [r7, #10]
 8008b7e:	b2db      	uxtb	r3, r3
 8008b80:	461a      	mov	r2, r3
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008b8a:	611a      	str	r2, [r3, #16]
 8008b8c:	e01b      	b.n	8008bc6 <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008b8e:	897b      	ldrh	r3, [r7, #10]
 8008b90:	11db      	asrs	r3, r3, #7
 8008b92:	b2db      	uxtb	r3, r3
 8008b94:	f003 0306 	and.w	r3, r3, #6
 8008b98:	b2db      	uxtb	r3, r3
 8008b9a:	f063 030f 	orn	r3, r3, #15
 8008b9e:	b2da      	uxtb	r2, r3
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	687a      	ldr	r2, [r7, #4]
 8008baa:	490f      	ldr	r1, [pc, #60]	; (8008be8 <I2C_MasterRequestWrite+0xfc>)
 8008bac:	68f8      	ldr	r0, [r7, #12]
 8008bae:	f000 f8f5 	bl	8008d9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d001      	beq.n	8008bbc <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 8008bb8:	2301      	movs	r3, #1
 8008bba:	e010      	b.n	8008bde <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008bbc:	897b      	ldrh	r3, [r7, #10]
 8008bbe:	b2da      	uxtb	r2, r3
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	687a      	ldr	r2, [r7, #4]
 8008bca:	4908      	ldr	r1, [pc, #32]	; (8008bec <I2C_MasterRequestWrite+0x100>)
 8008bcc:	68f8      	ldr	r0, [r7, #12]
 8008bce:	f000 f8e5 	bl	8008d9c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008bd2:	4603      	mov	r3, r0
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d001      	beq.n	8008bdc <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8008bd8:	2301      	movs	r3, #1
 8008bda:	e000      	b.n	8008bde <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 8008bdc:	2300      	movs	r3, #0
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3718      	adds	r7, #24
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}
 8008be6:	bf00      	nop
 8008be8:	00010008 	.word	0x00010008
 8008bec:	00010002 	.word	0x00010002

08008bf0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b084      	sub	sp, #16
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bfc:	60fb      	str	r3, [r7, #12]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c04:	72fb      	strb	r3, [r7, #11]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d003      	beq.n	8008c16 <I2C_DMAAbort+0x26>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c12:	2200      	movs	r2, #0
 8008c14:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d003      	beq.n	8008c26 <I2C_DMAAbort+0x36>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c22:	2200      	movs	r2, #0
 8008c24:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	681a      	ldr	r2, [r3, #0]
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008c34:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d003      	beq.n	8008c4c <I2C_DMAAbort+0x5c>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c48:	2200      	movs	r2, #0
 8008c4a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d003      	beq.n	8008c5c <I2C_DMAAbort+0x6c>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c58:	2200      	movs	r2, #0
 8008c5a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	681a      	ldr	r2, [r3, #0]
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f022 0201 	bic.w	r2, r2, #1
 8008c6a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c72:	b2db      	uxtb	r3, r3
 8008c74:	2b60      	cmp	r3, #96	; 0x60
 8008c76:	d10e      	bne.n	8008c96 <I2C_DMAAbort+0xa6>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	2220      	movs	r2, #32
 8008c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	2200      	movs	r2, #0
 8008c84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008c8e:	68f8      	ldr	r0, [r7, #12]
 8008c90:	f7fe fe21 	bl	80078d6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008c94:	e027      	b.n	8008ce6 <I2C_DMAAbort+0xf6>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008c96:	7afb      	ldrb	r3, [r7, #11]
 8008c98:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008c9c:	2b28      	cmp	r3, #40	; 0x28
 8008c9e:	d117      	bne.n	8008cd0 <I2C_DMAAbort+0xe0>
      __HAL_I2C_ENABLE(hi2c);
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	681a      	ldr	r2, [r3, #0]
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f042 0201 	orr.w	r2, r2, #1
 8008cae:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	681a      	ldr	r2, [r3, #0]
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008cbe:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	2228      	movs	r2, #40	; 0x28
 8008cca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8008cce:	e007      	b.n	8008ce0 <I2C_DMAAbort+0xf0>
      hi2c->State = HAL_I2C_STATE_READY;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	2220      	movs	r2, #32
 8008cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8008ce0:	68f8      	ldr	r0, [r7, #12]
 8008ce2:	f7fe fdee 	bl	80078c2 <HAL_I2C_ErrorCallback>
}
 8008ce6:	bf00      	nop
 8008ce8:	3710      	adds	r7, #16
 8008cea:	46bd      	mov	sp, r7
 8008cec:	bd80      	pop	{r7, pc}

08008cee <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008cee:	b580      	push	{r7, lr}
 8008cf0:	b084      	sub	sp, #16
 8008cf2:	af00      	add	r7, sp, #0
 8008cf4:	60f8      	str	r0, [r7, #12]
 8008cf6:	60b9      	str	r1, [r7, #8]
 8008cf8:	603b      	str	r3, [r7, #0]
 8008cfa:	4613      	mov	r3, r2
 8008cfc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008cfe:	e025      	b.n	8008d4c <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d06:	d021      	beq.n	8008d4c <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d08:	f7fc fafc 	bl	8005304 <HAL_GetTick>
 8008d0c:	4602      	mov	r2, r0
 8008d0e:	69bb      	ldr	r3, [r7, #24]
 8008d10:	1ad3      	subs	r3, r2, r3
 8008d12:	683a      	ldr	r2, [r7, #0]
 8008d14:	429a      	cmp	r2, r3
 8008d16:	d302      	bcc.n	8008d1e <I2C_WaitOnFlagUntilTimeout+0x30>
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d116      	bne.n	8008d4c <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	2200      	movs	r2, #0
 8008d22:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	2220      	movs	r2, #32
 8008d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	2200      	movs	r2, #0
 8008d30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d38:	f043 0220 	orr.w	r2, r3, #32
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	2200      	movs	r2, #0
 8008d44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008d48:	2301      	movs	r3, #1
 8008d4a:	e023      	b.n	8008d94 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	0c1b      	lsrs	r3, r3, #16
 8008d50:	b2db      	uxtb	r3, r3
 8008d52:	2b01      	cmp	r3, #1
 8008d54:	d10d      	bne.n	8008d72 <I2C_WaitOnFlagUntilTimeout+0x84>
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	695b      	ldr	r3, [r3, #20]
 8008d5c:	43da      	mvns	r2, r3
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	4013      	ands	r3, r2
 8008d62:	b29b      	uxth	r3, r3
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	bf0c      	ite	eq
 8008d68:	2301      	moveq	r3, #1
 8008d6a:	2300      	movne	r3, #0
 8008d6c:	b2db      	uxtb	r3, r3
 8008d6e:	461a      	mov	r2, r3
 8008d70:	e00c      	b.n	8008d8c <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	699b      	ldr	r3, [r3, #24]
 8008d78:	43da      	mvns	r2, r3
 8008d7a:	68bb      	ldr	r3, [r7, #8]
 8008d7c:	4013      	ands	r3, r2
 8008d7e:	b29b      	uxth	r3, r3
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	bf0c      	ite	eq
 8008d84:	2301      	moveq	r3, #1
 8008d86:	2300      	movne	r3, #0
 8008d88:	b2db      	uxtb	r3, r3
 8008d8a:	461a      	mov	r2, r3
 8008d8c:	79fb      	ldrb	r3, [r7, #7]
 8008d8e:	429a      	cmp	r2, r3
 8008d90:	d0b6      	beq.n	8008d00 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008d92:	2300      	movs	r3, #0
}
 8008d94:	4618      	mov	r0, r3
 8008d96:	3710      	adds	r7, #16
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	bd80      	pop	{r7, pc}

08008d9c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b084      	sub	sp, #16
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	60f8      	str	r0, [r7, #12]
 8008da4:	60b9      	str	r1, [r7, #8]
 8008da6:	607a      	str	r2, [r7, #4]
 8008da8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008daa:	e051      	b.n	8008e50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	695b      	ldr	r3, [r3, #20]
 8008db2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008db6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008dba:	d123      	bne.n	8008e04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	681a      	ldr	r2, [r3, #0]
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008dca:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008dd4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	2220      	movs	r2, #32
 8008de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	2200      	movs	r2, #0
 8008de8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008df0:	f043 0204 	orr.w	r2, r3, #4
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008e00:	2301      	movs	r3, #1
 8008e02:	e046      	b.n	8008e92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e0a:	d021      	beq.n	8008e50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e0c:	f7fc fa7a 	bl	8005304 <HAL_GetTick>
 8008e10:	4602      	mov	r2, r0
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	1ad3      	subs	r3, r2, r3
 8008e16:	687a      	ldr	r2, [r7, #4]
 8008e18:	429a      	cmp	r2, r3
 8008e1a:	d302      	bcc.n	8008e22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d116      	bne.n	8008e50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	2200      	movs	r2, #0
 8008e26:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	2220      	movs	r2, #32
 8008e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	2200      	movs	r2, #0
 8008e34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e3c:	f043 0220 	orr.w	r2, r3, #32
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	2200      	movs	r2, #0
 8008e48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	e020      	b.n	8008e92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	0c1b      	lsrs	r3, r3, #16
 8008e54:	b2db      	uxtb	r3, r3
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	d10c      	bne.n	8008e74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	695b      	ldr	r3, [r3, #20]
 8008e60:	43da      	mvns	r2, r3
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	4013      	ands	r3, r2
 8008e66:	b29b      	uxth	r3, r3
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	bf14      	ite	ne
 8008e6c:	2301      	movne	r3, #1
 8008e6e:	2300      	moveq	r3, #0
 8008e70:	b2db      	uxtb	r3, r3
 8008e72:	e00b      	b.n	8008e8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	699b      	ldr	r3, [r3, #24]
 8008e7a:	43da      	mvns	r2, r3
 8008e7c:	68bb      	ldr	r3, [r7, #8]
 8008e7e:	4013      	ands	r3, r2
 8008e80:	b29b      	uxth	r3, r3
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	bf14      	ite	ne
 8008e86:	2301      	movne	r3, #1
 8008e88:	2300      	moveq	r3, #0
 8008e8a:	b2db      	uxtb	r3, r3
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d18d      	bne.n	8008dac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008e90:	2300      	movs	r3, #0
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3710      	adds	r7, #16
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}

08008e9a <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008e9a:	b580      	push	{r7, lr}
 8008e9c:	b084      	sub	sp, #16
 8008e9e:	af00      	add	r7, sp, #0
 8008ea0:	60f8      	str	r0, [r7, #12]
 8008ea2:	60b9      	str	r1, [r7, #8]
 8008ea4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008ea6:	e02d      	b.n	8008f04 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008ea8:	68f8      	ldr	r0, [r7, #12]
 8008eaa:	f000 f878 	bl	8008f9e <I2C_IsAcknowledgeFailed>
 8008eae:	4603      	mov	r3, r0
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d001      	beq.n	8008eb8 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	e02d      	b.n	8008f14 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008eb8:	68bb      	ldr	r3, [r7, #8]
 8008eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ebe:	d021      	beq.n	8008f04 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ec0:	f7fc fa20 	bl	8005304 <HAL_GetTick>
 8008ec4:	4602      	mov	r2, r0
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	1ad3      	subs	r3, r2, r3
 8008eca:	68ba      	ldr	r2, [r7, #8]
 8008ecc:	429a      	cmp	r2, r3
 8008ece:	d302      	bcc.n	8008ed6 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008ed0:	68bb      	ldr	r3, [r7, #8]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d116      	bne.n	8008f04 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	2200      	movs	r2, #0
 8008eda:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	2220      	movs	r2, #32
 8008ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ef0:	f043 0220 	orr.w	r2, r3, #32
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	2200      	movs	r2, #0
 8008efc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008f00:	2301      	movs	r3, #1
 8008f02:	e007      	b.n	8008f14 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	695b      	ldr	r3, [r3, #20]
 8008f0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f0e:	2b80      	cmp	r3, #128	; 0x80
 8008f10:	d1ca      	bne.n	8008ea8 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008f12:	2300      	movs	r3, #0
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	3710      	adds	r7, #16
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bd80      	pop	{r7, pc}

08008f1c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b084      	sub	sp, #16
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	60f8      	str	r0, [r7, #12]
 8008f24:	60b9      	str	r1, [r7, #8]
 8008f26:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008f28:	e02d      	b.n	8008f86 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008f2a:	68f8      	ldr	r0, [r7, #12]
 8008f2c:	f000 f837 	bl	8008f9e <I2C_IsAcknowledgeFailed>
 8008f30:	4603      	mov	r3, r0
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d001      	beq.n	8008f3a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008f36:	2301      	movs	r3, #1
 8008f38:	e02d      	b.n	8008f96 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f40:	d021      	beq.n	8008f86 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f42:	f7fc f9df 	bl	8005304 <HAL_GetTick>
 8008f46:	4602      	mov	r2, r0
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	1ad3      	subs	r3, r2, r3
 8008f4c:	68ba      	ldr	r2, [r7, #8]
 8008f4e:	429a      	cmp	r2, r3
 8008f50:	d302      	bcc.n	8008f58 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d116      	bne.n	8008f86 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	2220      	movs	r2, #32
 8008f62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	2200      	movs	r2, #0
 8008f6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f72:	f043 0220 	orr.w	r2, r3, #32
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008f82:	2301      	movs	r3, #1
 8008f84:	e007      	b.n	8008f96 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	695b      	ldr	r3, [r3, #20]
 8008f8c:	f003 0304 	and.w	r3, r3, #4
 8008f90:	2b04      	cmp	r3, #4
 8008f92:	d1ca      	bne.n	8008f2a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008f94:	2300      	movs	r3, #0
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	3710      	adds	r7, #16
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	bd80      	pop	{r7, pc}

08008f9e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008f9e:	b480      	push	{r7}
 8008fa0:	b083      	sub	sp, #12
 8008fa2:	af00      	add	r7, sp, #0
 8008fa4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	695b      	ldr	r3, [r3, #20]
 8008fac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008fb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008fb4:	d11b      	bne.n	8008fee <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008fbe:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2220      	movs	r2, #32
 8008fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fda:	f043 0204 	orr.w	r2, r3, #4
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008fea:	2301      	movs	r3, #1
 8008fec:	e000      	b.n	8008ff0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008fee:	2300      	movs	r3, #0
}
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	370c      	adds	r7, #12
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffa:	4770      	bx	lr

08008ffc <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b083      	sub	sp, #12
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009008:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800900c:	d103      	bne.n	8009016 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2201      	movs	r2, #1
 8009012:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8009014:	e007      	b.n	8009026 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800901a:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800901e:	d102      	bne.n	8009026 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2208      	movs	r2, #8
 8009024:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8009026:	bf00      	nop
 8009028:	370c      	adds	r7, #12
 800902a:	46bd      	mov	sp, r7
 800902c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009030:	4770      	bx	lr
	...

08009034 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b088      	sub	sp, #32
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d101      	bne.n	8009046 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8009042:	2301      	movs	r3, #1
 8009044:	e128      	b.n	8009298 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800904c:	b2db      	uxtb	r3, r3
 800904e:	2b00      	cmp	r3, #0
 8009050:	d109      	bne.n	8009066 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	2200      	movs	r2, #0
 8009056:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	4a90      	ldr	r2, [pc, #576]	; (80092a0 <HAL_I2S_Init+0x26c>)
 800905e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f7fb fdd9 	bl	8004c18 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2202      	movs	r2, #2
 800906a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	69db      	ldr	r3, [r3, #28]
 8009074:	687a      	ldr	r2, [r7, #4]
 8009076:	6812      	ldr	r2, [r2, #0]
 8009078:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800907c:	f023 030f 	bic.w	r3, r3, #15
 8009080:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	2202      	movs	r2, #2
 8009088:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	695b      	ldr	r3, [r3, #20]
 800908e:	2b02      	cmp	r3, #2
 8009090:	d060      	beq.n	8009154 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	68db      	ldr	r3, [r3, #12]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d102      	bne.n	80090a0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800909a:	2310      	movs	r3, #16
 800909c:	617b      	str	r3, [r7, #20]
 800909e:	e001      	b.n	80090a4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80090a0:	2320      	movs	r3, #32
 80090a2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	689b      	ldr	r3, [r3, #8]
 80090a8:	2b20      	cmp	r3, #32
 80090aa:	d802      	bhi.n	80090b2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 80090ac:	697b      	ldr	r3, [r7, #20]
 80090ae:	005b      	lsls	r3, r3, #1
 80090b0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80090b2:	2001      	movs	r0, #1
 80090b4:	f001 f9a2 	bl	800a3fc <HAL_RCCEx_GetPeriphCLKFreq>
 80090b8:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	691b      	ldr	r3, [r3, #16]
 80090be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80090c2:	d125      	bne.n	8009110 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	68db      	ldr	r3, [r3, #12]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d010      	beq.n	80090ee <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80090cc:	697b      	ldr	r3, [r7, #20]
 80090ce:	009b      	lsls	r3, r3, #2
 80090d0:	68fa      	ldr	r2, [r7, #12]
 80090d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80090d6:	4613      	mov	r3, r2
 80090d8:	009b      	lsls	r3, r3, #2
 80090da:	4413      	add	r3, r2
 80090dc:	005b      	lsls	r3, r3, #1
 80090de:	461a      	mov	r2, r3
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	695b      	ldr	r3, [r3, #20]
 80090e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80090e8:	3305      	adds	r3, #5
 80090ea:	613b      	str	r3, [r7, #16]
 80090ec:	e01f      	b.n	800912e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80090ee:	697b      	ldr	r3, [r7, #20]
 80090f0:	00db      	lsls	r3, r3, #3
 80090f2:	68fa      	ldr	r2, [r7, #12]
 80090f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80090f8:	4613      	mov	r3, r2
 80090fa:	009b      	lsls	r3, r3, #2
 80090fc:	4413      	add	r3, r2
 80090fe:	005b      	lsls	r3, r3, #1
 8009100:	461a      	mov	r2, r3
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	695b      	ldr	r3, [r3, #20]
 8009106:	fbb2 f3f3 	udiv	r3, r2, r3
 800910a:	3305      	adds	r3, #5
 800910c:	613b      	str	r3, [r7, #16]
 800910e:	e00e      	b.n	800912e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8009110:	68fa      	ldr	r2, [r7, #12]
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	fbb2 f2f3 	udiv	r2, r2, r3
 8009118:	4613      	mov	r3, r2
 800911a:	009b      	lsls	r3, r3, #2
 800911c:	4413      	add	r3, r2
 800911e:	005b      	lsls	r3, r3, #1
 8009120:	461a      	mov	r2, r3
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	695b      	ldr	r3, [r3, #20]
 8009126:	fbb2 f3f3 	udiv	r3, r2, r3
 800912a:	3305      	adds	r3, #5
 800912c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800912e:	693b      	ldr	r3, [r7, #16]
 8009130:	4a5c      	ldr	r2, [pc, #368]	; (80092a4 <HAL_I2S_Init+0x270>)
 8009132:	fba2 2303 	umull	r2, r3, r2, r3
 8009136:	08db      	lsrs	r3, r3, #3
 8009138:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800913a:	693b      	ldr	r3, [r7, #16]
 800913c:	f003 0301 	and.w	r3, r3, #1
 8009140:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8009142:	693a      	ldr	r2, [r7, #16]
 8009144:	69bb      	ldr	r3, [r7, #24]
 8009146:	1ad3      	subs	r3, r2, r3
 8009148:	085b      	lsrs	r3, r3, #1
 800914a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800914c:	69bb      	ldr	r3, [r7, #24]
 800914e:	021b      	lsls	r3, r3, #8
 8009150:	61bb      	str	r3, [r7, #24]
 8009152:	e003      	b.n	800915c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8009154:	2302      	movs	r3, #2
 8009156:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8009158:	2300      	movs	r3, #0
 800915a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800915c:	69fb      	ldr	r3, [r7, #28]
 800915e:	2b01      	cmp	r3, #1
 8009160:	d902      	bls.n	8009168 <HAL_I2S_Init+0x134>
 8009162:	69fb      	ldr	r3, [r7, #28]
 8009164:	2bff      	cmp	r3, #255	; 0xff
 8009166:	d907      	bls.n	8009178 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800916c:	f043 0210 	orr.w	r2, r3, #16
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8009174:	2301      	movs	r3, #1
 8009176:	e08f      	b.n	8009298 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	691a      	ldr	r2, [r3, #16]
 800917c:	69bb      	ldr	r3, [r7, #24]
 800917e:	ea42 0103 	orr.w	r1, r2, r3
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	69fa      	ldr	r2, [r7, #28]
 8009188:	430a      	orrs	r2, r1
 800918a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	69db      	ldr	r3, [r3, #28]
 8009192:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8009196:	f023 030f 	bic.w	r3, r3, #15
 800919a:	687a      	ldr	r2, [r7, #4]
 800919c:	6851      	ldr	r1, [r2, #4]
 800919e:	687a      	ldr	r2, [r7, #4]
 80091a0:	6892      	ldr	r2, [r2, #8]
 80091a2:	4311      	orrs	r1, r2
 80091a4:	687a      	ldr	r2, [r7, #4]
 80091a6:	68d2      	ldr	r2, [r2, #12]
 80091a8:	4311      	orrs	r1, r2
 80091aa:	687a      	ldr	r2, [r7, #4]
 80091ac:	6992      	ldr	r2, [r2, #24]
 80091ae:	430a      	orrs	r2, r1
 80091b0:	431a      	orrs	r2, r3
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80091ba:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6a1b      	ldr	r3, [r3, #32]
 80091c0:	2b01      	cmp	r3, #1
 80091c2:	d161      	bne.n	8009288 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	4a38      	ldr	r2, [pc, #224]	; (80092a8 <HAL_I2S_Init+0x274>)
 80091c8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	4a37      	ldr	r2, [pc, #220]	; (80092ac <HAL_I2S_Init+0x278>)
 80091d0:	4293      	cmp	r3, r2
 80091d2:	d101      	bne.n	80091d8 <HAL_I2S_Init+0x1a4>
 80091d4:	4b36      	ldr	r3, [pc, #216]	; (80092b0 <HAL_I2S_Init+0x27c>)
 80091d6:	e001      	b.n	80091dc <HAL_I2S_Init+0x1a8>
 80091d8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80091dc:	69db      	ldr	r3, [r3, #28]
 80091de:	687a      	ldr	r2, [r7, #4]
 80091e0:	6812      	ldr	r2, [r2, #0]
 80091e2:	4932      	ldr	r1, [pc, #200]	; (80092ac <HAL_I2S_Init+0x278>)
 80091e4:	428a      	cmp	r2, r1
 80091e6:	d101      	bne.n	80091ec <HAL_I2S_Init+0x1b8>
 80091e8:	4a31      	ldr	r2, [pc, #196]	; (80092b0 <HAL_I2S_Init+0x27c>)
 80091ea:	e001      	b.n	80091f0 <HAL_I2S_Init+0x1bc>
 80091ec:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80091f0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80091f4:	f023 030f 	bic.w	r3, r3, #15
 80091f8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	4a2b      	ldr	r2, [pc, #172]	; (80092ac <HAL_I2S_Init+0x278>)
 8009200:	4293      	cmp	r3, r2
 8009202:	d101      	bne.n	8009208 <HAL_I2S_Init+0x1d4>
 8009204:	4b2a      	ldr	r3, [pc, #168]	; (80092b0 <HAL_I2S_Init+0x27c>)
 8009206:	e001      	b.n	800920c <HAL_I2S_Init+0x1d8>
 8009208:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800920c:	2202      	movs	r2, #2
 800920e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	4a25      	ldr	r2, [pc, #148]	; (80092ac <HAL_I2S_Init+0x278>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d101      	bne.n	800921e <HAL_I2S_Init+0x1ea>
 800921a:	4b25      	ldr	r3, [pc, #148]	; (80092b0 <HAL_I2S_Init+0x27c>)
 800921c:	e001      	b.n	8009222 <HAL_I2S_Init+0x1ee>
 800921e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009222:	69db      	ldr	r3, [r3, #28]
 8009224:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	685b      	ldr	r3, [r3, #4]
 800922a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800922e:	d003      	beq.n	8009238 <HAL_I2S_Init+0x204>
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	685b      	ldr	r3, [r3, #4]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d103      	bne.n	8009240 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8009238:	f44f 7380 	mov.w	r3, #256	; 0x100
 800923c:	613b      	str	r3, [r7, #16]
 800923e:	e001      	b.n	8009244 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8009240:	2300      	movs	r3, #0
 8009242:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8009244:	693b      	ldr	r3, [r7, #16]
 8009246:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	689b      	ldr	r3, [r3, #8]
 800924c:	b299      	uxth	r1, r3
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	68db      	ldr	r3, [r3, #12]
 8009252:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	699b      	ldr	r3, [r3, #24]
 8009258:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800925a:	4303      	orrs	r3, r0
 800925c:	b29b      	uxth	r3, r3
 800925e:	430b      	orrs	r3, r1
 8009260:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8009262:	4313      	orrs	r3, r2
 8009264:	b29a      	uxth	r2, r3
 8009266:	897b      	ldrh	r3, [r7, #10]
 8009268:	4313      	orrs	r3, r2
 800926a:	b29b      	uxth	r3, r3
 800926c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009270:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	4a0d      	ldr	r2, [pc, #52]	; (80092ac <HAL_I2S_Init+0x278>)
 8009278:	4293      	cmp	r3, r2
 800927a:	d101      	bne.n	8009280 <HAL_I2S_Init+0x24c>
 800927c:	4b0c      	ldr	r3, [pc, #48]	; (80092b0 <HAL_I2S_Init+0x27c>)
 800927e:	e001      	b.n	8009284 <HAL_I2S_Init+0x250>
 8009280:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009284:	897a      	ldrh	r2, [r7, #10]
 8009286:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2200      	movs	r2, #0
 800928c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2201      	movs	r2, #1
 8009292:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8009296:	2300      	movs	r3, #0
}
 8009298:	4618      	mov	r0, r3
 800929a:	3720      	adds	r7, #32
 800929c:	46bd      	mov	sp, r7
 800929e:	bd80      	pop	{r7, pc}
 80092a0:	080093ab 	.word	0x080093ab
 80092a4:	cccccccd 	.word	0xcccccccd
 80092a8:	080094c1 	.word	0x080094c1
 80092ac:	40003800 	.word	0x40003800
 80092b0:	40003400 	.word	0x40003400

080092b4 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80092b4:	b480      	push	{r7}
 80092b6:	b083      	sub	sp, #12
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80092bc:	bf00      	nop
 80092be:	370c      	adds	r7, #12
 80092c0:	46bd      	mov	sp, r7
 80092c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c6:	4770      	bx	lr

080092c8 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80092c8:	b480      	push	{r7}
 80092ca:	b083      	sub	sp, #12
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80092d0:	bf00      	nop
 80092d2:	370c      	adds	r7, #12
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr

080092dc <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80092dc:	b480      	push	{r7}
 80092de:	b083      	sub	sp, #12
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80092e4:	bf00      	nop
 80092e6:	370c      	adds	r7, #12
 80092e8:	46bd      	mov	sp, r7
 80092ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ee:	4770      	bx	lr

080092f0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b082      	sub	sp, #8
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092fc:	881a      	ldrh	r2, [r3, #0]
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009308:	1c9a      	adds	r2, r3, #2
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009312:	b29b      	uxth	r3, r3
 8009314:	3b01      	subs	r3, #1
 8009316:	b29a      	uxth	r2, r3
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009320:	b29b      	uxth	r3, r3
 8009322:	2b00      	cmp	r3, #0
 8009324:	d10e      	bne.n	8009344 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	685a      	ldr	r2, [r3, #4]
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009334:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	2201      	movs	r2, #1
 800933a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800933e:	6878      	ldr	r0, [r7, #4]
 8009340:	f7ff ffb8 	bl	80092b4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8009344:	bf00      	nop
 8009346:	3708      	adds	r7, #8
 8009348:	46bd      	mov	sp, r7
 800934a:	bd80      	pop	{r7, pc}

0800934c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b082      	sub	sp, #8
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	68da      	ldr	r2, [r3, #12]
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800935e:	b292      	uxth	r2, r2
 8009360:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009366:	1c9a      	adds	r2, r3, #2
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009370:	b29b      	uxth	r3, r3
 8009372:	3b01      	subs	r3, #1
 8009374:	b29a      	uxth	r2, r3
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800937e:	b29b      	uxth	r3, r3
 8009380:	2b00      	cmp	r3, #0
 8009382:	d10e      	bne.n	80093a2 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	685a      	ldr	r2, [r3, #4]
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009392:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2201      	movs	r2, #1
 8009398:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800939c:	6878      	ldr	r0, [r7, #4]
 800939e:	f7ff ff93 	bl	80092c8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80093a2:	bf00      	nop
 80093a4:	3708      	adds	r7, #8
 80093a6:	46bd      	mov	sp, r7
 80093a8:	bd80      	pop	{r7, pc}

080093aa <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80093aa:	b580      	push	{r7, lr}
 80093ac:	b086      	sub	sp, #24
 80093ae:	af00      	add	r7, sp, #0
 80093b0:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	689b      	ldr	r3, [r3, #8]
 80093b8:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80093c0:	b2db      	uxtb	r3, r3
 80093c2:	2b04      	cmp	r3, #4
 80093c4:	d13a      	bne.n	800943c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80093c6:	697b      	ldr	r3, [r7, #20]
 80093c8:	f003 0301 	and.w	r3, r3, #1
 80093cc:	2b01      	cmp	r3, #1
 80093ce:	d109      	bne.n	80093e4 <I2S_IRQHandler+0x3a>
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093da:	2b40      	cmp	r3, #64	; 0x40
 80093dc:	d102      	bne.n	80093e4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80093de:	6878      	ldr	r0, [r7, #4]
 80093e0:	f7ff ffb4 	bl	800934c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80093e4:	697b      	ldr	r3, [r7, #20]
 80093e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093ea:	2b40      	cmp	r3, #64	; 0x40
 80093ec:	d126      	bne.n	800943c <I2S_IRQHandler+0x92>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	685b      	ldr	r3, [r3, #4]
 80093f4:	f003 0320 	and.w	r3, r3, #32
 80093f8:	2b20      	cmp	r3, #32
 80093fa:	d11f      	bne.n	800943c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	685a      	ldr	r2, [r3, #4]
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800940a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800940c:	2300      	movs	r3, #0
 800940e:	613b      	str	r3, [r7, #16]
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	68db      	ldr	r3, [r3, #12]
 8009416:	613b      	str	r3, [r7, #16]
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	689b      	ldr	r3, [r3, #8]
 800941e:	613b      	str	r3, [r7, #16]
 8009420:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2201      	movs	r2, #1
 8009426:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800942e:	f043 0202 	orr.w	r2, r3, #2
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8009436:	6878      	ldr	r0, [r7, #4]
 8009438:	f7ff ff50 	bl	80092dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009442:	b2db      	uxtb	r3, r3
 8009444:	2b03      	cmp	r3, #3
 8009446:	d136      	bne.n	80094b6 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8009448:	697b      	ldr	r3, [r7, #20]
 800944a:	f003 0302 	and.w	r3, r3, #2
 800944e:	2b02      	cmp	r3, #2
 8009450:	d109      	bne.n	8009466 <I2S_IRQHandler+0xbc>
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	685b      	ldr	r3, [r3, #4]
 8009458:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800945c:	2b80      	cmp	r3, #128	; 0x80
 800945e:	d102      	bne.n	8009466 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8009460:	6878      	ldr	r0, [r7, #4]
 8009462:	f7ff ff45 	bl	80092f0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8009466:	697b      	ldr	r3, [r7, #20]
 8009468:	f003 0308 	and.w	r3, r3, #8
 800946c:	2b08      	cmp	r3, #8
 800946e:	d122      	bne.n	80094b6 <I2S_IRQHandler+0x10c>
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	685b      	ldr	r3, [r3, #4]
 8009476:	f003 0320 	and.w	r3, r3, #32
 800947a:	2b20      	cmp	r3, #32
 800947c:	d11b      	bne.n	80094b6 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	685a      	ldr	r2, [r3, #4]
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800948c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800948e:	2300      	movs	r3, #0
 8009490:	60fb      	str	r3, [r7, #12]
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	689b      	ldr	r3, [r3, #8]
 8009498:	60fb      	str	r3, [r7, #12]
 800949a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2201      	movs	r2, #1
 80094a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80094a8:	f043 0204 	orr.w	r2, r3, #4
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80094b0:	6878      	ldr	r0, [r7, #4]
 80094b2:	f7ff ff13 	bl	80092dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80094b6:	bf00      	nop
 80094b8:	3718      	adds	r7, #24
 80094ba:	46bd      	mov	sp, r7
 80094bc:	bd80      	pop	{r7, pc}
	...

080094c0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b088      	sub	sp, #32
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	689b      	ldr	r3, [r3, #8]
 80094ce:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	4aa2      	ldr	r2, [pc, #648]	; (8009760 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80094d6:	4293      	cmp	r3, r2
 80094d8:	d101      	bne.n	80094de <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80094da:	4ba2      	ldr	r3, [pc, #648]	; (8009764 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80094dc:	e001      	b.n	80094e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80094de:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80094e2:	689b      	ldr	r3, [r3, #8]
 80094e4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	685b      	ldr	r3, [r3, #4]
 80094ec:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	4a9b      	ldr	r2, [pc, #620]	; (8009760 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80094f4:	4293      	cmp	r3, r2
 80094f6:	d101      	bne.n	80094fc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80094f8:	4b9a      	ldr	r3, [pc, #616]	; (8009764 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80094fa:	e001      	b.n	8009500 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80094fc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009500:	685b      	ldr	r3, [r3, #4]
 8009502:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800950c:	d004      	beq.n	8009518 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	685b      	ldr	r3, [r3, #4]
 8009512:	2b00      	cmp	r3, #0
 8009514:	f040 8099 	bne.w	800964a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8009518:	69fb      	ldr	r3, [r7, #28]
 800951a:	f003 0302 	and.w	r3, r3, #2
 800951e:	2b02      	cmp	r3, #2
 8009520:	d107      	bne.n	8009532 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8009522:	697b      	ldr	r3, [r7, #20]
 8009524:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009528:	2b00      	cmp	r3, #0
 800952a:	d002      	beq.n	8009532 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800952c:	6878      	ldr	r0, [r7, #4]
 800952e:	f000 f925 	bl	800977c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8009532:	69bb      	ldr	r3, [r7, #24]
 8009534:	f003 0301 	and.w	r3, r3, #1
 8009538:	2b01      	cmp	r3, #1
 800953a:	d107      	bne.n	800954c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800953c:	693b      	ldr	r3, [r7, #16]
 800953e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009542:	2b00      	cmp	r3, #0
 8009544:	d002      	beq.n	800954c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8009546:	6878      	ldr	r0, [r7, #4]
 8009548:	f000 f9c8 	bl	80098dc <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800954c:	69bb      	ldr	r3, [r7, #24]
 800954e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009552:	2b40      	cmp	r3, #64	; 0x40
 8009554:	d13a      	bne.n	80095cc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8009556:	693b      	ldr	r3, [r7, #16]
 8009558:	f003 0320 	and.w	r3, r3, #32
 800955c:	2b00      	cmp	r3, #0
 800955e:	d035      	beq.n	80095cc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	4a7e      	ldr	r2, [pc, #504]	; (8009760 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009566:	4293      	cmp	r3, r2
 8009568:	d101      	bne.n	800956e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800956a:	4b7e      	ldr	r3, [pc, #504]	; (8009764 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800956c:	e001      	b.n	8009572 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800956e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009572:	685a      	ldr	r2, [r3, #4]
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	4979      	ldr	r1, [pc, #484]	; (8009760 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800957a:	428b      	cmp	r3, r1
 800957c:	d101      	bne.n	8009582 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800957e:	4b79      	ldr	r3, [pc, #484]	; (8009764 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8009580:	e001      	b.n	8009586 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8009582:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009586:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800958a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	685a      	ldr	r2, [r3, #4]
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800959a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800959c:	2300      	movs	r3, #0
 800959e:	60fb      	str	r3, [r7, #12]
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	68db      	ldr	r3, [r3, #12]
 80095a6:	60fb      	str	r3, [r7, #12]
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	689b      	ldr	r3, [r3, #8]
 80095ae:	60fb      	str	r3, [r7, #12]
 80095b0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2201      	movs	r2, #1
 80095b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80095be:	f043 0202 	orr.w	r2, r3, #2
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	f7ff fe88 	bl	80092dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80095cc:	69fb      	ldr	r3, [r7, #28]
 80095ce:	f003 0308 	and.w	r3, r3, #8
 80095d2:	2b08      	cmp	r3, #8
 80095d4:	f040 80be 	bne.w	8009754 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 80095d8:	697b      	ldr	r3, [r7, #20]
 80095da:	f003 0320 	and.w	r3, r3, #32
 80095de:	2b00      	cmp	r3, #0
 80095e0:	f000 80b8 	beq.w	8009754 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	685a      	ldr	r2, [r3, #4]
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80095f2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	4a59      	ldr	r2, [pc, #356]	; (8009760 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80095fa:	4293      	cmp	r3, r2
 80095fc:	d101      	bne.n	8009602 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80095fe:	4b59      	ldr	r3, [pc, #356]	; (8009764 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8009600:	e001      	b.n	8009606 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8009602:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009606:	685a      	ldr	r2, [r3, #4]
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	4954      	ldr	r1, [pc, #336]	; (8009760 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800960e:	428b      	cmp	r3, r1
 8009610:	d101      	bne.n	8009616 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8009612:	4b54      	ldr	r3, [pc, #336]	; (8009764 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8009614:	e001      	b.n	800961a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8009616:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800961a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800961e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8009620:	2300      	movs	r3, #0
 8009622:	60bb      	str	r3, [r7, #8]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	689b      	ldr	r3, [r3, #8]
 800962a:	60bb      	str	r3, [r7, #8]
 800962c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2201      	movs	r2, #1
 8009632:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800963a:	f043 0204 	orr.w	r2, r3, #4
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f7ff fe4a 	bl	80092dc <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8009648:	e084      	b.n	8009754 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800964a:	69bb      	ldr	r3, [r7, #24]
 800964c:	f003 0302 	and.w	r3, r3, #2
 8009650:	2b02      	cmp	r3, #2
 8009652:	d107      	bne.n	8009664 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8009654:	693b      	ldr	r3, [r7, #16]
 8009656:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800965a:	2b00      	cmp	r3, #0
 800965c:	d002      	beq.n	8009664 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800965e:	6878      	ldr	r0, [r7, #4]
 8009660:	f000 f8be 	bl	80097e0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8009664:	69fb      	ldr	r3, [r7, #28]
 8009666:	f003 0301 	and.w	r3, r3, #1
 800966a:	2b01      	cmp	r3, #1
 800966c:	d107      	bne.n	800967e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800966e:	697b      	ldr	r3, [r7, #20]
 8009670:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009674:	2b00      	cmp	r3, #0
 8009676:	d002      	beq.n	800967e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8009678:	6878      	ldr	r0, [r7, #4]
 800967a:	f000 f8fd 	bl	8009878 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800967e:	69fb      	ldr	r3, [r7, #28]
 8009680:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009684:	2b40      	cmp	r3, #64	; 0x40
 8009686:	d12f      	bne.n	80096e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8009688:	697b      	ldr	r3, [r7, #20]
 800968a:	f003 0320 	and.w	r3, r3, #32
 800968e:	2b00      	cmp	r3, #0
 8009690:	d02a      	beq.n	80096e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	685a      	ldr	r2, [r3, #4]
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80096a0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	4a2e      	ldr	r2, [pc, #184]	; (8009760 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80096a8:	4293      	cmp	r3, r2
 80096aa:	d101      	bne.n	80096b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80096ac:	4b2d      	ldr	r3, [pc, #180]	; (8009764 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80096ae:	e001      	b.n	80096b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80096b0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80096b4:	685a      	ldr	r2, [r3, #4]
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	4929      	ldr	r1, [pc, #164]	; (8009760 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80096bc:	428b      	cmp	r3, r1
 80096be:	d101      	bne.n	80096c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80096c0:	4b28      	ldr	r3, [pc, #160]	; (8009764 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80096c2:	e001      	b.n	80096c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80096c4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80096c8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80096cc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	2201      	movs	r2, #1
 80096d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096da:	f043 0202 	orr.w	r2, r3, #2
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	f7ff fdfa 	bl	80092dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80096e8:	69bb      	ldr	r3, [r7, #24]
 80096ea:	f003 0308 	and.w	r3, r3, #8
 80096ee:	2b08      	cmp	r3, #8
 80096f0:	d131      	bne.n	8009756 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80096f2:	693b      	ldr	r3, [r7, #16]
 80096f4:	f003 0320 	and.w	r3, r3, #32
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d02c      	beq.n	8009756 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	4a17      	ldr	r2, [pc, #92]	; (8009760 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d101      	bne.n	800970a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8009706:	4b17      	ldr	r3, [pc, #92]	; (8009764 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8009708:	e001      	b.n	800970e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800970a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800970e:	685a      	ldr	r2, [r3, #4]
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	4912      	ldr	r1, [pc, #72]	; (8009760 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8009716:	428b      	cmp	r3, r1
 8009718:	d101      	bne.n	800971e <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800971a:	4b12      	ldr	r3, [pc, #72]	; (8009764 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800971c:	e001      	b.n	8009722 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800971e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009722:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009726:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	685a      	ldr	r2, [r3, #4]
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009736:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	2201      	movs	r2, #1
 800973c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009744:	f043 0204 	orr.w	r2, r3, #4
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f7ff fdc5 	bl	80092dc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009752:	e000      	b.n	8009756 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8009754:	bf00      	nop
}
 8009756:	bf00      	nop
 8009758:	3720      	adds	r7, #32
 800975a:	46bd      	mov	sp, r7
 800975c:	bd80      	pop	{r7, pc}
 800975e:	bf00      	nop
 8009760:	40003800 	.word	0x40003800
 8009764:	40003400 	.word	0x40003400

08009768 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8009768:	b480      	push	{r7}
 800976a:	b083      	sub	sp, #12
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8009770:	bf00      	nop
 8009772:	370c      	adds	r7, #12
 8009774:	46bd      	mov	sp, r7
 8009776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977a:	4770      	bx	lr

0800977c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b082      	sub	sp, #8
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009788:	1c99      	adds	r1, r3, #2
 800978a:	687a      	ldr	r2, [r7, #4]
 800978c:	6251      	str	r1, [r2, #36]	; 0x24
 800978e:	881a      	ldrh	r2, [r3, #0]
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800979a:	b29b      	uxth	r3, r3
 800979c:	3b01      	subs	r3, #1
 800979e:	b29a      	uxth	r2, r3
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097a8:	b29b      	uxth	r3, r3
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d113      	bne.n	80097d6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	685a      	ldr	r2, [r3, #4]
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80097bc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80097c2:	b29b      	uxth	r3, r3
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d106      	bne.n	80097d6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2201      	movs	r2, #1
 80097cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80097d0:	6878      	ldr	r0, [r7, #4]
 80097d2:	f7ff ffc9 	bl	8009768 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80097d6:	bf00      	nop
 80097d8:	3708      	adds	r7, #8
 80097da:	46bd      	mov	sp, r7
 80097dc:	bd80      	pop	{r7, pc}
	...

080097e0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b082      	sub	sp, #8
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097ec:	1c99      	adds	r1, r3, #2
 80097ee:	687a      	ldr	r2, [r7, #4]
 80097f0:	6251      	str	r1, [r2, #36]	; 0x24
 80097f2:	8819      	ldrh	r1, [r3, #0]
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	4a1d      	ldr	r2, [pc, #116]	; (8009870 <I2SEx_TxISR_I2SExt+0x90>)
 80097fa:	4293      	cmp	r3, r2
 80097fc:	d101      	bne.n	8009802 <I2SEx_TxISR_I2SExt+0x22>
 80097fe:	4b1d      	ldr	r3, [pc, #116]	; (8009874 <I2SEx_TxISR_I2SExt+0x94>)
 8009800:	e001      	b.n	8009806 <I2SEx_TxISR_I2SExt+0x26>
 8009802:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009806:	460a      	mov	r2, r1
 8009808:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800980e:	b29b      	uxth	r3, r3
 8009810:	3b01      	subs	r3, #1
 8009812:	b29a      	uxth	r2, r3
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800981c:	b29b      	uxth	r3, r3
 800981e:	2b00      	cmp	r3, #0
 8009820:	d121      	bne.n	8009866 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	4a12      	ldr	r2, [pc, #72]	; (8009870 <I2SEx_TxISR_I2SExt+0x90>)
 8009828:	4293      	cmp	r3, r2
 800982a:	d101      	bne.n	8009830 <I2SEx_TxISR_I2SExt+0x50>
 800982c:	4b11      	ldr	r3, [pc, #68]	; (8009874 <I2SEx_TxISR_I2SExt+0x94>)
 800982e:	e001      	b.n	8009834 <I2SEx_TxISR_I2SExt+0x54>
 8009830:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009834:	685a      	ldr	r2, [r3, #4]
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	490d      	ldr	r1, [pc, #52]	; (8009870 <I2SEx_TxISR_I2SExt+0x90>)
 800983c:	428b      	cmp	r3, r1
 800983e:	d101      	bne.n	8009844 <I2SEx_TxISR_I2SExt+0x64>
 8009840:	4b0c      	ldr	r3, [pc, #48]	; (8009874 <I2SEx_TxISR_I2SExt+0x94>)
 8009842:	e001      	b.n	8009848 <I2SEx_TxISR_I2SExt+0x68>
 8009844:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009848:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800984c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009852:	b29b      	uxth	r3, r3
 8009854:	2b00      	cmp	r3, #0
 8009856:	d106      	bne.n	8009866 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2201      	movs	r2, #1
 800985c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8009860:	6878      	ldr	r0, [r7, #4]
 8009862:	f7ff ff81 	bl	8009768 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009866:	bf00      	nop
 8009868:	3708      	adds	r7, #8
 800986a:	46bd      	mov	sp, r7
 800986c:	bd80      	pop	{r7, pc}
 800986e:	bf00      	nop
 8009870:	40003800 	.word	0x40003800
 8009874:	40003400 	.word	0x40003400

08009878 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b082      	sub	sp, #8
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	68d8      	ldr	r0, [r3, #12]
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800988a:	1c99      	adds	r1, r3, #2
 800988c:	687a      	ldr	r2, [r7, #4]
 800988e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8009890:	b282      	uxth	r2, r0
 8009892:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009898:	b29b      	uxth	r3, r3
 800989a:	3b01      	subs	r3, #1
 800989c:	b29a      	uxth	r2, r3
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80098a6:	b29b      	uxth	r3, r3
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d113      	bne.n	80098d4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	685a      	ldr	r2, [r3, #4]
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80098ba:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098c0:	b29b      	uxth	r3, r3
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d106      	bne.n	80098d4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2201      	movs	r2, #1
 80098ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80098ce:	6878      	ldr	r0, [r7, #4]
 80098d0:	f7ff ff4a 	bl	8009768 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80098d4:	bf00      	nop
 80098d6:	3708      	adds	r7, #8
 80098d8:	46bd      	mov	sp, r7
 80098da:	bd80      	pop	{r7, pc}

080098dc <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b082      	sub	sp, #8
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	4a20      	ldr	r2, [pc, #128]	; (800996c <I2SEx_RxISR_I2SExt+0x90>)
 80098ea:	4293      	cmp	r3, r2
 80098ec:	d101      	bne.n	80098f2 <I2SEx_RxISR_I2SExt+0x16>
 80098ee:	4b20      	ldr	r3, [pc, #128]	; (8009970 <I2SEx_RxISR_I2SExt+0x94>)
 80098f0:	e001      	b.n	80098f6 <I2SEx_RxISR_I2SExt+0x1a>
 80098f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80098f6:	68d8      	ldr	r0, [r3, #12]
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098fc:	1c99      	adds	r1, r3, #2
 80098fe:	687a      	ldr	r2, [r7, #4]
 8009900:	62d1      	str	r1, [r2, #44]	; 0x2c
 8009902:	b282      	uxth	r2, r0
 8009904:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800990a:	b29b      	uxth	r3, r3
 800990c:	3b01      	subs	r3, #1
 800990e:	b29a      	uxth	r2, r3
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009918:	b29b      	uxth	r3, r3
 800991a:	2b00      	cmp	r3, #0
 800991c:	d121      	bne.n	8009962 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	4a12      	ldr	r2, [pc, #72]	; (800996c <I2SEx_RxISR_I2SExt+0x90>)
 8009924:	4293      	cmp	r3, r2
 8009926:	d101      	bne.n	800992c <I2SEx_RxISR_I2SExt+0x50>
 8009928:	4b11      	ldr	r3, [pc, #68]	; (8009970 <I2SEx_RxISR_I2SExt+0x94>)
 800992a:	e001      	b.n	8009930 <I2SEx_RxISR_I2SExt+0x54>
 800992c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009930:	685a      	ldr	r2, [r3, #4]
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	490d      	ldr	r1, [pc, #52]	; (800996c <I2SEx_RxISR_I2SExt+0x90>)
 8009938:	428b      	cmp	r3, r1
 800993a:	d101      	bne.n	8009940 <I2SEx_RxISR_I2SExt+0x64>
 800993c:	4b0c      	ldr	r3, [pc, #48]	; (8009970 <I2SEx_RxISR_I2SExt+0x94>)
 800993e:	e001      	b.n	8009944 <I2SEx_RxISR_I2SExt+0x68>
 8009940:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009944:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009948:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800994e:	b29b      	uxth	r3, r3
 8009950:	2b00      	cmp	r3, #0
 8009952:	d106      	bne.n	8009962 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2201      	movs	r2, #1
 8009958:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800995c:	6878      	ldr	r0, [r7, #4]
 800995e:	f7ff ff03 	bl	8009768 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009962:	bf00      	nop
 8009964:	3708      	adds	r7, #8
 8009966:	46bd      	mov	sp, r7
 8009968:	bd80      	pop	{r7, pc}
 800996a:	bf00      	nop
 800996c:	40003800 	.word	0x40003800
 8009970:	40003400 	.word	0x40003400

08009974 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b086      	sub	sp, #24
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d101      	bne.n	8009986 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009982:	2301      	movs	r3, #1
 8009984:	e25b      	b.n	8009e3e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	f003 0301 	and.w	r3, r3, #1
 800998e:	2b00      	cmp	r3, #0
 8009990:	d075      	beq.n	8009a7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009992:	4ba3      	ldr	r3, [pc, #652]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009994:	689b      	ldr	r3, [r3, #8]
 8009996:	f003 030c 	and.w	r3, r3, #12
 800999a:	2b04      	cmp	r3, #4
 800999c:	d00c      	beq.n	80099b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800999e:	4ba0      	ldr	r3, [pc, #640]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 80099a0:	689b      	ldr	r3, [r3, #8]
 80099a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80099a6:	2b08      	cmp	r3, #8
 80099a8:	d112      	bne.n	80099d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80099aa:	4b9d      	ldr	r3, [pc, #628]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 80099ac:	685b      	ldr	r3, [r3, #4]
 80099ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80099b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80099b6:	d10b      	bne.n	80099d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80099b8:	4b99      	ldr	r3, [pc, #612]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d05b      	beq.n	8009a7c <HAL_RCC_OscConfig+0x108>
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	685b      	ldr	r3, [r3, #4]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d157      	bne.n	8009a7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80099cc:	2301      	movs	r3, #1
 80099ce:	e236      	b.n	8009e3e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	685b      	ldr	r3, [r3, #4]
 80099d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80099d8:	d106      	bne.n	80099e8 <HAL_RCC_OscConfig+0x74>
 80099da:	4b91      	ldr	r3, [pc, #580]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	4a90      	ldr	r2, [pc, #576]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 80099e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80099e4:	6013      	str	r3, [r2, #0]
 80099e6:	e01d      	b.n	8009a24 <HAL_RCC_OscConfig+0xb0>
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	685b      	ldr	r3, [r3, #4]
 80099ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80099f0:	d10c      	bne.n	8009a0c <HAL_RCC_OscConfig+0x98>
 80099f2:	4b8b      	ldr	r3, [pc, #556]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	4a8a      	ldr	r2, [pc, #552]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 80099f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80099fc:	6013      	str	r3, [r2, #0]
 80099fe:	4b88      	ldr	r3, [pc, #544]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	4a87      	ldr	r2, [pc, #540]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009a04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a08:	6013      	str	r3, [r2, #0]
 8009a0a:	e00b      	b.n	8009a24 <HAL_RCC_OscConfig+0xb0>
 8009a0c:	4b84      	ldr	r3, [pc, #528]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	4a83      	ldr	r2, [pc, #524]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009a12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a16:	6013      	str	r3, [r2, #0]
 8009a18:	4b81      	ldr	r3, [pc, #516]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	4a80      	ldr	r2, [pc, #512]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009a1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009a22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	685b      	ldr	r3, [r3, #4]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d013      	beq.n	8009a54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009a2c:	f7fb fc6a 	bl	8005304 <HAL_GetTick>
 8009a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009a32:	e008      	b.n	8009a46 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009a34:	f7fb fc66 	bl	8005304 <HAL_GetTick>
 8009a38:	4602      	mov	r2, r0
 8009a3a:	693b      	ldr	r3, [r7, #16]
 8009a3c:	1ad3      	subs	r3, r2, r3
 8009a3e:	2b64      	cmp	r3, #100	; 0x64
 8009a40:	d901      	bls.n	8009a46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009a42:	2303      	movs	r3, #3
 8009a44:	e1fb      	b.n	8009e3e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009a46:	4b76      	ldr	r3, [pc, #472]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d0f0      	beq.n	8009a34 <HAL_RCC_OscConfig+0xc0>
 8009a52:	e014      	b.n	8009a7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009a54:	f7fb fc56 	bl	8005304 <HAL_GetTick>
 8009a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009a5a:	e008      	b.n	8009a6e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009a5c:	f7fb fc52 	bl	8005304 <HAL_GetTick>
 8009a60:	4602      	mov	r2, r0
 8009a62:	693b      	ldr	r3, [r7, #16]
 8009a64:	1ad3      	subs	r3, r2, r3
 8009a66:	2b64      	cmp	r3, #100	; 0x64
 8009a68:	d901      	bls.n	8009a6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009a6a:	2303      	movs	r3, #3
 8009a6c:	e1e7      	b.n	8009e3e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009a6e:	4b6c      	ldr	r3, [pc, #432]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d1f0      	bne.n	8009a5c <HAL_RCC_OscConfig+0xe8>
 8009a7a:	e000      	b.n	8009a7e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009a7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	f003 0302 	and.w	r3, r3, #2
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d063      	beq.n	8009b52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009a8a:	4b65      	ldr	r3, [pc, #404]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009a8c:	689b      	ldr	r3, [r3, #8]
 8009a8e:	f003 030c 	and.w	r3, r3, #12
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d00b      	beq.n	8009aae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009a96:	4b62      	ldr	r3, [pc, #392]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009a98:	689b      	ldr	r3, [r3, #8]
 8009a9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009a9e:	2b08      	cmp	r3, #8
 8009aa0:	d11c      	bne.n	8009adc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009aa2:	4b5f      	ldr	r3, [pc, #380]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009aa4:	685b      	ldr	r3, [r3, #4]
 8009aa6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d116      	bne.n	8009adc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009aae:	4b5c      	ldr	r3, [pc, #368]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	f003 0302 	and.w	r3, r3, #2
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d005      	beq.n	8009ac6 <HAL_RCC_OscConfig+0x152>
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	68db      	ldr	r3, [r3, #12]
 8009abe:	2b01      	cmp	r3, #1
 8009ac0:	d001      	beq.n	8009ac6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009ac2:	2301      	movs	r3, #1
 8009ac4:	e1bb      	b.n	8009e3e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009ac6:	4b56      	ldr	r3, [pc, #344]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	691b      	ldr	r3, [r3, #16]
 8009ad2:	00db      	lsls	r3, r3, #3
 8009ad4:	4952      	ldr	r1, [pc, #328]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009ad6:	4313      	orrs	r3, r2
 8009ad8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009ada:	e03a      	b.n	8009b52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	68db      	ldr	r3, [r3, #12]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d020      	beq.n	8009b26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009ae4:	4b4f      	ldr	r3, [pc, #316]	; (8009c24 <HAL_RCC_OscConfig+0x2b0>)
 8009ae6:	2201      	movs	r2, #1
 8009ae8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009aea:	f7fb fc0b 	bl	8005304 <HAL_GetTick>
 8009aee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009af0:	e008      	b.n	8009b04 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009af2:	f7fb fc07 	bl	8005304 <HAL_GetTick>
 8009af6:	4602      	mov	r2, r0
 8009af8:	693b      	ldr	r3, [r7, #16]
 8009afa:	1ad3      	subs	r3, r2, r3
 8009afc:	2b02      	cmp	r3, #2
 8009afe:	d901      	bls.n	8009b04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009b00:	2303      	movs	r3, #3
 8009b02:	e19c      	b.n	8009e3e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009b04:	4b46      	ldr	r3, [pc, #280]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	f003 0302 	and.w	r3, r3, #2
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d0f0      	beq.n	8009af2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b10:	4b43      	ldr	r3, [pc, #268]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	691b      	ldr	r3, [r3, #16]
 8009b1c:	00db      	lsls	r3, r3, #3
 8009b1e:	4940      	ldr	r1, [pc, #256]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009b20:	4313      	orrs	r3, r2
 8009b22:	600b      	str	r3, [r1, #0]
 8009b24:	e015      	b.n	8009b52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009b26:	4b3f      	ldr	r3, [pc, #252]	; (8009c24 <HAL_RCC_OscConfig+0x2b0>)
 8009b28:	2200      	movs	r2, #0
 8009b2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b2c:	f7fb fbea 	bl	8005304 <HAL_GetTick>
 8009b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009b32:	e008      	b.n	8009b46 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009b34:	f7fb fbe6 	bl	8005304 <HAL_GetTick>
 8009b38:	4602      	mov	r2, r0
 8009b3a:	693b      	ldr	r3, [r7, #16]
 8009b3c:	1ad3      	subs	r3, r2, r3
 8009b3e:	2b02      	cmp	r3, #2
 8009b40:	d901      	bls.n	8009b46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009b42:	2303      	movs	r3, #3
 8009b44:	e17b      	b.n	8009e3e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009b46:	4b36      	ldr	r3, [pc, #216]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	f003 0302 	and.w	r3, r3, #2
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d1f0      	bne.n	8009b34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f003 0308 	and.w	r3, r3, #8
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d030      	beq.n	8009bc0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	695b      	ldr	r3, [r3, #20]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d016      	beq.n	8009b94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009b66:	4b30      	ldr	r3, [pc, #192]	; (8009c28 <HAL_RCC_OscConfig+0x2b4>)
 8009b68:	2201      	movs	r2, #1
 8009b6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009b6c:	f7fb fbca 	bl	8005304 <HAL_GetTick>
 8009b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009b72:	e008      	b.n	8009b86 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009b74:	f7fb fbc6 	bl	8005304 <HAL_GetTick>
 8009b78:	4602      	mov	r2, r0
 8009b7a:	693b      	ldr	r3, [r7, #16]
 8009b7c:	1ad3      	subs	r3, r2, r3
 8009b7e:	2b02      	cmp	r3, #2
 8009b80:	d901      	bls.n	8009b86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009b82:	2303      	movs	r3, #3
 8009b84:	e15b      	b.n	8009e3e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009b86:	4b26      	ldr	r3, [pc, #152]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009b88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009b8a:	f003 0302 	and.w	r3, r3, #2
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d0f0      	beq.n	8009b74 <HAL_RCC_OscConfig+0x200>
 8009b92:	e015      	b.n	8009bc0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009b94:	4b24      	ldr	r3, [pc, #144]	; (8009c28 <HAL_RCC_OscConfig+0x2b4>)
 8009b96:	2200      	movs	r2, #0
 8009b98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009b9a:	f7fb fbb3 	bl	8005304 <HAL_GetTick>
 8009b9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009ba0:	e008      	b.n	8009bb4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009ba2:	f7fb fbaf 	bl	8005304 <HAL_GetTick>
 8009ba6:	4602      	mov	r2, r0
 8009ba8:	693b      	ldr	r3, [r7, #16]
 8009baa:	1ad3      	subs	r3, r2, r3
 8009bac:	2b02      	cmp	r3, #2
 8009bae:	d901      	bls.n	8009bb4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009bb0:	2303      	movs	r3, #3
 8009bb2:	e144      	b.n	8009e3e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009bb4:	4b1a      	ldr	r3, [pc, #104]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009bb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009bb8:	f003 0302 	and.w	r3, r3, #2
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d1f0      	bne.n	8009ba2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	f003 0304 	and.w	r3, r3, #4
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	f000 80a0 	beq.w	8009d0e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009bce:	2300      	movs	r3, #0
 8009bd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009bd2:	4b13      	ldr	r3, [pc, #76]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d10f      	bne.n	8009bfe <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009bde:	2300      	movs	r3, #0
 8009be0:	60bb      	str	r3, [r7, #8]
 8009be2:	4b0f      	ldr	r3, [pc, #60]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009be6:	4a0e      	ldr	r2, [pc, #56]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009be8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009bec:	6413      	str	r3, [r2, #64]	; 0x40
 8009bee:	4b0c      	ldr	r3, [pc, #48]	; (8009c20 <HAL_RCC_OscConfig+0x2ac>)
 8009bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009bf6:	60bb      	str	r3, [r7, #8]
 8009bf8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009bfe:	4b0b      	ldr	r3, [pc, #44]	; (8009c2c <HAL_RCC_OscConfig+0x2b8>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d121      	bne.n	8009c4e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009c0a:	4b08      	ldr	r3, [pc, #32]	; (8009c2c <HAL_RCC_OscConfig+0x2b8>)
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	4a07      	ldr	r2, [pc, #28]	; (8009c2c <HAL_RCC_OscConfig+0x2b8>)
 8009c10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009c14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009c16:	f7fb fb75 	bl	8005304 <HAL_GetTick>
 8009c1a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009c1c:	e011      	b.n	8009c42 <HAL_RCC_OscConfig+0x2ce>
 8009c1e:	bf00      	nop
 8009c20:	40023800 	.word	0x40023800
 8009c24:	42470000 	.word	0x42470000
 8009c28:	42470e80 	.word	0x42470e80
 8009c2c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009c30:	f7fb fb68 	bl	8005304 <HAL_GetTick>
 8009c34:	4602      	mov	r2, r0
 8009c36:	693b      	ldr	r3, [r7, #16]
 8009c38:	1ad3      	subs	r3, r2, r3
 8009c3a:	2b02      	cmp	r3, #2
 8009c3c:	d901      	bls.n	8009c42 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8009c3e:	2303      	movs	r3, #3
 8009c40:	e0fd      	b.n	8009e3e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009c42:	4b81      	ldr	r3, [pc, #516]	; (8009e48 <HAL_RCC_OscConfig+0x4d4>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d0f0      	beq.n	8009c30 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	689b      	ldr	r3, [r3, #8]
 8009c52:	2b01      	cmp	r3, #1
 8009c54:	d106      	bne.n	8009c64 <HAL_RCC_OscConfig+0x2f0>
 8009c56:	4b7d      	ldr	r3, [pc, #500]	; (8009e4c <HAL_RCC_OscConfig+0x4d8>)
 8009c58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c5a:	4a7c      	ldr	r2, [pc, #496]	; (8009e4c <HAL_RCC_OscConfig+0x4d8>)
 8009c5c:	f043 0301 	orr.w	r3, r3, #1
 8009c60:	6713      	str	r3, [r2, #112]	; 0x70
 8009c62:	e01c      	b.n	8009c9e <HAL_RCC_OscConfig+0x32a>
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	689b      	ldr	r3, [r3, #8]
 8009c68:	2b05      	cmp	r3, #5
 8009c6a:	d10c      	bne.n	8009c86 <HAL_RCC_OscConfig+0x312>
 8009c6c:	4b77      	ldr	r3, [pc, #476]	; (8009e4c <HAL_RCC_OscConfig+0x4d8>)
 8009c6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c70:	4a76      	ldr	r2, [pc, #472]	; (8009e4c <HAL_RCC_OscConfig+0x4d8>)
 8009c72:	f043 0304 	orr.w	r3, r3, #4
 8009c76:	6713      	str	r3, [r2, #112]	; 0x70
 8009c78:	4b74      	ldr	r3, [pc, #464]	; (8009e4c <HAL_RCC_OscConfig+0x4d8>)
 8009c7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c7c:	4a73      	ldr	r2, [pc, #460]	; (8009e4c <HAL_RCC_OscConfig+0x4d8>)
 8009c7e:	f043 0301 	orr.w	r3, r3, #1
 8009c82:	6713      	str	r3, [r2, #112]	; 0x70
 8009c84:	e00b      	b.n	8009c9e <HAL_RCC_OscConfig+0x32a>
 8009c86:	4b71      	ldr	r3, [pc, #452]	; (8009e4c <HAL_RCC_OscConfig+0x4d8>)
 8009c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c8a:	4a70      	ldr	r2, [pc, #448]	; (8009e4c <HAL_RCC_OscConfig+0x4d8>)
 8009c8c:	f023 0301 	bic.w	r3, r3, #1
 8009c90:	6713      	str	r3, [r2, #112]	; 0x70
 8009c92:	4b6e      	ldr	r3, [pc, #440]	; (8009e4c <HAL_RCC_OscConfig+0x4d8>)
 8009c94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c96:	4a6d      	ldr	r2, [pc, #436]	; (8009e4c <HAL_RCC_OscConfig+0x4d8>)
 8009c98:	f023 0304 	bic.w	r3, r3, #4
 8009c9c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	689b      	ldr	r3, [r3, #8]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d015      	beq.n	8009cd2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ca6:	f7fb fb2d 	bl	8005304 <HAL_GetTick>
 8009caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009cac:	e00a      	b.n	8009cc4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009cae:	f7fb fb29 	bl	8005304 <HAL_GetTick>
 8009cb2:	4602      	mov	r2, r0
 8009cb4:	693b      	ldr	r3, [r7, #16]
 8009cb6:	1ad3      	subs	r3, r2, r3
 8009cb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009cbc:	4293      	cmp	r3, r2
 8009cbe:	d901      	bls.n	8009cc4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8009cc0:	2303      	movs	r3, #3
 8009cc2:	e0bc      	b.n	8009e3e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009cc4:	4b61      	ldr	r3, [pc, #388]	; (8009e4c <HAL_RCC_OscConfig+0x4d8>)
 8009cc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cc8:	f003 0302 	and.w	r3, r3, #2
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d0ee      	beq.n	8009cae <HAL_RCC_OscConfig+0x33a>
 8009cd0:	e014      	b.n	8009cfc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009cd2:	f7fb fb17 	bl	8005304 <HAL_GetTick>
 8009cd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009cd8:	e00a      	b.n	8009cf0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009cda:	f7fb fb13 	bl	8005304 <HAL_GetTick>
 8009cde:	4602      	mov	r2, r0
 8009ce0:	693b      	ldr	r3, [r7, #16]
 8009ce2:	1ad3      	subs	r3, r2, r3
 8009ce4:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ce8:	4293      	cmp	r3, r2
 8009cea:	d901      	bls.n	8009cf0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009cec:	2303      	movs	r3, #3
 8009cee:	e0a6      	b.n	8009e3e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009cf0:	4b56      	ldr	r3, [pc, #344]	; (8009e4c <HAL_RCC_OscConfig+0x4d8>)
 8009cf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cf4:	f003 0302 	and.w	r3, r3, #2
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d1ee      	bne.n	8009cda <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009cfc:	7dfb      	ldrb	r3, [r7, #23]
 8009cfe:	2b01      	cmp	r3, #1
 8009d00:	d105      	bne.n	8009d0e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009d02:	4b52      	ldr	r3, [pc, #328]	; (8009e4c <HAL_RCC_OscConfig+0x4d8>)
 8009d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d06:	4a51      	ldr	r2, [pc, #324]	; (8009e4c <HAL_RCC_OscConfig+0x4d8>)
 8009d08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009d0c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	699b      	ldr	r3, [r3, #24]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	f000 8092 	beq.w	8009e3c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009d18:	4b4c      	ldr	r3, [pc, #304]	; (8009e4c <HAL_RCC_OscConfig+0x4d8>)
 8009d1a:	689b      	ldr	r3, [r3, #8]
 8009d1c:	f003 030c 	and.w	r3, r3, #12
 8009d20:	2b08      	cmp	r3, #8
 8009d22:	d05c      	beq.n	8009dde <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	699b      	ldr	r3, [r3, #24]
 8009d28:	2b02      	cmp	r3, #2
 8009d2a:	d141      	bne.n	8009db0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009d2c:	4b48      	ldr	r3, [pc, #288]	; (8009e50 <HAL_RCC_OscConfig+0x4dc>)
 8009d2e:	2200      	movs	r2, #0
 8009d30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009d32:	f7fb fae7 	bl	8005304 <HAL_GetTick>
 8009d36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009d38:	e008      	b.n	8009d4c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009d3a:	f7fb fae3 	bl	8005304 <HAL_GetTick>
 8009d3e:	4602      	mov	r2, r0
 8009d40:	693b      	ldr	r3, [r7, #16]
 8009d42:	1ad3      	subs	r3, r2, r3
 8009d44:	2b02      	cmp	r3, #2
 8009d46:	d901      	bls.n	8009d4c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8009d48:	2303      	movs	r3, #3
 8009d4a:	e078      	b.n	8009e3e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009d4c:	4b3f      	ldr	r3, [pc, #252]	; (8009e4c <HAL_RCC_OscConfig+0x4d8>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d1f0      	bne.n	8009d3a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	69da      	ldr	r2, [r3, #28]
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	6a1b      	ldr	r3, [r3, #32]
 8009d60:	431a      	orrs	r2, r3
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d66:	019b      	lsls	r3, r3, #6
 8009d68:	431a      	orrs	r2, r3
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d6e:	085b      	lsrs	r3, r3, #1
 8009d70:	3b01      	subs	r3, #1
 8009d72:	041b      	lsls	r3, r3, #16
 8009d74:	431a      	orrs	r2, r3
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d7a:	061b      	lsls	r3, r3, #24
 8009d7c:	4933      	ldr	r1, [pc, #204]	; (8009e4c <HAL_RCC_OscConfig+0x4d8>)
 8009d7e:	4313      	orrs	r3, r2
 8009d80:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009d82:	4b33      	ldr	r3, [pc, #204]	; (8009e50 <HAL_RCC_OscConfig+0x4dc>)
 8009d84:	2201      	movs	r2, #1
 8009d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009d88:	f7fb fabc 	bl	8005304 <HAL_GetTick>
 8009d8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009d8e:	e008      	b.n	8009da2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009d90:	f7fb fab8 	bl	8005304 <HAL_GetTick>
 8009d94:	4602      	mov	r2, r0
 8009d96:	693b      	ldr	r3, [r7, #16]
 8009d98:	1ad3      	subs	r3, r2, r3
 8009d9a:	2b02      	cmp	r3, #2
 8009d9c:	d901      	bls.n	8009da2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8009d9e:	2303      	movs	r3, #3
 8009da0:	e04d      	b.n	8009e3e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009da2:	4b2a      	ldr	r3, [pc, #168]	; (8009e4c <HAL_RCC_OscConfig+0x4d8>)
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d0f0      	beq.n	8009d90 <HAL_RCC_OscConfig+0x41c>
 8009dae:	e045      	b.n	8009e3c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009db0:	4b27      	ldr	r3, [pc, #156]	; (8009e50 <HAL_RCC_OscConfig+0x4dc>)
 8009db2:	2200      	movs	r2, #0
 8009db4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009db6:	f7fb faa5 	bl	8005304 <HAL_GetTick>
 8009dba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009dbc:	e008      	b.n	8009dd0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009dbe:	f7fb faa1 	bl	8005304 <HAL_GetTick>
 8009dc2:	4602      	mov	r2, r0
 8009dc4:	693b      	ldr	r3, [r7, #16]
 8009dc6:	1ad3      	subs	r3, r2, r3
 8009dc8:	2b02      	cmp	r3, #2
 8009dca:	d901      	bls.n	8009dd0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009dcc:	2303      	movs	r3, #3
 8009dce:	e036      	b.n	8009e3e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009dd0:	4b1e      	ldr	r3, [pc, #120]	; (8009e4c <HAL_RCC_OscConfig+0x4d8>)
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d1f0      	bne.n	8009dbe <HAL_RCC_OscConfig+0x44a>
 8009ddc:	e02e      	b.n	8009e3c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	699b      	ldr	r3, [r3, #24]
 8009de2:	2b01      	cmp	r3, #1
 8009de4:	d101      	bne.n	8009dea <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8009de6:	2301      	movs	r3, #1
 8009de8:	e029      	b.n	8009e3e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009dea:	4b18      	ldr	r3, [pc, #96]	; (8009e4c <HAL_RCC_OscConfig+0x4d8>)
 8009dec:	685b      	ldr	r3, [r3, #4]
 8009dee:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	69db      	ldr	r3, [r3, #28]
 8009dfa:	429a      	cmp	r2, r3
 8009dfc:	d11c      	bne.n	8009e38 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009e08:	429a      	cmp	r2, r3
 8009e0a:	d115      	bne.n	8009e38 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8009e0c:	68fa      	ldr	r2, [r7, #12]
 8009e0e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009e12:	4013      	ands	r3, r2
 8009e14:	687a      	ldr	r2, [r7, #4]
 8009e16:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009e18:	4293      	cmp	r3, r2
 8009e1a:	d10d      	bne.n	8009e38 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8009e26:	429a      	cmp	r2, r3
 8009e28:	d106      	bne.n	8009e38 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009e34:	429a      	cmp	r2, r3
 8009e36:	d001      	beq.n	8009e3c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8009e38:	2301      	movs	r3, #1
 8009e3a:	e000      	b.n	8009e3e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8009e3c:	2300      	movs	r3, #0
}
 8009e3e:	4618      	mov	r0, r3
 8009e40:	3718      	adds	r7, #24
 8009e42:	46bd      	mov	sp, r7
 8009e44:	bd80      	pop	{r7, pc}
 8009e46:	bf00      	nop
 8009e48:	40007000 	.word	0x40007000
 8009e4c:	40023800 	.word	0x40023800
 8009e50:	42470060 	.word	0x42470060

08009e54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b084      	sub	sp, #16
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
 8009e5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d101      	bne.n	8009e68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009e64:	2301      	movs	r3, #1
 8009e66:	e0cc      	b.n	800a002 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009e68:	4b68      	ldr	r3, [pc, #416]	; (800a00c <HAL_RCC_ClockConfig+0x1b8>)
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	f003 030f 	and.w	r3, r3, #15
 8009e70:	683a      	ldr	r2, [r7, #0]
 8009e72:	429a      	cmp	r2, r3
 8009e74:	d90c      	bls.n	8009e90 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009e76:	4b65      	ldr	r3, [pc, #404]	; (800a00c <HAL_RCC_ClockConfig+0x1b8>)
 8009e78:	683a      	ldr	r2, [r7, #0]
 8009e7a:	b2d2      	uxtb	r2, r2
 8009e7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009e7e:	4b63      	ldr	r3, [pc, #396]	; (800a00c <HAL_RCC_ClockConfig+0x1b8>)
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	f003 030f 	and.w	r3, r3, #15
 8009e86:	683a      	ldr	r2, [r7, #0]
 8009e88:	429a      	cmp	r2, r3
 8009e8a:	d001      	beq.n	8009e90 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009e8c:	2301      	movs	r3, #1
 8009e8e:	e0b8      	b.n	800a002 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	f003 0302 	and.w	r3, r3, #2
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d020      	beq.n	8009ede <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	f003 0304 	and.w	r3, r3, #4
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d005      	beq.n	8009eb4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009ea8:	4b59      	ldr	r3, [pc, #356]	; (800a010 <HAL_RCC_ClockConfig+0x1bc>)
 8009eaa:	689b      	ldr	r3, [r3, #8]
 8009eac:	4a58      	ldr	r2, [pc, #352]	; (800a010 <HAL_RCC_ClockConfig+0x1bc>)
 8009eae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009eb2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	f003 0308 	and.w	r3, r3, #8
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d005      	beq.n	8009ecc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009ec0:	4b53      	ldr	r3, [pc, #332]	; (800a010 <HAL_RCC_ClockConfig+0x1bc>)
 8009ec2:	689b      	ldr	r3, [r3, #8]
 8009ec4:	4a52      	ldr	r2, [pc, #328]	; (800a010 <HAL_RCC_ClockConfig+0x1bc>)
 8009ec6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009eca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009ecc:	4b50      	ldr	r3, [pc, #320]	; (800a010 <HAL_RCC_ClockConfig+0x1bc>)
 8009ece:	689b      	ldr	r3, [r3, #8]
 8009ed0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	689b      	ldr	r3, [r3, #8]
 8009ed8:	494d      	ldr	r1, [pc, #308]	; (800a010 <HAL_RCC_ClockConfig+0x1bc>)
 8009eda:	4313      	orrs	r3, r2
 8009edc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f003 0301 	and.w	r3, r3, #1
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d044      	beq.n	8009f74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	685b      	ldr	r3, [r3, #4]
 8009eee:	2b01      	cmp	r3, #1
 8009ef0:	d107      	bne.n	8009f02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009ef2:	4b47      	ldr	r3, [pc, #284]	; (800a010 <HAL_RCC_ClockConfig+0x1bc>)
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d119      	bne.n	8009f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009efe:	2301      	movs	r3, #1
 8009f00:	e07f      	b.n	800a002 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	685b      	ldr	r3, [r3, #4]
 8009f06:	2b02      	cmp	r3, #2
 8009f08:	d003      	beq.n	8009f12 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009f0e:	2b03      	cmp	r3, #3
 8009f10:	d107      	bne.n	8009f22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009f12:	4b3f      	ldr	r3, [pc, #252]	; (800a010 <HAL_RCC_ClockConfig+0x1bc>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d109      	bne.n	8009f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009f1e:	2301      	movs	r3, #1
 8009f20:	e06f      	b.n	800a002 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009f22:	4b3b      	ldr	r3, [pc, #236]	; (800a010 <HAL_RCC_ClockConfig+0x1bc>)
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	f003 0302 	and.w	r3, r3, #2
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d101      	bne.n	8009f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009f2e:	2301      	movs	r3, #1
 8009f30:	e067      	b.n	800a002 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009f32:	4b37      	ldr	r3, [pc, #220]	; (800a010 <HAL_RCC_ClockConfig+0x1bc>)
 8009f34:	689b      	ldr	r3, [r3, #8]
 8009f36:	f023 0203 	bic.w	r2, r3, #3
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	685b      	ldr	r3, [r3, #4]
 8009f3e:	4934      	ldr	r1, [pc, #208]	; (800a010 <HAL_RCC_ClockConfig+0x1bc>)
 8009f40:	4313      	orrs	r3, r2
 8009f42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009f44:	f7fb f9de 	bl	8005304 <HAL_GetTick>
 8009f48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009f4a:	e00a      	b.n	8009f62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009f4c:	f7fb f9da 	bl	8005304 <HAL_GetTick>
 8009f50:	4602      	mov	r2, r0
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	1ad3      	subs	r3, r2, r3
 8009f56:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d901      	bls.n	8009f62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009f5e:	2303      	movs	r3, #3
 8009f60:	e04f      	b.n	800a002 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009f62:	4b2b      	ldr	r3, [pc, #172]	; (800a010 <HAL_RCC_ClockConfig+0x1bc>)
 8009f64:	689b      	ldr	r3, [r3, #8]
 8009f66:	f003 020c 	and.w	r2, r3, #12
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	685b      	ldr	r3, [r3, #4]
 8009f6e:	009b      	lsls	r3, r3, #2
 8009f70:	429a      	cmp	r2, r3
 8009f72:	d1eb      	bne.n	8009f4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009f74:	4b25      	ldr	r3, [pc, #148]	; (800a00c <HAL_RCC_ClockConfig+0x1b8>)
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	f003 030f 	and.w	r3, r3, #15
 8009f7c:	683a      	ldr	r2, [r7, #0]
 8009f7e:	429a      	cmp	r2, r3
 8009f80:	d20c      	bcs.n	8009f9c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009f82:	4b22      	ldr	r3, [pc, #136]	; (800a00c <HAL_RCC_ClockConfig+0x1b8>)
 8009f84:	683a      	ldr	r2, [r7, #0]
 8009f86:	b2d2      	uxtb	r2, r2
 8009f88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009f8a:	4b20      	ldr	r3, [pc, #128]	; (800a00c <HAL_RCC_ClockConfig+0x1b8>)
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	f003 030f 	and.w	r3, r3, #15
 8009f92:	683a      	ldr	r2, [r7, #0]
 8009f94:	429a      	cmp	r2, r3
 8009f96:	d001      	beq.n	8009f9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009f98:	2301      	movs	r3, #1
 8009f9a:	e032      	b.n	800a002 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	f003 0304 	and.w	r3, r3, #4
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d008      	beq.n	8009fba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009fa8:	4b19      	ldr	r3, [pc, #100]	; (800a010 <HAL_RCC_ClockConfig+0x1bc>)
 8009faa:	689b      	ldr	r3, [r3, #8]
 8009fac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	68db      	ldr	r3, [r3, #12]
 8009fb4:	4916      	ldr	r1, [pc, #88]	; (800a010 <HAL_RCC_ClockConfig+0x1bc>)
 8009fb6:	4313      	orrs	r3, r2
 8009fb8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	f003 0308 	and.w	r3, r3, #8
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d009      	beq.n	8009fda <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009fc6:	4b12      	ldr	r3, [pc, #72]	; (800a010 <HAL_RCC_ClockConfig+0x1bc>)
 8009fc8:	689b      	ldr	r3, [r3, #8]
 8009fca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	691b      	ldr	r3, [r3, #16]
 8009fd2:	00db      	lsls	r3, r3, #3
 8009fd4:	490e      	ldr	r1, [pc, #56]	; (800a010 <HAL_RCC_ClockConfig+0x1bc>)
 8009fd6:	4313      	orrs	r3, r2
 8009fd8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009fda:	f000 f821 	bl	800a020 <HAL_RCC_GetSysClockFreq>
 8009fde:	4601      	mov	r1, r0
 8009fe0:	4b0b      	ldr	r3, [pc, #44]	; (800a010 <HAL_RCC_ClockConfig+0x1bc>)
 8009fe2:	689b      	ldr	r3, [r3, #8]
 8009fe4:	091b      	lsrs	r3, r3, #4
 8009fe6:	f003 030f 	and.w	r3, r3, #15
 8009fea:	4a0a      	ldr	r2, [pc, #40]	; (800a014 <HAL_RCC_ClockConfig+0x1c0>)
 8009fec:	5cd3      	ldrb	r3, [r2, r3]
 8009fee:	fa21 f303 	lsr.w	r3, r1, r3
 8009ff2:	4a09      	ldr	r2, [pc, #36]	; (800a018 <HAL_RCC_ClockConfig+0x1c4>)
 8009ff4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009ff6:	4b09      	ldr	r3, [pc, #36]	; (800a01c <HAL_RCC_ClockConfig+0x1c8>)
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	f7fb f93e 	bl	800527c <HAL_InitTick>

  return HAL_OK;
 800a000:	2300      	movs	r3, #0
}
 800a002:	4618      	mov	r0, r3
 800a004:	3710      	adds	r7, #16
 800a006:	46bd      	mov	sp, r7
 800a008:	bd80      	pop	{r7, pc}
 800a00a:	bf00      	nop
 800a00c:	40023c00 	.word	0x40023c00
 800a010:	40023800 	.word	0x40023800
 800a014:	0800cbb8 	.word	0x0800cbb8
 800a018:	20000064 	.word	0x20000064
 800a01c:	20000068 	.word	0x20000068

0800a020 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a020:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a022:	b085      	sub	sp, #20
 800a024:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a026:	2300      	movs	r3, #0
 800a028:	607b      	str	r3, [r7, #4]
 800a02a:	2300      	movs	r3, #0
 800a02c:	60fb      	str	r3, [r7, #12]
 800a02e:	2300      	movs	r3, #0
 800a030:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800a032:	2300      	movs	r3, #0
 800a034:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a036:	4b63      	ldr	r3, [pc, #396]	; (800a1c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a038:	689b      	ldr	r3, [r3, #8]
 800a03a:	f003 030c 	and.w	r3, r3, #12
 800a03e:	2b04      	cmp	r3, #4
 800a040:	d007      	beq.n	800a052 <HAL_RCC_GetSysClockFreq+0x32>
 800a042:	2b08      	cmp	r3, #8
 800a044:	d008      	beq.n	800a058 <HAL_RCC_GetSysClockFreq+0x38>
 800a046:	2b00      	cmp	r3, #0
 800a048:	f040 80b4 	bne.w	800a1b4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a04c:	4b5e      	ldr	r3, [pc, #376]	; (800a1c8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a04e:	60bb      	str	r3, [r7, #8]
       break;
 800a050:	e0b3      	b.n	800a1ba <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a052:	4b5e      	ldr	r3, [pc, #376]	; (800a1cc <HAL_RCC_GetSysClockFreq+0x1ac>)
 800a054:	60bb      	str	r3, [r7, #8]
      break;
 800a056:	e0b0      	b.n	800a1ba <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a058:	4b5a      	ldr	r3, [pc, #360]	; (800a1c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a05a:	685b      	ldr	r3, [r3, #4]
 800a05c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a060:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a062:	4b58      	ldr	r3, [pc, #352]	; (800a1c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a064:	685b      	ldr	r3, [r3, #4]
 800a066:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d04a      	beq.n	800a104 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a06e:	4b55      	ldr	r3, [pc, #340]	; (800a1c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a070:	685b      	ldr	r3, [r3, #4]
 800a072:	099b      	lsrs	r3, r3, #6
 800a074:	f04f 0400 	mov.w	r4, #0
 800a078:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a07c:	f04f 0200 	mov.w	r2, #0
 800a080:	ea03 0501 	and.w	r5, r3, r1
 800a084:	ea04 0602 	and.w	r6, r4, r2
 800a088:	4629      	mov	r1, r5
 800a08a:	4632      	mov	r2, r6
 800a08c:	f04f 0300 	mov.w	r3, #0
 800a090:	f04f 0400 	mov.w	r4, #0
 800a094:	0154      	lsls	r4, r2, #5
 800a096:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a09a:	014b      	lsls	r3, r1, #5
 800a09c:	4619      	mov	r1, r3
 800a09e:	4622      	mov	r2, r4
 800a0a0:	1b49      	subs	r1, r1, r5
 800a0a2:	eb62 0206 	sbc.w	r2, r2, r6
 800a0a6:	f04f 0300 	mov.w	r3, #0
 800a0aa:	f04f 0400 	mov.w	r4, #0
 800a0ae:	0194      	lsls	r4, r2, #6
 800a0b0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a0b4:	018b      	lsls	r3, r1, #6
 800a0b6:	1a5b      	subs	r3, r3, r1
 800a0b8:	eb64 0402 	sbc.w	r4, r4, r2
 800a0bc:	f04f 0100 	mov.w	r1, #0
 800a0c0:	f04f 0200 	mov.w	r2, #0
 800a0c4:	00e2      	lsls	r2, r4, #3
 800a0c6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a0ca:	00d9      	lsls	r1, r3, #3
 800a0cc:	460b      	mov	r3, r1
 800a0ce:	4614      	mov	r4, r2
 800a0d0:	195b      	adds	r3, r3, r5
 800a0d2:	eb44 0406 	adc.w	r4, r4, r6
 800a0d6:	f04f 0100 	mov.w	r1, #0
 800a0da:	f04f 0200 	mov.w	r2, #0
 800a0de:	0262      	lsls	r2, r4, #9
 800a0e0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800a0e4:	0259      	lsls	r1, r3, #9
 800a0e6:	460b      	mov	r3, r1
 800a0e8:	4614      	mov	r4, r2
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	4621      	mov	r1, r4
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	f04f 0400 	mov.w	r4, #0
 800a0f4:	461a      	mov	r2, r3
 800a0f6:	4623      	mov	r3, r4
 800a0f8:	f7f6 fc5c 	bl	80009b4 <__aeabi_uldivmod>
 800a0fc:	4603      	mov	r3, r0
 800a0fe:	460c      	mov	r4, r1
 800a100:	60fb      	str	r3, [r7, #12]
 800a102:	e049      	b.n	800a198 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a104:	4b2f      	ldr	r3, [pc, #188]	; (800a1c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a106:	685b      	ldr	r3, [r3, #4]
 800a108:	099b      	lsrs	r3, r3, #6
 800a10a:	f04f 0400 	mov.w	r4, #0
 800a10e:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a112:	f04f 0200 	mov.w	r2, #0
 800a116:	ea03 0501 	and.w	r5, r3, r1
 800a11a:	ea04 0602 	and.w	r6, r4, r2
 800a11e:	4629      	mov	r1, r5
 800a120:	4632      	mov	r2, r6
 800a122:	f04f 0300 	mov.w	r3, #0
 800a126:	f04f 0400 	mov.w	r4, #0
 800a12a:	0154      	lsls	r4, r2, #5
 800a12c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a130:	014b      	lsls	r3, r1, #5
 800a132:	4619      	mov	r1, r3
 800a134:	4622      	mov	r2, r4
 800a136:	1b49      	subs	r1, r1, r5
 800a138:	eb62 0206 	sbc.w	r2, r2, r6
 800a13c:	f04f 0300 	mov.w	r3, #0
 800a140:	f04f 0400 	mov.w	r4, #0
 800a144:	0194      	lsls	r4, r2, #6
 800a146:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a14a:	018b      	lsls	r3, r1, #6
 800a14c:	1a5b      	subs	r3, r3, r1
 800a14e:	eb64 0402 	sbc.w	r4, r4, r2
 800a152:	f04f 0100 	mov.w	r1, #0
 800a156:	f04f 0200 	mov.w	r2, #0
 800a15a:	00e2      	lsls	r2, r4, #3
 800a15c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a160:	00d9      	lsls	r1, r3, #3
 800a162:	460b      	mov	r3, r1
 800a164:	4614      	mov	r4, r2
 800a166:	195b      	adds	r3, r3, r5
 800a168:	eb44 0406 	adc.w	r4, r4, r6
 800a16c:	f04f 0100 	mov.w	r1, #0
 800a170:	f04f 0200 	mov.w	r2, #0
 800a174:	02a2      	lsls	r2, r4, #10
 800a176:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800a17a:	0299      	lsls	r1, r3, #10
 800a17c:	460b      	mov	r3, r1
 800a17e:	4614      	mov	r4, r2
 800a180:	4618      	mov	r0, r3
 800a182:	4621      	mov	r1, r4
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	f04f 0400 	mov.w	r4, #0
 800a18a:	461a      	mov	r2, r3
 800a18c:	4623      	mov	r3, r4
 800a18e:	f7f6 fc11 	bl	80009b4 <__aeabi_uldivmod>
 800a192:	4603      	mov	r3, r0
 800a194:	460c      	mov	r4, r1
 800a196:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a198:	4b0a      	ldr	r3, [pc, #40]	; (800a1c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a19a:	685b      	ldr	r3, [r3, #4]
 800a19c:	0c1b      	lsrs	r3, r3, #16
 800a19e:	f003 0303 	and.w	r3, r3, #3
 800a1a2:	3301      	adds	r3, #1
 800a1a4:	005b      	lsls	r3, r3, #1
 800a1a6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a1a8:	68fa      	ldr	r2, [r7, #12]
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800a1b0:	60bb      	str	r3, [r7, #8]
      break;
 800a1b2:	e002      	b.n	800a1ba <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a1b4:	4b04      	ldr	r3, [pc, #16]	; (800a1c8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a1b6:	60bb      	str	r3, [r7, #8]
      break;
 800a1b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a1ba:	68bb      	ldr	r3, [r7, #8]
}
 800a1bc:	4618      	mov	r0, r3
 800a1be:	3714      	adds	r7, #20
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1c4:	40023800 	.word	0x40023800
 800a1c8:	00f42400 	.word	0x00f42400
 800a1cc:	007a1200 	.word	0x007a1200

0800a1d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a1d0:	b480      	push	{r7}
 800a1d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a1d4:	4b03      	ldr	r3, [pc, #12]	; (800a1e4 <HAL_RCC_GetHCLKFreq+0x14>)
 800a1d6:	681b      	ldr	r3, [r3, #0]
}
 800a1d8:	4618      	mov	r0, r3
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e0:	4770      	bx	lr
 800a1e2:	bf00      	nop
 800a1e4:	20000064 	.word	0x20000064

0800a1e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a1ec:	f7ff fff0 	bl	800a1d0 <HAL_RCC_GetHCLKFreq>
 800a1f0:	4601      	mov	r1, r0
 800a1f2:	4b05      	ldr	r3, [pc, #20]	; (800a208 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a1f4:	689b      	ldr	r3, [r3, #8]
 800a1f6:	0a9b      	lsrs	r3, r3, #10
 800a1f8:	f003 0307 	and.w	r3, r3, #7
 800a1fc:	4a03      	ldr	r2, [pc, #12]	; (800a20c <HAL_RCC_GetPCLK1Freq+0x24>)
 800a1fe:	5cd3      	ldrb	r3, [r2, r3]
 800a200:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a204:	4618      	mov	r0, r3
 800a206:	bd80      	pop	{r7, pc}
 800a208:	40023800 	.word	0x40023800
 800a20c:	0800cbc8 	.word	0x0800cbc8

0800a210 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a210:	b580      	push	{r7, lr}
 800a212:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a214:	f7ff ffdc 	bl	800a1d0 <HAL_RCC_GetHCLKFreq>
 800a218:	4601      	mov	r1, r0
 800a21a:	4b05      	ldr	r3, [pc, #20]	; (800a230 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a21c:	689b      	ldr	r3, [r3, #8]
 800a21e:	0b5b      	lsrs	r3, r3, #13
 800a220:	f003 0307 	and.w	r3, r3, #7
 800a224:	4a03      	ldr	r2, [pc, #12]	; (800a234 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a226:	5cd3      	ldrb	r3, [r2, r3]
 800a228:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	bd80      	pop	{r7, pc}
 800a230:	40023800 	.word	0x40023800
 800a234:	0800cbc8 	.word	0x0800cbc8

0800a238 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b086      	sub	sp, #24
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a240:	2300      	movs	r3, #0
 800a242:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800a244:	2300      	movs	r3, #0
 800a246:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f003 0301 	and.w	r3, r3, #1
 800a250:	2b00      	cmp	r3, #0
 800a252:	d105      	bne.n	800a260 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d035      	beq.n	800a2cc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a260:	4b62      	ldr	r3, [pc, #392]	; (800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a262:	2200      	movs	r2, #0
 800a264:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a266:	f7fb f84d 	bl	8005304 <HAL_GetTick>
 800a26a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a26c:	e008      	b.n	800a280 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a26e:	f7fb f849 	bl	8005304 <HAL_GetTick>
 800a272:	4602      	mov	r2, r0
 800a274:	697b      	ldr	r3, [r7, #20]
 800a276:	1ad3      	subs	r3, r2, r3
 800a278:	2b02      	cmp	r3, #2
 800a27a:	d901      	bls.n	800a280 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a27c:	2303      	movs	r3, #3
 800a27e:	e0b0      	b.n	800a3e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a280:	4b5b      	ldr	r3, [pc, #364]	; (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d1f0      	bne.n	800a26e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	685b      	ldr	r3, [r3, #4]
 800a290:	019a      	lsls	r2, r3, #6
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	689b      	ldr	r3, [r3, #8]
 800a296:	071b      	lsls	r3, r3, #28
 800a298:	4955      	ldr	r1, [pc, #340]	; (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a29a:	4313      	orrs	r3, r2
 800a29c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a2a0:	4b52      	ldr	r3, [pc, #328]	; (800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a2a2:	2201      	movs	r2, #1
 800a2a4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a2a6:	f7fb f82d 	bl	8005304 <HAL_GetTick>
 800a2aa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a2ac:	e008      	b.n	800a2c0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a2ae:	f7fb f829 	bl	8005304 <HAL_GetTick>
 800a2b2:	4602      	mov	r2, r0
 800a2b4:	697b      	ldr	r3, [r7, #20]
 800a2b6:	1ad3      	subs	r3, r2, r3
 800a2b8:	2b02      	cmp	r3, #2
 800a2ba:	d901      	bls.n	800a2c0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a2bc:	2303      	movs	r3, #3
 800a2be:	e090      	b.n	800a3e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a2c0:	4b4b      	ldr	r3, [pc, #300]	; (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d0f0      	beq.n	800a2ae <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	f003 0302 	and.w	r3, r3, #2
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	f000 8083 	beq.w	800a3e0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a2da:	2300      	movs	r3, #0
 800a2dc:	60fb      	str	r3, [r7, #12]
 800a2de:	4b44      	ldr	r3, [pc, #272]	; (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a2e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2e2:	4a43      	ldr	r2, [pc, #268]	; (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a2e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a2e8:	6413      	str	r3, [r2, #64]	; 0x40
 800a2ea:	4b41      	ldr	r3, [pc, #260]	; (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a2ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a2f2:	60fb      	str	r3, [r7, #12]
 800a2f4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800a2f6:	4b3f      	ldr	r3, [pc, #252]	; (800a3f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	4a3e      	ldr	r2, [pc, #248]	; (800a3f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a2fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a300:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a302:	f7fa ffff 	bl	8005304 <HAL_GetTick>
 800a306:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a308:	e008      	b.n	800a31c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a30a:	f7fa fffb 	bl	8005304 <HAL_GetTick>
 800a30e:	4602      	mov	r2, r0
 800a310:	697b      	ldr	r3, [r7, #20]
 800a312:	1ad3      	subs	r3, r2, r3
 800a314:	2b02      	cmp	r3, #2
 800a316:	d901      	bls.n	800a31c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800a318:	2303      	movs	r3, #3
 800a31a:	e062      	b.n	800a3e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a31c:	4b35      	ldr	r3, [pc, #212]	; (800a3f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a324:	2b00      	cmp	r3, #0
 800a326:	d0f0      	beq.n	800a30a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a328:	4b31      	ldr	r3, [pc, #196]	; (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a32a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a32c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a330:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a332:	693b      	ldr	r3, [r7, #16]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d02f      	beq.n	800a398 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	68db      	ldr	r3, [r3, #12]
 800a33c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a340:	693a      	ldr	r2, [r7, #16]
 800a342:	429a      	cmp	r2, r3
 800a344:	d028      	beq.n	800a398 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a346:	4b2a      	ldr	r3, [pc, #168]	; (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a34a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a34e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a350:	4b29      	ldr	r3, [pc, #164]	; (800a3f8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a352:	2201      	movs	r2, #1
 800a354:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a356:	4b28      	ldr	r3, [pc, #160]	; (800a3f8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a358:	2200      	movs	r2, #0
 800a35a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800a35c:	4a24      	ldr	r2, [pc, #144]	; (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a35e:	693b      	ldr	r3, [r7, #16]
 800a360:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a362:	4b23      	ldr	r3, [pc, #140]	; (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a366:	f003 0301 	and.w	r3, r3, #1
 800a36a:	2b01      	cmp	r3, #1
 800a36c:	d114      	bne.n	800a398 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800a36e:	f7fa ffc9 	bl	8005304 <HAL_GetTick>
 800a372:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a374:	e00a      	b.n	800a38c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a376:	f7fa ffc5 	bl	8005304 <HAL_GetTick>
 800a37a:	4602      	mov	r2, r0
 800a37c:	697b      	ldr	r3, [r7, #20]
 800a37e:	1ad3      	subs	r3, r2, r3
 800a380:	f241 3288 	movw	r2, #5000	; 0x1388
 800a384:	4293      	cmp	r3, r2
 800a386:	d901      	bls.n	800a38c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800a388:	2303      	movs	r3, #3
 800a38a:	e02a      	b.n	800a3e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a38c:	4b18      	ldr	r3, [pc, #96]	; (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a38e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a390:	f003 0302 	and.w	r3, r3, #2
 800a394:	2b00      	cmp	r3, #0
 800a396:	d0ee      	beq.n	800a376 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	68db      	ldr	r3, [r3, #12]
 800a39c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a3a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a3a4:	d10d      	bne.n	800a3c2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800a3a6:	4b12      	ldr	r3, [pc, #72]	; (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a3a8:	689b      	ldr	r3, [r3, #8]
 800a3aa:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	68db      	ldr	r3, [r3, #12]
 800a3b2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a3b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a3ba:	490d      	ldr	r1, [pc, #52]	; (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a3bc:	4313      	orrs	r3, r2
 800a3be:	608b      	str	r3, [r1, #8]
 800a3c0:	e005      	b.n	800a3ce <HAL_RCCEx_PeriphCLKConfig+0x196>
 800a3c2:	4b0b      	ldr	r3, [pc, #44]	; (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a3c4:	689b      	ldr	r3, [r3, #8]
 800a3c6:	4a0a      	ldr	r2, [pc, #40]	; (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a3c8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800a3cc:	6093      	str	r3, [r2, #8]
 800a3ce:	4b08      	ldr	r3, [pc, #32]	; (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a3d0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	68db      	ldr	r3, [r3, #12]
 800a3d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a3da:	4905      	ldr	r1, [pc, #20]	; (800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a3dc:	4313      	orrs	r3, r2
 800a3de:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800a3e0:	2300      	movs	r3, #0
}
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	3718      	adds	r7, #24
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	bd80      	pop	{r7, pc}
 800a3ea:	bf00      	nop
 800a3ec:	42470068 	.word	0x42470068
 800a3f0:	40023800 	.word	0x40023800
 800a3f4:	40007000 	.word	0x40007000
 800a3f8:	42470e40 	.word	0x42470e40

0800a3fc <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800a3fc:	b480      	push	{r7}
 800a3fe:	b087      	sub	sp, #28
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800a404:	2300      	movs	r3, #0
 800a406:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800a408:	2300      	movs	r3, #0
 800a40a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800a40c:	2300      	movs	r3, #0
 800a40e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800a410:	2300      	movs	r3, #0
 800a412:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	2b01      	cmp	r3, #1
 800a418:	d13d      	bne.n	800a496 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800a41a:	4b22      	ldr	r3, [pc, #136]	; (800a4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800a41c:	689b      	ldr	r3, [r3, #8]
 800a41e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a422:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d004      	beq.n	800a434 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800a42a:	2b01      	cmp	r3, #1
 800a42c:	d12f      	bne.n	800a48e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800a42e:	4b1e      	ldr	r3, [pc, #120]	; (800a4a8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800a430:	617b      	str	r3, [r7, #20]
          break;
 800a432:	e02f      	b.n	800a494 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800a434:	4b1b      	ldr	r3, [pc, #108]	; (800a4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800a436:	685b      	ldr	r3, [r3, #4]
 800a438:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a43c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a440:	d108      	bne.n	800a454 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800a442:	4b18      	ldr	r3, [pc, #96]	; (800a4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800a444:	685b      	ldr	r3, [r3, #4]
 800a446:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a44a:	4a18      	ldr	r2, [pc, #96]	; (800a4ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800a44c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a450:	613b      	str	r3, [r7, #16]
 800a452:	e007      	b.n	800a464 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800a454:	4b13      	ldr	r3, [pc, #76]	; (800a4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800a456:	685b      	ldr	r3, [r3, #4]
 800a458:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a45c:	4a14      	ldr	r2, [pc, #80]	; (800a4b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800a45e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a462:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800a464:	4b0f      	ldr	r3, [pc, #60]	; (800a4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800a466:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a46a:	099b      	lsrs	r3, r3, #6
 800a46c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a470:	693b      	ldr	r3, [r7, #16]
 800a472:	fb02 f303 	mul.w	r3, r2, r3
 800a476:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800a478:	4b0a      	ldr	r3, [pc, #40]	; (800a4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800a47a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a47e:	0f1b      	lsrs	r3, r3, #28
 800a480:	f003 0307 	and.w	r3, r3, #7
 800a484:	68ba      	ldr	r2, [r7, #8]
 800a486:	fbb2 f3f3 	udiv	r3, r2, r3
 800a48a:	617b      	str	r3, [r7, #20]
          break;
 800a48c:	e002      	b.n	800a494 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800a48e:	2300      	movs	r3, #0
 800a490:	617b      	str	r3, [r7, #20]
          break;
 800a492:	bf00      	nop
        }
      }
      break;
 800a494:	bf00      	nop
    }
  }
  return frequency;
 800a496:	697b      	ldr	r3, [r7, #20]
}
 800a498:	4618      	mov	r0, r3
 800a49a:	371c      	adds	r7, #28
 800a49c:	46bd      	mov	sp, r7
 800a49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a2:	4770      	bx	lr
 800a4a4:	40023800 	.word	0x40023800
 800a4a8:	00bb8000 	.word	0x00bb8000
 800a4ac:	007a1200 	.word	0x007a1200
 800a4b0:	00f42400 	.word	0x00f42400

0800a4b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a4b4:	b580      	push	{r7, lr}
 800a4b6:	b082      	sub	sp, #8
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d101      	bne.n	800a4c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a4c2:	2301      	movs	r3, #1
 800a4c4:	e056      	b.n	800a574 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	2200      	movs	r2, #0
 800a4ca:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a4d2:	b2db      	uxtb	r3, r3
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d106      	bne.n	800a4e6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	2200      	movs	r2, #0
 800a4dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a4e0:	6878      	ldr	r0, [r7, #4]
 800a4e2:	f7fa fc35 	bl	8004d50 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	2202      	movs	r2, #2
 800a4ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	681a      	ldr	r2, [r3, #0]
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a4fc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	685a      	ldr	r2, [r3, #4]
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	689b      	ldr	r3, [r3, #8]
 800a506:	431a      	orrs	r2, r3
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	68db      	ldr	r3, [r3, #12]
 800a50c:	431a      	orrs	r2, r3
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	691b      	ldr	r3, [r3, #16]
 800a512:	431a      	orrs	r2, r3
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	695b      	ldr	r3, [r3, #20]
 800a518:	431a      	orrs	r2, r3
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	699b      	ldr	r3, [r3, #24]
 800a51e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a522:	431a      	orrs	r2, r3
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	69db      	ldr	r3, [r3, #28]
 800a528:	431a      	orrs	r2, r3
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6a1b      	ldr	r3, [r3, #32]
 800a52e:	ea42 0103 	orr.w	r1, r2, r3
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	430a      	orrs	r2, r1
 800a53c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	699b      	ldr	r3, [r3, #24]
 800a542:	0c1b      	lsrs	r3, r3, #16
 800a544:	f003 0104 	and.w	r1, r3, #4
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	430a      	orrs	r2, r1
 800a552:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	69da      	ldr	r2, [r3, #28]
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a562:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	2200      	movs	r2, #0
 800a568:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	2201      	movs	r2, #1
 800a56e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800a572:	2300      	movs	r3, #0
}
 800a574:	4618      	mov	r0, r3
 800a576:	3708      	adds	r7, #8
 800a578:	46bd      	mov	sp, r7
 800a57a:	bd80      	pop	{r7, pc}

0800a57c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a57c:	b580      	push	{r7, lr}
 800a57e:	b088      	sub	sp, #32
 800a580:	af00      	add	r7, sp, #0
 800a582:	60f8      	str	r0, [r7, #12]
 800a584:	60b9      	str	r1, [r7, #8]
 800a586:	603b      	str	r3, [r7, #0]
 800a588:	4613      	mov	r3, r2
 800a58a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a58c:	2300      	movs	r3, #0
 800a58e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a596:	2b01      	cmp	r3, #1
 800a598:	d101      	bne.n	800a59e <HAL_SPI_Transmit+0x22>
 800a59a:	2302      	movs	r3, #2
 800a59c:	e11e      	b.n	800a7dc <HAL_SPI_Transmit+0x260>
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	2201      	movs	r2, #1
 800a5a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a5a6:	f7fa fead 	bl	8005304 <HAL_GetTick>
 800a5aa:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800a5ac:	88fb      	ldrh	r3, [r7, #6]
 800a5ae:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a5b6:	b2db      	uxtb	r3, r3
 800a5b8:	2b01      	cmp	r3, #1
 800a5ba:	d002      	beq.n	800a5c2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800a5bc:	2302      	movs	r3, #2
 800a5be:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a5c0:	e103      	b.n	800a7ca <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800a5c2:	68bb      	ldr	r3, [r7, #8]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d002      	beq.n	800a5ce <HAL_SPI_Transmit+0x52>
 800a5c8:	88fb      	ldrh	r3, [r7, #6]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d102      	bne.n	800a5d4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800a5ce:	2301      	movs	r3, #1
 800a5d0:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a5d2:	e0fa      	b.n	800a7ca <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	2203      	movs	r2, #3
 800a5d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	2200      	movs	r2, #0
 800a5e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	68ba      	ldr	r2, [r7, #8]
 800a5e6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	88fa      	ldrh	r2, [r7, #6]
 800a5ec:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	88fa      	ldrh	r2, [r7, #6]
 800a5f2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	2200      	movs	r2, #0
 800a604:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	2200      	movs	r2, #0
 800a60a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	2200      	movs	r2, #0
 800a610:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	689b      	ldr	r3, [r3, #8]
 800a616:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a61a:	d107      	bne.n	800a62c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	681a      	ldr	r2, [r3, #0]
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a62a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a636:	2b40      	cmp	r3, #64	; 0x40
 800a638:	d007      	beq.n	800a64a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	681a      	ldr	r2, [r3, #0]
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a648:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	68db      	ldr	r3, [r3, #12]
 800a64e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a652:	d14b      	bne.n	800a6ec <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	685b      	ldr	r3, [r3, #4]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d002      	beq.n	800a662 <HAL_SPI_Transmit+0xe6>
 800a65c:	8afb      	ldrh	r3, [r7, #22]
 800a65e:	2b01      	cmp	r3, #1
 800a660:	d13e      	bne.n	800a6e0 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a666:	881a      	ldrh	r2, [r3, #0]
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a672:	1c9a      	adds	r2, r3, #2
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a67c:	b29b      	uxth	r3, r3
 800a67e:	3b01      	subs	r3, #1
 800a680:	b29a      	uxth	r2, r3
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a686:	e02b      	b.n	800a6e0 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	689b      	ldr	r3, [r3, #8]
 800a68e:	f003 0302 	and.w	r3, r3, #2
 800a692:	2b02      	cmp	r3, #2
 800a694:	d112      	bne.n	800a6bc <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a69a:	881a      	ldrh	r2, [r3, #0]
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6a6:	1c9a      	adds	r2, r3, #2
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a6b0:	b29b      	uxth	r3, r3
 800a6b2:	3b01      	subs	r3, #1
 800a6b4:	b29a      	uxth	r2, r3
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	86da      	strh	r2, [r3, #54]	; 0x36
 800a6ba:	e011      	b.n	800a6e0 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a6bc:	f7fa fe22 	bl	8005304 <HAL_GetTick>
 800a6c0:	4602      	mov	r2, r0
 800a6c2:	69bb      	ldr	r3, [r7, #24]
 800a6c4:	1ad3      	subs	r3, r2, r3
 800a6c6:	683a      	ldr	r2, [r7, #0]
 800a6c8:	429a      	cmp	r2, r3
 800a6ca:	d803      	bhi.n	800a6d4 <HAL_SPI_Transmit+0x158>
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6d2:	d102      	bne.n	800a6da <HAL_SPI_Transmit+0x15e>
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d102      	bne.n	800a6e0 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800a6da:	2303      	movs	r3, #3
 800a6dc:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a6de:	e074      	b.n	800a7ca <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a6e4:	b29b      	uxth	r3, r3
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d1ce      	bne.n	800a688 <HAL_SPI_Transmit+0x10c>
 800a6ea:	e04c      	b.n	800a786 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	685b      	ldr	r3, [r3, #4]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d002      	beq.n	800a6fa <HAL_SPI_Transmit+0x17e>
 800a6f4:	8afb      	ldrh	r3, [r7, #22]
 800a6f6:	2b01      	cmp	r3, #1
 800a6f8:	d140      	bne.n	800a77c <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	330c      	adds	r3, #12
 800a704:	7812      	ldrb	r2, [r2, #0]
 800a706:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a70c:	1c5a      	adds	r2, r3, #1
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a716:	b29b      	uxth	r3, r3
 800a718:	3b01      	subs	r3, #1
 800a71a:	b29a      	uxth	r2, r3
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a720:	e02c      	b.n	800a77c <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	689b      	ldr	r3, [r3, #8]
 800a728:	f003 0302 	and.w	r3, r3, #2
 800a72c:	2b02      	cmp	r3, #2
 800a72e:	d113      	bne.n	800a758 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	330c      	adds	r3, #12
 800a73a:	7812      	ldrb	r2, [r2, #0]
 800a73c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a742:	1c5a      	adds	r2, r3, #1
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a74c:	b29b      	uxth	r3, r3
 800a74e:	3b01      	subs	r3, #1
 800a750:	b29a      	uxth	r2, r3
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	86da      	strh	r2, [r3, #54]	; 0x36
 800a756:	e011      	b.n	800a77c <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a758:	f7fa fdd4 	bl	8005304 <HAL_GetTick>
 800a75c:	4602      	mov	r2, r0
 800a75e:	69bb      	ldr	r3, [r7, #24]
 800a760:	1ad3      	subs	r3, r2, r3
 800a762:	683a      	ldr	r2, [r7, #0]
 800a764:	429a      	cmp	r2, r3
 800a766:	d803      	bhi.n	800a770 <HAL_SPI_Transmit+0x1f4>
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a76e:	d102      	bne.n	800a776 <HAL_SPI_Transmit+0x1fa>
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d102      	bne.n	800a77c <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800a776:	2303      	movs	r3, #3
 800a778:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a77a:	e026      	b.n	800a7ca <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a780:	b29b      	uxth	r3, r3
 800a782:	2b00      	cmp	r3, #0
 800a784:	d1cd      	bne.n	800a722 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a786:	69ba      	ldr	r2, [r7, #24]
 800a788:	6839      	ldr	r1, [r7, #0]
 800a78a:	68f8      	ldr	r0, [r7, #12]
 800a78c:	f000 fa44 	bl	800ac18 <SPI_EndRxTxTransaction>
 800a790:	4603      	mov	r3, r0
 800a792:	2b00      	cmp	r3, #0
 800a794:	d002      	beq.n	800a79c <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	2220      	movs	r2, #32
 800a79a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	689b      	ldr	r3, [r3, #8]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d10a      	bne.n	800a7ba <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	613b      	str	r3, [r7, #16]
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	68db      	ldr	r3, [r3, #12]
 800a7ae:	613b      	str	r3, [r7, #16]
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	689b      	ldr	r3, [r3, #8]
 800a7b6:	613b      	str	r3, [r7, #16]
 800a7b8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d002      	beq.n	800a7c8 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800a7c2:	2301      	movs	r3, #1
 800a7c4:	77fb      	strb	r3, [r7, #31]
 800a7c6:	e000      	b.n	800a7ca <HAL_SPI_Transmit+0x24e>
  }

error:
 800a7c8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	2201      	movs	r2, #1
 800a7ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a7da:	7ffb      	ldrb	r3, [r7, #31]
}
 800a7dc:	4618      	mov	r0, r3
 800a7de:	3720      	adds	r7, #32
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	bd80      	pop	{r7, pc}

0800a7e4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800a7e4:	b580      	push	{r7, lr}
 800a7e6:	b08c      	sub	sp, #48	; 0x30
 800a7e8:	af00      	add	r7, sp, #0
 800a7ea:	60f8      	str	r0, [r7, #12]
 800a7ec:	60b9      	str	r1, [r7, #8]
 800a7ee:	607a      	str	r2, [r7, #4]
 800a7f0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a7f2:	2301      	movs	r3, #1
 800a7f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a802:	2b01      	cmp	r3, #1
 800a804:	d101      	bne.n	800a80a <HAL_SPI_TransmitReceive+0x26>
 800a806:	2302      	movs	r3, #2
 800a808:	e18a      	b.n	800ab20 <HAL_SPI_TransmitReceive+0x33c>
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	2201      	movs	r2, #1
 800a80e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a812:	f7fa fd77 	bl	8005304 <HAL_GetTick>
 800a816:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a81e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	685b      	ldr	r3, [r3, #4]
 800a826:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800a828:	887b      	ldrh	r3, [r7, #2]
 800a82a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a82c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a830:	2b01      	cmp	r3, #1
 800a832:	d00f      	beq.n	800a854 <HAL_SPI_TransmitReceive+0x70>
 800a834:	69fb      	ldr	r3, [r7, #28]
 800a836:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a83a:	d107      	bne.n	800a84c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	689b      	ldr	r3, [r3, #8]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d103      	bne.n	800a84c <HAL_SPI_TransmitReceive+0x68>
 800a844:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a848:	2b04      	cmp	r3, #4
 800a84a:	d003      	beq.n	800a854 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800a84c:	2302      	movs	r3, #2
 800a84e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a852:	e15b      	b.n	800ab0c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a854:	68bb      	ldr	r3, [r7, #8]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d005      	beq.n	800a866 <HAL_SPI_TransmitReceive+0x82>
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d002      	beq.n	800a866 <HAL_SPI_TransmitReceive+0x82>
 800a860:	887b      	ldrh	r3, [r7, #2]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d103      	bne.n	800a86e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800a866:	2301      	movs	r3, #1
 800a868:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a86c:	e14e      	b.n	800ab0c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a874:	b2db      	uxtb	r3, r3
 800a876:	2b04      	cmp	r3, #4
 800a878:	d003      	beq.n	800a882 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	2205      	movs	r2, #5
 800a87e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	2200      	movs	r2, #0
 800a886:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	687a      	ldr	r2, [r7, #4]
 800a88c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	887a      	ldrh	r2, [r7, #2]
 800a892:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	887a      	ldrh	r2, [r7, #2]
 800a898:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	68ba      	ldr	r2, [r7, #8]
 800a89e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	887a      	ldrh	r2, [r7, #2]
 800a8a4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	887a      	ldrh	r2, [r7, #2]
 800a8aa:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8c2:	2b40      	cmp	r3, #64	; 0x40
 800a8c4:	d007      	beq.n	800a8d6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	681a      	ldr	r2, [r3, #0]
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a8d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	68db      	ldr	r3, [r3, #12]
 800a8da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a8de:	d178      	bne.n	800a9d2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	685b      	ldr	r3, [r3, #4]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d002      	beq.n	800a8ee <HAL_SPI_TransmitReceive+0x10a>
 800a8e8:	8b7b      	ldrh	r3, [r7, #26]
 800a8ea:	2b01      	cmp	r3, #1
 800a8ec:	d166      	bne.n	800a9bc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8f2:	881a      	ldrh	r2, [r3, #0]
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8fe:	1c9a      	adds	r2, r3, #2
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a908:	b29b      	uxth	r3, r3
 800a90a:	3b01      	subs	r3, #1
 800a90c:	b29a      	uxth	r2, r3
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a912:	e053      	b.n	800a9bc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	689b      	ldr	r3, [r3, #8]
 800a91a:	f003 0302 	and.w	r3, r3, #2
 800a91e:	2b02      	cmp	r3, #2
 800a920:	d11b      	bne.n	800a95a <HAL_SPI_TransmitReceive+0x176>
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a926:	b29b      	uxth	r3, r3
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d016      	beq.n	800a95a <HAL_SPI_TransmitReceive+0x176>
 800a92c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a92e:	2b01      	cmp	r3, #1
 800a930:	d113      	bne.n	800a95a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a936:	881a      	ldrh	r2, [r3, #0]
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a942:	1c9a      	adds	r2, r3, #2
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a94c:	b29b      	uxth	r3, r3
 800a94e:	3b01      	subs	r3, #1
 800a950:	b29a      	uxth	r2, r3
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a956:	2300      	movs	r3, #0
 800a958:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	689b      	ldr	r3, [r3, #8]
 800a960:	f003 0301 	and.w	r3, r3, #1
 800a964:	2b01      	cmp	r3, #1
 800a966:	d119      	bne.n	800a99c <HAL_SPI_TransmitReceive+0x1b8>
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a96c:	b29b      	uxth	r3, r3
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d014      	beq.n	800a99c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	68da      	ldr	r2, [r3, #12]
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a97c:	b292      	uxth	r2, r2
 800a97e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a984:	1c9a      	adds	r2, r3, #2
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a98e:	b29b      	uxth	r3, r3
 800a990:	3b01      	subs	r3, #1
 800a992:	b29a      	uxth	r2, r3
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a998:	2301      	movs	r3, #1
 800a99a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a99c:	f7fa fcb2 	bl	8005304 <HAL_GetTick>
 800a9a0:	4602      	mov	r2, r0
 800a9a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9a4:	1ad3      	subs	r3, r2, r3
 800a9a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a9a8:	429a      	cmp	r2, r3
 800a9aa:	d807      	bhi.n	800a9bc <HAL_SPI_TransmitReceive+0x1d8>
 800a9ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9b2:	d003      	beq.n	800a9bc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800a9b4:	2303      	movs	r3, #3
 800a9b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a9ba:	e0a7      	b.n	800ab0c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a9c0:	b29b      	uxth	r3, r3
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d1a6      	bne.n	800a914 <HAL_SPI_TransmitReceive+0x130>
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a9ca:	b29b      	uxth	r3, r3
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d1a1      	bne.n	800a914 <HAL_SPI_TransmitReceive+0x130>
 800a9d0:	e07c      	b.n	800aacc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	685b      	ldr	r3, [r3, #4]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d002      	beq.n	800a9e0 <HAL_SPI_TransmitReceive+0x1fc>
 800a9da:	8b7b      	ldrh	r3, [r7, #26]
 800a9dc:	2b01      	cmp	r3, #1
 800a9de:	d16b      	bne.n	800aab8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	330c      	adds	r3, #12
 800a9ea:	7812      	ldrb	r2, [r2, #0]
 800a9ec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9f2:	1c5a      	adds	r2, r3, #1
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a9fc:	b29b      	uxth	r3, r3
 800a9fe:	3b01      	subs	r3, #1
 800aa00:	b29a      	uxth	r2, r3
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800aa06:	e057      	b.n	800aab8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	689b      	ldr	r3, [r3, #8]
 800aa0e:	f003 0302 	and.w	r3, r3, #2
 800aa12:	2b02      	cmp	r3, #2
 800aa14:	d11c      	bne.n	800aa50 <HAL_SPI_TransmitReceive+0x26c>
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aa1a:	b29b      	uxth	r3, r3
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d017      	beq.n	800aa50 <HAL_SPI_TransmitReceive+0x26c>
 800aa20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa22:	2b01      	cmp	r3, #1
 800aa24:	d114      	bne.n	800aa50 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	330c      	adds	r3, #12
 800aa30:	7812      	ldrb	r2, [r2, #0]
 800aa32:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa38:	1c5a      	adds	r2, r3, #1
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aa42:	b29b      	uxth	r3, r3
 800aa44:	3b01      	subs	r3, #1
 800aa46:	b29a      	uxth	r2, r3
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	689b      	ldr	r3, [r3, #8]
 800aa56:	f003 0301 	and.w	r3, r3, #1
 800aa5a:	2b01      	cmp	r3, #1
 800aa5c:	d119      	bne.n	800aa92 <HAL_SPI_TransmitReceive+0x2ae>
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa62:	b29b      	uxth	r3, r3
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d014      	beq.n	800aa92 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	68da      	ldr	r2, [r3, #12]
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa72:	b2d2      	uxtb	r2, r2
 800aa74:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa7a:	1c5a      	adds	r2, r3, #1
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa84:	b29b      	uxth	r3, r3
 800aa86:	3b01      	subs	r3, #1
 800aa88:	b29a      	uxth	r2, r3
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800aa8e:	2301      	movs	r3, #1
 800aa90:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800aa92:	f7fa fc37 	bl	8005304 <HAL_GetTick>
 800aa96:	4602      	mov	r2, r0
 800aa98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa9a:	1ad3      	subs	r3, r2, r3
 800aa9c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aa9e:	429a      	cmp	r2, r3
 800aaa0:	d803      	bhi.n	800aaaa <HAL_SPI_TransmitReceive+0x2c6>
 800aaa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aaa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aaa8:	d102      	bne.n	800aab0 <HAL_SPI_TransmitReceive+0x2cc>
 800aaaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d103      	bne.n	800aab8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800aab0:	2303      	movs	r3, #3
 800aab2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800aab6:	e029      	b.n	800ab0c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aabc:	b29b      	uxth	r3, r3
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d1a2      	bne.n	800aa08 <HAL_SPI_TransmitReceive+0x224>
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aac6:	b29b      	uxth	r3, r3
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d19d      	bne.n	800aa08 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800aacc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aace:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800aad0:	68f8      	ldr	r0, [r7, #12]
 800aad2:	f000 f8a1 	bl	800ac18 <SPI_EndRxTxTransaction>
 800aad6:	4603      	mov	r3, r0
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d006      	beq.n	800aaea <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800aadc:	2301      	movs	r3, #1
 800aade:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	2220      	movs	r2, #32
 800aae6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800aae8:	e010      	b.n	800ab0c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	689b      	ldr	r3, [r3, #8]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d10b      	bne.n	800ab0a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	617b      	str	r3, [r7, #20]
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	68db      	ldr	r3, [r3, #12]
 800aafc:	617b      	str	r3, [r7, #20]
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	689b      	ldr	r3, [r3, #8]
 800ab04:	617b      	str	r3, [r7, #20]
 800ab06:	697b      	ldr	r3, [r7, #20]
 800ab08:	e000      	b.n	800ab0c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800ab0a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	2201      	movs	r2, #1
 800ab10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	2200      	movs	r2, #0
 800ab18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ab1c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800ab20:	4618      	mov	r0, r3
 800ab22:	3730      	adds	r7, #48	; 0x30
 800ab24:	46bd      	mov	sp, r7
 800ab26:	bd80      	pop	{r7, pc}

0800ab28 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800ab28:	b480      	push	{r7}
 800ab2a:	b083      	sub	sp, #12
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ab36:	b2db      	uxtb	r3, r3
}
 800ab38:	4618      	mov	r0, r3
 800ab3a:	370c      	adds	r7, #12
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab42:	4770      	bx	lr

0800ab44 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b084      	sub	sp, #16
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	60f8      	str	r0, [r7, #12]
 800ab4c:	60b9      	str	r1, [r7, #8]
 800ab4e:	603b      	str	r3, [r7, #0]
 800ab50:	4613      	mov	r3, r2
 800ab52:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ab54:	e04c      	b.n	800abf0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ab56:	683b      	ldr	r3, [r7, #0]
 800ab58:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab5c:	d048      	beq.n	800abf0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800ab5e:	f7fa fbd1 	bl	8005304 <HAL_GetTick>
 800ab62:	4602      	mov	r2, r0
 800ab64:	69bb      	ldr	r3, [r7, #24]
 800ab66:	1ad3      	subs	r3, r2, r3
 800ab68:	683a      	ldr	r2, [r7, #0]
 800ab6a:	429a      	cmp	r2, r3
 800ab6c:	d902      	bls.n	800ab74 <SPI_WaitFlagStateUntilTimeout+0x30>
 800ab6e:	683b      	ldr	r3, [r7, #0]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d13d      	bne.n	800abf0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	685a      	ldr	r2, [r3, #4]
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ab82:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	685b      	ldr	r3, [r3, #4]
 800ab88:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ab8c:	d111      	bne.n	800abb2 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	689b      	ldr	r3, [r3, #8]
 800ab92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ab96:	d004      	beq.n	800aba2 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	689b      	ldr	r3, [r3, #8]
 800ab9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aba0:	d107      	bne.n	800abb2 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	681a      	ldr	r2, [r3, #0]
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800abb0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abb6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800abba:	d10f      	bne.n	800abdc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	681a      	ldr	r2, [r3, #0]
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800abca:	601a      	str	r2, [r3, #0]
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	681a      	ldr	r2, [r3, #0]
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800abda:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	2201      	movs	r2, #1
 800abe0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	2200      	movs	r2, #0
 800abe8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800abec:	2303      	movs	r3, #3
 800abee:	e00f      	b.n	800ac10 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	689a      	ldr	r2, [r3, #8]
 800abf6:	68bb      	ldr	r3, [r7, #8]
 800abf8:	4013      	ands	r3, r2
 800abfa:	68ba      	ldr	r2, [r7, #8]
 800abfc:	429a      	cmp	r2, r3
 800abfe:	bf0c      	ite	eq
 800ac00:	2301      	moveq	r3, #1
 800ac02:	2300      	movne	r3, #0
 800ac04:	b2db      	uxtb	r3, r3
 800ac06:	461a      	mov	r2, r3
 800ac08:	79fb      	ldrb	r3, [r7, #7]
 800ac0a:	429a      	cmp	r2, r3
 800ac0c:	d1a3      	bne.n	800ab56 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800ac0e:	2300      	movs	r3, #0
}
 800ac10:	4618      	mov	r0, r3
 800ac12:	3710      	adds	r7, #16
 800ac14:	46bd      	mov	sp, r7
 800ac16:	bd80      	pop	{r7, pc}

0800ac18 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b088      	sub	sp, #32
 800ac1c:	af02      	add	r7, sp, #8
 800ac1e:	60f8      	str	r0, [r7, #12]
 800ac20:	60b9      	str	r1, [r7, #8]
 800ac22:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ac24:	4b1b      	ldr	r3, [pc, #108]	; (800ac94 <SPI_EndRxTxTransaction+0x7c>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	4a1b      	ldr	r2, [pc, #108]	; (800ac98 <SPI_EndRxTxTransaction+0x80>)
 800ac2a:	fba2 2303 	umull	r2, r3, r2, r3
 800ac2e:	0d5b      	lsrs	r3, r3, #21
 800ac30:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ac34:	fb02 f303 	mul.w	r3, r2, r3
 800ac38:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	685b      	ldr	r3, [r3, #4]
 800ac3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ac42:	d112      	bne.n	800ac6a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	9300      	str	r3, [sp, #0]
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	2180      	movs	r1, #128	; 0x80
 800ac4e:	68f8      	ldr	r0, [r7, #12]
 800ac50:	f7ff ff78 	bl	800ab44 <SPI_WaitFlagStateUntilTimeout>
 800ac54:	4603      	mov	r3, r0
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d016      	beq.n	800ac88 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac5e:	f043 0220 	orr.w	r2, r3, #32
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ac66:	2303      	movs	r3, #3
 800ac68:	e00f      	b.n	800ac8a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800ac6a:	697b      	ldr	r3, [r7, #20]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d00a      	beq.n	800ac86 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800ac70:	697b      	ldr	r3, [r7, #20]
 800ac72:	3b01      	subs	r3, #1
 800ac74:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	689b      	ldr	r3, [r3, #8]
 800ac7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac80:	2b80      	cmp	r3, #128	; 0x80
 800ac82:	d0f2      	beq.n	800ac6a <SPI_EndRxTxTransaction+0x52>
 800ac84:	e000      	b.n	800ac88 <SPI_EndRxTxTransaction+0x70>
        break;
 800ac86:	bf00      	nop
  }

  return HAL_OK;
 800ac88:	2300      	movs	r3, #0
}
 800ac8a:	4618      	mov	r0, r3
 800ac8c:	3718      	adds	r7, #24
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	bd80      	pop	{r7, pc}
 800ac92:	bf00      	nop
 800ac94:	20000064 	.word	0x20000064
 800ac98:	165e9f81 	.word	0x165e9f81

0800ac9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ac9c:	b580      	push	{r7, lr}
 800ac9e:	b082      	sub	sp, #8
 800aca0:	af00      	add	r7, sp, #0
 800aca2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d101      	bne.n	800acae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800acaa:	2301      	movs	r3, #1
 800acac:	e01d      	b.n	800acea <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800acb4:	b2db      	uxtb	r3, r3
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d106      	bne.n	800acc8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	2200      	movs	r2, #0
 800acbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800acc2:	6878      	ldr	r0, [r7, #4]
 800acc4:	f7fa f88c 	bl	8004de0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	2202      	movs	r2, #2
 800accc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	681a      	ldr	r2, [r3, #0]
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	3304      	adds	r3, #4
 800acd8:	4619      	mov	r1, r3
 800acda:	4610      	mov	r0, r2
 800acdc:	f000 fa40 	bl	800b160 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	2201      	movs	r2, #1
 800ace4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ace8:	2300      	movs	r3, #0
}
 800acea:	4618      	mov	r0, r3
 800acec:	3708      	adds	r7, #8
 800acee:	46bd      	mov	sp, r7
 800acf0:	bd80      	pop	{r7, pc}

0800acf2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800acf2:	b480      	push	{r7}
 800acf4:	b085      	sub	sp, #20
 800acf6:	af00      	add	r7, sp, #0
 800acf8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	68da      	ldr	r2, [r3, #12]
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	f042 0201 	orr.w	r2, r2, #1
 800ad08:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	689b      	ldr	r3, [r3, #8]
 800ad10:	f003 0307 	and.w	r3, r3, #7
 800ad14:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	2b06      	cmp	r3, #6
 800ad1a:	d007      	beq.n	800ad2c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	681a      	ldr	r2, [r3, #0]
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	f042 0201 	orr.w	r2, r2, #1
 800ad2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ad2c:	2300      	movs	r3, #0
}
 800ad2e:	4618      	mov	r0, r3
 800ad30:	3714      	adds	r7, #20
 800ad32:	46bd      	mov	sp, r7
 800ad34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad38:	4770      	bx	lr

0800ad3a <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800ad3a:	b480      	push	{r7}
 800ad3c:	b083      	sub	sp, #12
 800ad3e:	af00      	add	r7, sp, #0
 800ad40:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	68da      	ldr	r2, [r3, #12]
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	f022 0201 	bic.w	r2, r2, #1
 800ad50:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	6a1a      	ldr	r2, [r3, #32]
 800ad58:	f241 1311 	movw	r3, #4369	; 0x1111
 800ad5c:	4013      	ands	r3, r2
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d10f      	bne.n	800ad82 <HAL_TIM_Base_Stop_IT+0x48>
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	6a1a      	ldr	r2, [r3, #32]
 800ad68:	f240 4344 	movw	r3, #1092	; 0x444
 800ad6c:	4013      	ands	r3, r2
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d107      	bne.n	800ad82 <HAL_TIM_Base_Stop_IT+0x48>
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	681a      	ldr	r2, [r3, #0]
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	f022 0201 	bic.w	r2, r2, #1
 800ad80:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ad82:	2300      	movs	r3, #0
}
 800ad84:	4618      	mov	r0, r3
 800ad86:	370c      	adds	r7, #12
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad8e:	4770      	bx	lr

0800ad90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	b082      	sub	sp, #8
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	691b      	ldr	r3, [r3, #16]
 800ad9e:	f003 0302 	and.w	r3, r3, #2
 800ada2:	2b02      	cmp	r3, #2
 800ada4:	d122      	bne.n	800adec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	68db      	ldr	r3, [r3, #12]
 800adac:	f003 0302 	and.w	r3, r3, #2
 800adb0:	2b02      	cmp	r3, #2
 800adb2:	d11b      	bne.n	800adec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	f06f 0202 	mvn.w	r2, #2
 800adbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	2201      	movs	r2, #1
 800adc2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	699b      	ldr	r3, [r3, #24]
 800adca:	f003 0303 	and.w	r3, r3, #3
 800adce:	2b00      	cmp	r3, #0
 800add0:	d003      	beq.n	800adda <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800add2:	6878      	ldr	r0, [r7, #4]
 800add4:	f000 f9a5 	bl	800b122 <HAL_TIM_IC_CaptureCallback>
 800add8:	e005      	b.n	800ade6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800adda:	6878      	ldr	r0, [r7, #4]
 800addc:	f000 f997 	bl	800b10e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ade0:	6878      	ldr	r0, [r7, #4]
 800ade2:	f000 f9a8 	bl	800b136 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	2200      	movs	r2, #0
 800adea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	691b      	ldr	r3, [r3, #16]
 800adf2:	f003 0304 	and.w	r3, r3, #4
 800adf6:	2b04      	cmp	r3, #4
 800adf8:	d122      	bne.n	800ae40 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	68db      	ldr	r3, [r3, #12]
 800ae00:	f003 0304 	and.w	r3, r3, #4
 800ae04:	2b04      	cmp	r3, #4
 800ae06:	d11b      	bne.n	800ae40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	f06f 0204 	mvn.w	r2, #4
 800ae10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	2202      	movs	r2, #2
 800ae16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	699b      	ldr	r3, [r3, #24]
 800ae1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d003      	beq.n	800ae2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae26:	6878      	ldr	r0, [r7, #4]
 800ae28:	f000 f97b 	bl	800b122 <HAL_TIM_IC_CaptureCallback>
 800ae2c:	e005      	b.n	800ae3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae2e:	6878      	ldr	r0, [r7, #4]
 800ae30:	f000 f96d 	bl	800b10e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae34:	6878      	ldr	r0, [r7, #4]
 800ae36:	f000 f97e 	bl	800b136 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	691b      	ldr	r3, [r3, #16]
 800ae46:	f003 0308 	and.w	r3, r3, #8
 800ae4a:	2b08      	cmp	r3, #8
 800ae4c:	d122      	bne.n	800ae94 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	68db      	ldr	r3, [r3, #12]
 800ae54:	f003 0308 	and.w	r3, r3, #8
 800ae58:	2b08      	cmp	r3, #8
 800ae5a:	d11b      	bne.n	800ae94 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	f06f 0208 	mvn.w	r2, #8
 800ae64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	2204      	movs	r2, #4
 800ae6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	69db      	ldr	r3, [r3, #28]
 800ae72:	f003 0303 	and.w	r3, r3, #3
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d003      	beq.n	800ae82 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	f000 f951 	bl	800b122 <HAL_TIM_IC_CaptureCallback>
 800ae80:	e005      	b.n	800ae8e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae82:	6878      	ldr	r0, [r7, #4]
 800ae84:	f000 f943 	bl	800b10e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae88:	6878      	ldr	r0, [r7, #4]
 800ae8a:	f000 f954 	bl	800b136 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	2200      	movs	r2, #0
 800ae92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	691b      	ldr	r3, [r3, #16]
 800ae9a:	f003 0310 	and.w	r3, r3, #16
 800ae9e:	2b10      	cmp	r3, #16
 800aea0:	d122      	bne.n	800aee8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	68db      	ldr	r3, [r3, #12]
 800aea8:	f003 0310 	and.w	r3, r3, #16
 800aeac:	2b10      	cmp	r3, #16
 800aeae:	d11b      	bne.n	800aee8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	f06f 0210 	mvn.w	r2, #16
 800aeb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	2208      	movs	r2, #8
 800aebe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	69db      	ldr	r3, [r3, #28]
 800aec6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d003      	beq.n	800aed6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aece:	6878      	ldr	r0, [r7, #4]
 800aed0:	f000 f927 	bl	800b122 <HAL_TIM_IC_CaptureCallback>
 800aed4:	e005      	b.n	800aee2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aed6:	6878      	ldr	r0, [r7, #4]
 800aed8:	f000 f919 	bl	800b10e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aedc:	6878      	ldr	r0, [r7, #4]
 800aede:	f000 f92a 	bl	800b136 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	2200      	movs	r2, #0
 800aee6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	691b      	ldr	r3, [r3, #16]
 800aeee:	f003 0301 	and.w	r3, r3, #1
 800aef2:	2b01      	cmp	r3, #1
 800aef4:	d10e      	bne.n	800af14 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	68db      	ldr	r3, [r3, #12]
 800aefc:	f003 0301 	and.w	r3, r3, #1
 800af00:	2b01      	cmp	r3, #1
 800af02:	d107      	bne.n	800af14 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	f06f 0201 	mvn.w	r2, #1
 800af0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800af0e:	6878      	ldr	r0, [r7, #4]
 800af10:	f7f8 ffbc 	bl	8003e8c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	691b      	ldr	r3, [r3, #16]
 800af1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800af1e:	2b80      	cmp	r3, #128	; 0x80
 800af20:	d10e      	bne.n	800af40 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	68db      	ldr	r3, [r3, #12]
 800af28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800af2c:	2b80      	cmp	r3, #128	; 0x80
 800af2e:	d107      	bne.n	800af40 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800af38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800af3a:	6878      	ldr	r0, [r7, #4]
 800af3c:	f000 fad0 	bl	800b4e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	691b      	ldr	r3, [r3, #16]
 800af46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af4a:	2b40      	cmp	r3, #64	; 0x40
 800af4c:	d10e      	bne.n	800af6c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	68db      	ldr	r3, [r3, #12]
 800af54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af58:	2b40      	cmp	r3, #64	; 0x40
 800af5a:	d107      	bne.n	800af6c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800af64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800af66:	6878      	ldr	r0, [r7, #4]
 800af68:	f000 f8ef 	bl	800b14a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	691b      	ldr	r3, [r3, #16]
 800af72:	f003 0320 	and.w	r3, r3, #32
 800af76:	2b20      	cmp	r3, #32
 800af78:	d10e      	bne.n	800af98 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	68db      	ldr	r3, [r3, #12]
 800af80:	f003 0320 	and.w	r3, r3, #32
 800af84:	2b20      	cmp	r3, #32
 800af86:	d107      	bne.n	800af98 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	f06f 0220 	mvn.w	r2, #32
 800af90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800af92:	6878      	ldr	r0, [r7, #4]
 800af94:	f000 fa9a 	bl	800b4cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800af98:	bf00      	nop
 800af9a:	3708      	adds	r7, #8
 800af9c:	46bd      	mov	sp, r7
 800af9e:	bd80      	pop	{r7, pc}

0800afa0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b084      	sub	sp, #16
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
 800afa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800afb0:	2b01      	cmp	r3, #1
 800afb2:	d101      	bne.n	800afb8 <HAL_TIM_ConfigClockSource+0x18>
 800afb4:	2302      	movs	r3, #2
 800afb6:	e0a6      	b.n	800b106 <HAL_TIM_ConfigClockSource+0x166>
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	2201      	movs	r2, #1
 800afbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	2202      	movs	r2, #2
 800afc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	689b      	ldr	r3, [r3, #8]
 800afce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800afd6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800afde:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	68fa      	ldr	r2, [r7, #12]
 800afe6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800afe8:	683b      	ldr	r3, [r7, #0]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	2b40      	cmp	r3, #64	; 0x40
 800afee:	d067      	beq.n	800b0c0 <HAL_TIM_ConfigClockSource+0x120>
 800aff0:	2b40      	cmp	r3, #64	; 0x40
 800aff2:	d80b      	bhi.n	800b00c <HAL_TIM_ConfigClockSource+0x6c>
 800aff4:	2b10      	cmp	r3, #16
 800aff6:	d073      	beq.n	800b0e0 <HAL_TIM_ConfigClockSource+0x140>
 800aff8:	2b10      	cmp	r3, #16
 800affa:	d802      	bhi.n	800b002 <HAL_TIM_ConfigClockSource+0x62>
 800affc:	2b00      	cmp	r3, #0
 800affe:	d06f      	beq.n	800b0e0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800b000:	e078      	b.n	800b0f4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800b002:	2b20      	cmp	r3, #32
 800b004:	d06c      	beq.n	800b0e0 <HAL_TIM_ConfigClockSource+0x140>
 800b006:	2b30      	cmp	r3, #48	; 0x30
 800b008:	d06a      	beq.n	800b0e0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800b00a:	e073      	b.n	800b0f4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800b00c:	2b70      	cmp	r3, #112	; 0x70
 800b00e:	d00d      	beq.n	800b02c <HAL_TIM_ConfigClockSource+0x8c>
 800b010:	2b70      	cmp	r3, #112	; 0x70
 800b012:	d804      	bhi.n	800b01e <HAL_TIM_ConfigClockSource+0x7e>
 800b014:	2b50      	cmp	r3, #80	; 0x50
 800b016:	d033      	beq.n	800b080 <HAL_TIM_ConfigClockSource+0xe0>
 800b018:	2b60      	cmp	r3, #96	; 0x60
 800b01a:	d041      	beq.n	800b0a0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800b01c:	e06a      	b.n	800b0f4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800b01e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b022:	d066      	beq.n	800b0f2 <HAL_TIM_ConfigClockSource+0x152>
 800b024:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b028:	d017      	beq.n	800b05a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800b02a:	e063      	b.n	800b0f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	6818      	ldr	r0, [r3, #0]
 800b030:	683b      	ldr	r3, [r7, #0]
 800b032:	6899      	ldr	r1, [r3, #8]
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	685a      	ldr	r2, [r3, #4]
 800b038:	683b      	ldr	r3, [r7, #0]
 800b03a:	68db      	ldr	r3, [r3, #12]
 800b03c:	f000 f9aa 	bl	800b394 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	689b      	ldr	r3, [r3, #8]
 800b046:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b04e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	68fa      	ldr	r2, [r7, #12]
 800b056:	609a      	str	r2, [r3, #8]
      break;
 800b058:	e04c      	b.n	800b0f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	6818      	ldr	r0, [r3, #0]
 800b05e:	683b      	ldr	r3, [r7, #0]
 800b060:	6899      	ldr	r1, [r3, #8]
 800b062:	683b      	ldr	r3, [r7, #0]
 800b064:	685a      	ldr	r2, [r3, #4]
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	68db      	ldr	r3, [r3, #12]
 800b06a:	f000 f993 	bl	800b394 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	689a      	ldr	r2, [r3, #8]
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b07c:	609a      	str	r2, [r3, #8]
      break;
 800b07e:	e039      	b.n	800b0f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	6818      	ldr	r0, [r3, #0]
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	6859      	ldr	r1, [r3, #4]
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	68db      	ldr	r3, [r3, #12]
 800b08c:	461a      	mov	r2, r3
 800b08e:	f000 f907 	bl	800b2a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	2150      	movs	r1, #80	; 0x50
 800b098:	4618      	mov	r0, r3
 800b09a:	f000 f960 	bl	800b35e <TIM_ITRx_SetConfig>
      break;
 800b09e:	e029      	b.n	800b0f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	6818      	ldr	r0, [r3, #0]
 800b0a4:	683b      	ldr	r3, [r7, #0]
 800b0a6:	6859      	ldr	r1, [r3, #4]
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	68db      	ldr	r3, [r3, #12]
 800b0ac:	461a      	mov	r2, r3
 800b0ae:	f000 f926 	bl	800b2fe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	2160      	movs	r1, #96	; 0x60
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	f000 f950 	bl	800b35e <TIM_ITRx_SetConfig>
      break;
 800b0be:	e019      	b.n	800b0f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	6818      	ldr	r0, [r3, #0]
 800b0c4:	683b      	ldr	r3, [r7, #0]
 800b0c6:	6859      	ldr	r1, [r3, #4]
 800b0c8:	683b      	ldr	r3, [r7, #0]
 800b0ca:	68db      	ldr	r3, [r3, #12]
 800b0cc:	461a      	mov	r2, r3
 800b0ce:	f000 f8e7 	bl	800b2a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	2140      	movs	r1, #64	; 0x40
 800b0d8:	4618      	mov	r0, r3
 800b0da:	f000 f940 	bl	800b35e <TIM_ITRx_SetConfig>
      break;
 800b0de:	e009      	b.n	800b0f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681a      	ldr	r2, [r3, #0]
 800b0e4:	683b      	ldr	r3, [r7, #0]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	4619      	mov	r1, r3
 800b0ea:	4610      	mov	r0, r2
 800b0ec:	f000 f937 	bl	800b35e <TIM_ITRx_SetConfig>
      break;
 800b0f0:	e000      	b.n	800b0f4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800b0f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	2201      	movs	r2, #1
 800b0f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	2200      	movs	r2, #0
 800b100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b104:	2300      	movs	r3, #0
}
 800b106:	4618      	mov	r0, r3
 800b108:	3710      	adds	r7, #16
 800b10a:	46bd      	mov	sp, r7
 800b10c:	bd80      	pop	{r7, pc}

0800b10e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b10e:	b480      	push	{r7}
 800b110:	b083      	sub	sp, #12
 800b112:	af00      	add	r7, sp, #0
 800b114:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b116:	bf00      	nop
 800b118:	370c      	adds	r7, #12
 800b11a:	46bd      	mov	sp, r7
 800b11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b120:	4770      	bx	lr

0800b122 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b122:	b480      	push	{r7}
 800b124:	b083      	sub	sp, #12
 800b126:	af00      	add	r7, sp, #0
 800b128:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b12a:	bf00      	nop
 800b12c:	370c      	adds	r7, #12
 800b12e:	46bd      	mov	sp, r7
 800b130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b134:	4770      	bx	lr

0800b136 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b136:	b480      	push	{r7}
 800b138:	b083      	sub	sp, #12
 800b13a:	af00      	add	r7, sp, #0
 800b13c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b13e:	bf00      	nop
 800b140:	370c      	adds	r7, #12
 800b142:	46bd      	mov	sp, r7
 800b144:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b148:	4770      	bx	lr

0800b14a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b14a:	b480      	push	{r7}
 800b14c:	b083      	sub	sp, #12
 800b14e:	af00      	add	r7, sp, #0
 800b150:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b152:	bf00      	nop
 800b154:	370c      	adds	r7, #12
 800b156:	46bd      	mov	sp, r7
 800b158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15c:	4770      	bx	lr
	...

0800b160 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b160:	b480      	push	{r7}
 800b162:	b085      	sub	sp, #20
 800b164:	af00      	add	r7, sp, #0
 800b166:	6078      	str	r0, [r7, #4]
 800b168:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	4a40      	ldr	r2, [pc, #256]	; (800b274 <TIM_Base_SetConfig+0x114>)
 800b174:	4293      	cmp	r3, r2
 800b176:	d013      	beq.n	800b1a0 <TIM_Base_SetConfig+0x40>
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b17e:	d00f      	beq.n	800b1a0 <TIM_Base_SetConfig+0x40>
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	4a3d      	ldr	r2, [pc, #244]	; (800b278 <TIM_Base_SetConfig+0x118>)
 800b184:	4293      	cmp	r3, r2
 800b186:	d00b      	beq.n	800b1a0 <TIM_Base_SetConfig+0x40>
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	4a3c      	ldr	r2, [pc, #240]	; (800b27c <TIM_Base_SetConfig+0x11c>)
 800b18c:	4293      	cmp	r3, r2
 800b18e:	d007      	beq.n	800b1a0 <TIM_Base_SetConfig+0x40>
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	4a3b      	ldr	r2, [pc, #236]	; (800b280 <TIM_Base_SetConfig+0x120>)
 800b194:	4293      	cmp	r3, r2
 800b196:	d003      	beq.n	800b1a0 <TIM_Base_SetConfig+0x40>
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	4a3a      	ldr	r2, [pc, #232]	; (800b284 <TIM_Base_SetConfig+0x124>)
 800b19c:	4293      	cmp	r3, r2
 800b19e:	d108      	bne.n	800b1b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b1a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b1a8:	683b      	ldr	r3, [r7, #0]
 800b1aa:	685b      	ldr	r3, [r3, #4]
 800b1ac:	68fa      	ldr	r2, [r7, #12]
 800b1ae:	4313      	orrs	r3, r2
 800b1b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	4a2f      	ldr	r2, [pc, #188]	; (800b274 <TIM_Base_SetConfig+0x114>)
 800b1b6:	4293      	cmp	r3, r2
 800b1b8:	d02b      	beq.n	800b212 <TIM_Base_SetConfig+0xb2>
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b1c0:	d027      	beq.n	800b212 <TIM_Base_SetConfig+0xb2>
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	4a2c      	ldr	r2, [pc, #176]	; (800b278 <TIM_Base_SetConfig+0x118>)
 800b1c6:	4293      	cmp	r3, r2
 800b1c8:	d023      	beq.n	800b212 <TIM_Base_SetConfig+0xb2>
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	4a2b      	ldr	r2, [pc, #172]	; (800b27c <TIM_Base_SetConfig+0x11c>)
 800b1ce:	4293      	cmp	r3, r2
 800b1d0:	d01f      	beq.n	800b212 <TIM_Base_SetConfig+0xb2>
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	4a2a      	ldr	r2, [pc, #168]	; (800b280 <TIM_Base_SetConfig+0x120>)
 800b1d6:	4293      	cmp	r3, r2
 800b1d8:	d01b      	beq.n	800b212 <TIM_Base_SetConfig+0xb2>
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	4a29      	ldr	r2, [pc, #164]	; (800b284 <TIM_Base_SetConfig+0x124>)
 800b1de:	4293      	cmp	r3, r2
 800b1e0:	d017      	beq.n	800b212 <TIM_Base_SetConfig+0xb2>
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	4a28      	ldr	r2, [pc, #160]	; (800b288 <TIM_Base_SetConfig+0x128>)
 800b1e6:	4293      	cmp	r3, r2
 800b1e8:	d013      	beq.n	800b212 <TIM_Base_SetConfig+0xb2>
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	4a27      	ldr	r2, [pc, #156]	; (800b28c <TIM_Base_SetConfig+0x12c>)
 800b1ee:	4293      	cmp	r3, r2
 800b1f0:	d00f      	beq.n	800b212 <TIM_Base_SetConfig+0xb2>
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	4a26      	ldr	r2, [pc, #152]	; (800b290 <TIM_Base_SetConfig+0x130>)
 800b1f6:	4293      	cmp	r3, r2
 800b1f8:	d00b      	beq.n	800b212 <TIM_Base_SetConfig+0xb2>
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	4a25      	ldr	r2, [pc, #148]	; (800b294 <TIM_Base_SetConfig+0x134>)
 800b1fe:	4293      	cmp	r3, r2
 800b200:	d007      	beq.n	800b212 <TIM_Base_SetConfig+0xb2>
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	4a24      	ldr	r2, [pc, #144]	; (800b298 <TIM_Base_SetConfig+0x138>)
 800b206:	4293      	cmp	r3, r2
 800b208:	d003      	beq.n	800b212 <TIM_Base_SetConfig+0xb2>
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	4a23      	ldr	r2, [pc, #140]	; (800b29c <TIM_Base_SetConfig+0x13c>)
 800b20e:	4293      	cmp	r3, r2
 800b210:	d108      	bne.n	800b224 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b218:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b21a:	683b      	ldr	r3, [r7, #0]
 800b21c:	68db      	ldr	r3, [r3, #12]
 800b21e:	68fa      	ldr	r2, [r7, #12]
 800b220:	4313      	orrs	r3, r2
 800b222:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b22a:	683b      	ldr	r3, [r7, #0]
 800b22c:	695b      	ldr	r3, [r3, #20]
 800b22e:	4313      	orrs	r3, r2
 800b230:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	68fa      	ldr	r2, [r7, #12]
 800b236:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	689a      	ldr	r2, [r3, #8]
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b240:	683b      	ldr	r3, [r7, #0]
 800b242:	681a      	ldr	r2, [r3, #0]
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	4a0a      	ldr	r2, [pc, #40]	; (800b274 <TIM_Base_SetConfig+0x114>)
 800b24c:	4293      	cmp	r3, r2
 800b24e:	d003      	beq.n	800b258 <TIM_Base_SetConfig+0xf8>
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	4a0c      	ldr	r2, [pc, #48]	; (800b284 <TIM_Base_SetConfig+0x124>)
 800b254:	4293      	cmp	r3, r2
 800b256:	d103      	bne.n	800b260 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b258:	683b      	ldr	r3, [r7, #0]
 800b25a:	691a      	ldr	r2, [r3, #16]
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	2201      	movs	r2, #1
 800b264:	615a      	str	r2, [r3, #20]
}
 800b266:	bf00      	nop
 800b268:	3714      	adds	r7, #20
 800b26a:	46bd      	mov	sp, r7
 800b26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b270:	4770      	bx	lr
 800b272:	bf00      	nop
 800b274:	40010000 	.word	0x40010000
 800b278:	40000400 	.word	0x40000400
 800b27c:	40000800 	.word	0x40000800
 800b280:	40000c00 	.word	0x40000c00
 800b284:	40010400 	.word	0x40010400
 800b288:	40014000 	.word	0x40014000
 800b28c:	40014400 	.word	0x40014400
 800b290:	40014800 	.word	0x40014800
 800b294:	40001800 	.word	0x40001800
 800b298:	40001c00 	.word	0x40001c00
 800b29c:	40002000 	.word	0x40002000

0800b2a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b2a0:	b480      	push	{r7}
 800b2a2:	b087      	sub	sp, #28
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	60f8      	str	r0, [r7, #12]
 800b2a8:	60b9      	str	r1, [r7, #8]
 800b2aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	6a1b      	ldr	r3, [r3, #32]
 800b2b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	6a1b      	ldr	r3, [r3, #32]
 800b2b6:	f023 0201 	bic.w	r2, r3, #1
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	699b      	ldr	r3, [r3, #24]
 800b2c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b2c4:	693b      	ldr	r3, [r7, #16]
 800b2c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b2ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	011b      	lsls	r3, r3, #4
 800b2d0:	693a      	ldr	r2, [r7, #16]
 800b2d2:	4313      	orrs	r3, r2
 800b2d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b2d6:	697b      	ldr	r3, [r7, #20]
 800b2d8:	f023 030a 	bic.w	r3, r3, #10
 800b2dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b2de:	697a      	ldr	r2, [r7, #20]
 800b2e0:	68bb      	ldr	r3, [r7, #8]
 800b2e2:	4313      	orrs	r3, r2
 800b2e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	693a      	ldr	r2, [r7, #16]
 800b2ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	697a      	ldr	r2, [r7, #20]
 800b2f0:	621a      	str	r2, [r3, #32]
}
 800b2f2:	bf00      	nop
 800b2f4:	371c      	adds	r7, #28
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fc:	4770      	bx	lr

0800b2fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b2fe:	b480      	push	{r7}
 800b300:	b087      	sub	sp, #28
 800b302:	af00      	add	r7, sp, #0
 800b304:	60f8      	str	r0, [r7, #12]
 800b306:	60b9      	str	r1, [r7, #8]
 800b308:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	6a1b      	ldr	r3, [r3, #32]
 800b30e:	f023 0210 	bic.w	r2, r3, #16
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	699b      	ldr	r3, [r3, #24]
 800b31a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	6a1b      	ldr	r3, [r3, #32]
 800b320:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b322:	697b      	ldr	r3, [r7, #20]
 800b324:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b328:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	031b      	lsls	r3, r3, #12
 800b32e:	697a      	ldr	r2, [r7, #20]
 800b330:	4313      	orrs	r3, r2
 800b332:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b334:	693b      	ldr	r3, [r7, #16]
 800b336:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b33a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b33c:	68bb      	ldr	r3, [r7, #8]
 800b33e:	011b      	lsls	r3, r3, #4
 800b340:	693a      	ldr	r2, [r7, #16]
 800b342:	4313      	orrs	r3, r2
 800b344:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	697a      	ldr	r2, [r7, #20]
 800b34a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	693a      	ldr	r2, [r7, #16]
 800b350:	621a      	str	r2, [r3, #32]
}
 800b352:	bf00      	nop
 800b354:	371c      	adds	r7, #28
 800b356:	46bd      	mov	sp, r7
 800b358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35c:	4770      	bx	lr

0800b35e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b35e:	b480      	push	{r7}
 800b360:	b085      	sub	sp, #20
 800b362:	af00      	add	r7, sp, #0
 800b364:	6078      	str	r0, [r7, #4]
 800b366:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	689b      	ldr	r3, [r3, #8]
 800b36c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b374:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b376:	683a      	ldr	r2, [r7, #0]
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	4313      	orrs	r3, r2
 800b37c:	f043 0307 	orr.w	r3, r3, #7
 800b380:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	68fa      	ldr	r2, [r7, #12]
 800b386:	609a      	str	r2, [r3, #8]
}
 800b388:	bf00      	nop
 800b38a:	3714      	adds	r7, #20
 800b38c:	46bd      	mov	sp, r7
 800b38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b392:	4770      	bx	lr

0800b394 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b394:	b480      	push	{r7}
 800b396:	b087      	sub	sp, #28
 800b398:	af00      	add	r7, sp, #0
 800b39a:	60f8      	str	r0, [r7, #12]
 800b39c:	60b9      	str	r1, [r7, #8]
 800b39e:	607a      	str	r2, [r7, #4]
 800b3a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	689b      	ldr	r3, [r3, #8]
 800b3a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b3a8:	697b      	ldr	r3, [r7, #20]
 800b3aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b3ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b3b0:	683b      	ldr	r3, [r7, #0]
 800b3b2:	021a      	lsls	r2, r3, #8
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	431a      	orrs	r2, r3
 800b3b8:	68bb      	ldr	r3, [r7, #8]
 800b3ba:	4313      	orrs	r3, r2
 800b3bc:	697a      	ldr	r2, [r7, #20]
 800b3be:	4313      	orrs	r3, r2
 800b3c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	697a      	ldr	r2, [r7, #20]
 800b3c6:	609a      	str	r2, [r3, #8]
}
 800b3c8:	bf00      	nop
 800b3ca:	371c      	adds	r7, #28
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d2:	4770      	bx	lr

0800b3d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b3d4:	b480      	push	{r7}
 800b3d6:	b085      	sub	sp, #20
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
 800b3dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b3e4:	2b01      	cmp	r3, #1
 800b3e6:	d101      	bne.n	800b3ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b3e8:	2302      	movs	r3, #2
 800b3ea:	e05a      	b.n	800b4a2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	2201      	movs	r2, #1
 800b3f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	2202      	movs	r2, #2
 800b3f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	685b      	ldr	r3, [r3, #4]
 800b402:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	689b      	ldr	r3, [r3, #8]
 800b40a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b412:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b414:	683b      	ldr	r3, [r7, #0]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	68fa      	ldr	r2, [r7, #12]
 800b41a:	4313      	orrs	r3, r2
 800b41c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	68fa      	ldr	r2, [r7, #12]
 800b424:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	4a21      	ldr	r2, [pc, #132]	; (800b4b0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b42c:	4293      	cmp	r3, r2
 800b42e:	d022      	beq.n	800b476 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b438:	d01d      	beq.n	800b476 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	4a1d      	ldr	r2, [pc, #116]	; (800b4b4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b440:	4293      	cmp	r3, r2
 800b442:	d018      	beq.n	800b476 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	4a1b      	ldr	r2, [pc, #108]	; (800b4b8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b44a:	4293      	cmp	r3, r2
 800b44c:	d013      	beq.n	800b476 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	4a1a      	ldr	r2, [pc, #104]	; (800b4bc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b454:	4293      	cmp	r3, r2
 800b456:	d00e      	beq.n	800b476 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	4a18      	ldr	r2, [pc, #96]	; (800b4c0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b45e:	4293      	cmp	r3, r2
 800b460:	d009      	beq.n	800b476 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	4a17      	ldr	r2, [pc, #92]	; (800b4c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b468:	4293      	cmp	r3, r2
 800b46a:	d004      	beq.n	800b476 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	4a15      	ldr	r2, [pc, #84]	; (800b4c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b472:	4293      	cmp	r3, r2
 800b474:	d10c      	bne.n	800b490 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b476:	68bb      	ldr	r3, [r7, #8]
 800b478:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b47c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b47e:	683b      	ldr	r3, [r7, #0]
 800b480:	685b      	ldr	r3, [r3, #4]
 800b482:	68ba      	ldr	r2, [r7, #8]
 800b484:	4313      	orrs	r3, r2
 800b486:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	68ba      	ldr	r2, [r7, #8]
 800b48e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	2201      	movs	r2, #1
 800b494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	2200      	movs	r2, #0
 800b49c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b4a0:	2300      	movs	r3, #0
}
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	3714      	adds	r7, #20
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ac:	4770      	bx	lr
 800b4ae:	bf00      	nop
 800b4b0:	40010000 	.word	0x40010000
 800b4b4:	40000400 	.word	0x40000400
 800b4b8:	40000800 	.word	0x40000800
 800b4bc:	40000c00 	.word	0x40000c00
 800b4c0:	40010400 	.word	0x40010400
 800b4c4:	40014000 	.word	0x40014000
 800b4c8:	40001800 	.word	0x40001800

0800b4cc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b4cc:	b480      	push	{r7}
 800b4ce:	b083      	sub	sp, #12
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b4d4:	bf00      	nop
 800b4d6:	370c      	adds	r7, #12
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4de:	4770      	bx	lr

0800b4e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b4e0:	b480      	push	{r7}
 800b4e2:	b083      	sub	sp, #12
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b4e8:	bf00      	nop
 800b4ea:	370c      	adds	r7, #12
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f2:	4770      	bx	lr

0800b4f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b4f4:	b580      	push	{r7, lr}
 800b4f6:	b082      	sub	sp, #8
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d101      	bne.n	800b506 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b502:	2301      	movs	r3, #1
 800b504:	e03f      	b.n	800b586 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b50c:	b2db      	uxtb	r3, r3
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d106      	bne.n	800b520 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	2200      	movs	r2, #0
 800b516:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b51a:	6878      	ldr	r0, [r7, #4]
 800b51c:	f7f9 fca6 	bl	8004e6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	2224      	movs	r2, #36	; 0x24
 800b524:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	68da      	ldr	r2, [r3, #12]
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b536:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b538:	6878      	ldr	r0, [r7, #4]
 800b53a:	f000 faf9 	bl	800bb30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	691a      	ldr	r2, [r3, #16]
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b54c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	695a      	ldr	r2, [r3, #20]
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b55c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	68da      	ldr	r2, [r3, #12]
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b56c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	2200      	movs	r2, #0
 800b572:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	2220      	movs	r2, #32
 800b578:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	2220      	movs	r2, #32
 800b580:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800b584:	2300      	movs	r3, #0
}
 800b586:	4618      	mov	r0, r3
 800b588:	3708      	adds	r7, #8
 800b58a:	46bd      	mov	sp, r7
 800b58c:	bd80      	pop	{r7, pc}

0800b58e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b58e:	b480      	push	{r7}
 800b590:	b085      	sub	sp, #20
 800b592:	af00      	add	r7, sp, #0
 800b594:	60f8      	str	r0, [r7, #12]
 800b596:	60b9      	str	r1, [r7, #8]
 800b598:	4613      	mov	r3, r2
 800b59a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b5a2:	b2db      	uxtb	r3, r3
 800b5a4:	2b20      	cmp	r3, #32
 800b5a6:	d130      	bne.n	800b60a <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800b5a8:	68bb      	ldr	r3, [r7, #8]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d002      	beq.n	800b5b4 <HAL_UART_Transmit_IT+0x26>
 800b5ae:	88fb      	ldrh	r3, [r7, #6]
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d101      	bne.n	800b5b8 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800b5b4:	2301      	movs	r3, #1
 800b5b6:	e029      	b.n	800b60c <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b5be:	2b01      	cmp	r3, #1
 800b5c0:	d101      	bne.n	800b5c6 <HAL_UART_Transmit_IT+0x38>
 800b5c2:	2302      	movs	r3, #2
 800b5c4:	e022      	b.n	800b60c <HAL_UART_Transmit_IT+0x7e>
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	2201      	movs	r2, #1
 800b5ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	68ba      	ldr	r2, [r7, #8]
 800b5d2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	88fa      	ldrh	r2, [r7, #6]
 800b5d8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	88fa      	ldrh	r2, [r7, #6]
 800b5de:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	2200      	movs	r2, #0
 800b5e4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	2221      	movs	r2, #33	; 0x21
 800b5ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	68da      	ldr	r2, [r3, #12]
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b604:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800b606:	2300      	movs	r3, #0
 800b608:	e000      	b.n	800b60c <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800b60a:	2302      	movs	r3, #2
  }
}
 800b60c:	4618      	mov	r0, r3
 800b60e:	3714      	adds	r7, #20
 800b610:	46bd      	mov	sp, r7
 800b612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b616:	4770      	bx	lr

0800b618 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b618:	b480      	push	{r7}
 800b61a:	b085      	sub	sp, #20
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	60f8      	str	r0, [r7, #12]
 800b620:	60b9      	str	r1, [r7, #8]
 800b622:	4613      	mov	r3, r2
 800b624:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b62c:	b2db      	uxtb	r3, r3
 800b62e:	2b20      	cmp	r3, #32
 800b630:	d140      	bne.n	800b6b4 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800b632:	68bb      	ldr	r3, [r7, #8]
 800b634:	2b00      	cmp	r3, #0
 800b636:	d002      	beq.n	800b63e <HAL_UART_Receive_IT+0x26>
 800b638:	88fb      	ldrh	r3, [r7, #6]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d101      	bne.n	800b642 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800b63e:	2301      	movs	r3, #1
 800b640:	e039      	b.n	800b6b6 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b648:	2b01      	cmp	r3, #1
 800b64a:	d101      	bne.n	800b650 <HAL_UART_Receive_IT+0x38>
 800b64c:	2302      	movs	r3, #2
 800b64e:	e032      	b.n	800b6b6 <HAL_UART_Receive_IT+0x9e>
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	2201      	movs	r2, #1
 800b654:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	68ba      	ldr	r2, [r7, #8]
 800b65c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	88fa      	ldrh	r2, [r7, #6]
 800b662:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	88fa      	ldrh	r2, [r7, #6]
 800b668:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	2200      	movs	r2, #0
 800b66e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	2222      	movs	r2, #34	; 0x22
 800b674:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	2200      	movs	r2, #0
 800b67c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	68da      	ldr	r2, [r3, #12]
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b68e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	695a      	ldr	r2, [r3, #20]
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	f042 0201 	orr.w	r2, r2, #1
 800b69e:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	68da      	ldr	r2, [r3, #12]
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	f042 0220 	orr.w	r2, r2, #32
 800b6ae:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	e000      	b.n	800b6b6 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800b6b4:	2302      	movs	r3, #2
  }
}
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	3714      	adds	r7, #20
 800b6ba:	46bd      	mov	sp, r7
 800b6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c0:	4770      	bx	lr
	...

0800b6c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b6c4:	b580      	push	{r7, lr}
 800b6c6:	b088      	sub	sp, #32
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	68db      	ldr	r3, [r3, #12]
 800b6da:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	695b      	ldr	r3, [r3, #20]
 800b6e2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800b6e4:	2300      	movs	r3, #0
 800b6e6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b6ec:	69fb      	ldr	r3, [r7, #28]
 800b6ee:	f003 030f 	and.w	r3, r3, #15
 800b6f2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800b6f4:	693b      	ldr	r3, [r7, #16]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d10d      	bne.n	800b716 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b6fa:	69fb      	ldr	r3, [r7, #28]
 800b6fc:	f003 0320 	and.w	r3, r3, #32
 800b700:	2b00      	cmp	r3, #0
 800b702:	d008      	beq.n	800b716 <HAL_UART_IRQHandler+0x52>
 800b704:	69bb      	ldr	r3, [r7, #24]
 800b706:	f003 0320 	and.w	r3, r3, #32
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d003      	beq.n	800b716 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800b70e:	6878      	ldr	r0, [r7, #4]
 800b710:	f000 f98c 	bl	800ba2c <UART_Receive_IT>
      return;
 800b714:	e0d1      	b.n	800b8ba <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b716:	693b      	ldr	r3, [r7, #16]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	f000 80b0 	beq.w	800b87e <HAL_UART_IRQHandler+0x1ba>
 800b71e:	697b      	ldr	r3, [r7, #20]
 800b720:	f003 0301 	and.w	r3, r3, #1
 800b724:	2b00      	cmp	r3, #0
 800b726:	d105      	bne.n	800b734 <HAL_UART_IRQHandler+0x70>
 800b728:	69bb      	ldr	r3, [r7, #24]
 800b72a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b72e:	2b00      	cmp	r3, #0
 800b730:	f000 80a5 	beq.w	800b87e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b734:	69fb      	ldr	r3, [r7, #28]
 800b736:	f003 0301 	and.w	r3, r3, #1
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d00a      	beq.n	800b754 <HAL_UART_IRQHandler+0x90>
 800b73e:	69bb      	ldr	r3, [r7, #24]
 800b740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b744:	2b00      	cmp	r3, #0
 800b746:	d005      	beq.n	800b754 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b74c:	f043 0201 	orr.w	r2, r3, #1
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b754:	69fb      	ldr	r3, [r7, #28]
 800b756:	f003 0304 	and.w	r3, r3, #4
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d00a      	beq.n	800b774 <HAL_UART_IRQHandler+0xb0>
 800b75e:	697b      	ldr	r3, [r7, #20]
 800b760:	f003 0301 	and.w	r3, r3, #1
 800b764:	2b00      	cmp	r3, #0
 800b766:	d005      	beq.n	800b774 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b76c:	f043 0202 	orr.w	r2, r3, #2
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b774:	69fb      	ldr	r3, [r7, #28]
 800b776:	f003 0302 	and.w	r3, r3, #2
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d00a      	beq.n	800b794 <HAL_UART_IRQHandler+0xd0>
 800b77e:	697b      	ldr	r3, [r7, #20]
 800b780:	f003 0301 	and.w	r3, r3, #1
 800b784:	2b00      	cmp	r3, #0
 800b786:	d005      	beq.n	800b794 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b78c:	f043 0204 	orr.w	r2, r3, #4
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800b794:	69fb      	ldr	r3, [r7, #28]
 800b796:	f003 0308 	and.w	r3, r3, #8
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d00f      	beq.n	800b7be <HAL_UART_IRQHandler+0xfa>
 800b79e:	69bb      	ldr	r3, [r7, #24]
 800b7a0:	f003 0320 	and.w	r3, r3, #32
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d104      	bne.n	800b7b2 <HAL_UART_IRQHandler+0xee>
 800b7a8:	697b      	ldr	r3, [r7, #20]
 800b7aa:	f003 0301 	and.w	r3, r3, #1
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d005      	beq.n	800b7be <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7b6:	f043 0208 	orr.w	r2, r3, #8
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d078      	beq.n	800b8b8 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b7c6:	69fb      	ldr	r3, [r7, #28]
 800b7c8:	f003 0320 	and.w	r3, r3, #32
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d007      	beq.n	800b7e0 <HAL_UART_IRQHandler+0x11c>
 800b7d0:	69bb      	ldr	r3, [r7, #24]
 800b7d2:	f003 0320 	and.w	r3, r3, #32
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d002      	beq.n	800b7e0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800b7da:	6878      	ldr	r0, [r7, #4]
 800b7dc:	f000 f926 	bl	800ba2c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	695b      	ldr	r3, [r3, #20]
 800b7e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7ea:	2b40      	cmp	r3, #64	; 0x40
 800b7ec:	bf0c      	ite	eq
 800b7ee:	2301      	moveq	r3, #1
 800b7f0:	2300      	movne	r3, #0
 800b7f2:	b2db      	uxtb	r3, r3
 800b7f4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7fa:	f003 0308 	and.w	r3, r3, #8
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d102      	bne.n	800b808 <HAL_UART_IRQHandler+0x144>
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d031      	beq.n	800b86c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b808:	6878      	ldr	r0, [r7, #4]
 800b80a:	f000 f86f 	bl	800b8ec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	695b      	ldr	r3, [r3, #20]
 800b814:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b818:	2b40      	cmp	r3, #64	; 0x40
 800b81a:	d123      	bne.n	800b864 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	695a      	ldr	r2, [r3, #20]
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b82a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b830:	2b00      	cmp	r3, #0
 800b832:	d013      	beq.n	800b85c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b838:	4a21      	ldr	r2, [pc, #132]	; (800b8c0 <HAL_UART_IRQHandler+0x1fc>)
 800b83a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b840:	4618      	mov	r0, r3
 800b842:	f7fa ff11 	bl	8006668 <HAL_DMA_Abort_IT>
 800b846:	4603      	mov	r3, r0
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d016      	beq.n	800b87a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b850:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b852:	687a      	ldr	r2, [r7, #4]
 800b854:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b856:	4610      	mov	r0, r2
 800b858:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b85a:	e00e      	b.n	800b87a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b85c:	6878      	ldr	r0, [r7, #4]
 800b85e:	f000 f83b 	bl	800b8d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b862:	e00a      	b.n	800b87a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b864:	6878      	ldr	r0, [r7, #4]
 800b866:	f000 f837 	bl	800b8d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b86a:	e006      	b.n	800b87a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b86c:	6878      	ldr	r0, [r7, #4]
 800b86e:	f000 f833 	bl	800b8d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	2200      	movs	r2, #0
 800b876:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800b878:	e01e      	b.n	800b8b8 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b87a:	bf00      	nop
    return;
 800b87c:	e01c      	b.n	800b8b8 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b87e:	69fb      	ldr	r3, [r7, #28]
 800b880:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b884:	2b00      	cmp	r3, #0
 800b886:	d008      	beq.n	800b89a <HAL_UART_IRQHandler+0x1d6>
 800b888:	69bb      	ldr	r3, [r7, #24]
 800b88a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d003      	beq.n	800b89a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800b892:	6878      	ldr	r0, [r7, #4]
 800b894:	f000 f85c 	bl	800b950 <UART_Transmit_IT>
    return;
 800b898:	e00f      	b.n	800b8ba <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b89a:	69fb      	ldr	r3, [r7, #28]
 800b89c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d00a      	beq.n	800b8ba <HAL_UART_IRQHandler+0x1f6>
 800b8a4:	69bb      	ldr	r3, [r7, #24]
 800b8a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d005      	beq.n	800b8ba <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800b8ae:	6878      	ldr	r0, [r7, #4]
 800b8b0:	f000 f8a4 	bl	800b9fc <UART_EndTransmit_IT>
    return;
 800b8b4:	bf00      	nop
 800b8b6:	e000      	b.n	800b8ba <HAL_UART_IRQHandler+0x1f6>
    return;
 800b8b8:	bf00      	nop
  }
}
 800b8ba:	3720      	adds	r7, #32
 800b8bc:	46bd      	mov	sp, r7
 800b8be:	bd80      	pop	{r7, pc}
 800b8c0:	0800b929 	.word	0x0800b929

0800b8c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b8c4:	b480      	push	{r7}
 800b8c6:	b083      	sub	sp, #12
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b8cc:	bf00      	nop
 800b8ce:	370c      	adds	r7, #12
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d6:	4770      	bx	lr

0800b8d8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b8d8:	b480      	push	{r7}
 800b8da:	b083      	sub	sp, #12
 800b8dc:	af00      	add	r7, sp, #0
 800b8de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b8e0:	bf00      	nop
 800b8e2:	370c      	adds	r7, #12
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ea:	4770      	bx	lr

0800b8ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b8ec:	b480      	push	{r7}
 800b8ee:	b083      	sub	sp, #12
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	68da      	ldr	r2, [r3, #12]
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b902:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	695a      	ldr	r2, [r3, #20]
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	f022 0201 	bic.w	r2, r2, #1
 800b912:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	2220      	movs	r2, #32
 800b918:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800b91c:	bf00      	nop
 800b91e:	370c      	adds	r7, #12
 800b920:	46bd      	mov	sp, r7
 800b922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b926:	4770      	bx	lr

0800b928 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b928:	b580      	push	{r7, lr}
 800b92a:	b084      	sub	sp, #16
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b934:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	2200      	movs	r2, #0
 800b93a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	2200      	movs	r2, #0
 800b940:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b942:	68f8      	ldr	r0, [r7, #12]
 800b944:	f7ff ffc8 	bl	800b8d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b948:	bf00      	nop
 800b94a:	3710      	adds	r7, #16
 800b94c:	46bd      	mov	sp, r7
 800b94e:	bd80      	pop	{r7, pc}

0800b950 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b950:	b480      	push	{r7}
 800b952:	b085      	sub	sp, #20
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b95e:	b2db      	uxtb	r3, r3
 800b960:	2b21      	cmp	r3, #33	; 0x21
 800b962:	d144      	bne.n	800b9ee <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	689b      	ldr	r3, [r3, #8]
 800b968:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b96c:	d11a      	bne.n	800b9a4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	6a1b      	ldr	r3, [r3, #32]
 800b972:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	881b      	ldrh	r3, [r3, #0]
 800b978:	461a      	mov	r2, r3
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b982:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	691b      	ldr	r3, [r3, #16]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d105      	bne.n	800b998 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	6a1b      	ldr	r3, [r3, #32]
 800b990:	1c9a      	adds	r2, r3, #2
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	621a      	str	r2, [r3, #32]
 800b996:	e00e      	b.n	800b9b6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	6a1b      	ldr	r3, [r3, #32]
 800b99c:	1c5a      	adds	r2, r3, #1
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	621a      	str	r2, [r3, #32]
 800b9a2:	e008      	b.n	800b9b6 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	6a1b      	ldr	r3, [r3, #32]
 800b9a8:	1c59      	adds	r1, r3, #1
 800b9aa:	687a      	ldr	r2, [r7, #4]
 800b9ac:	6211      	str	r1, [r2, #32]
 800b9ae:	781a      	ldrb	r2, [r3, #0]
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b9ba:	b29b      	uxth	r3, r3
 800b9bc:	3b01      	subs	r3, #1
 800b9be:	b29b      	uxth	r3, r3
 800b9c0:	687a      	ldr	r2, [r7, #4]
 800b9c2:	4619      	mov	r1, r3
 800b9c4:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d10f      	bne.n	800b9ea <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	68da      	ldr	r2, [r3, #12]
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b9d8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	68da      	ldr	r2, [r3, #12]
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b9e8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	e000      	b.n	800b9f0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800b9ee:	2302      	movs	r3, #2
  }
}
 800b9f0:	4618      	mov	r0, r3
 800b9f2:	3714      	adds	r7, #20
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9fa:	4770      	bx	lr

0800b9fc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b9fc:	b580      	push	{r7, lr}
 800b9fe:	b082      	sub	sp, #8
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	68da      	ldr	r2, [r3, #12]
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ba12:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	2220      	movs	r2, #32
 800ba18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ba1c:	6878      	ldr	r0, [r7, #4]
 800ba1e:	f7ff ff51 	bl	800b8c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ba22:	2300      	movs	r3, #0
}
 800ba24:	4618      	mov	r0, r3
 800ba26:	3708      	adds	r7, #8
 800ba28:	46bd      	mov	sp, r7
 800ba2a:	bd80      	pop	{r7, pc}

0800ba2c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b084      	sub	sp, #16
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ba3a:	b2db      	uxtb	r3, r3
 800ba3c:	2b22      	cmp	r3, #34	; 0x22
 800ba3e:	d171      	bne.n	800bb24 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	689b      	ldr	r3, [r3, #8]
 800ba44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ba48:	d123      	bne.n	800ba92 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba4e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	691b      	ldr	r3, [r3, #16]
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d10e      	bne.n	800ba76 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	685b      	ldr	r3, [r3, #4]
 800ba5e:	b29b      	uxth	r3, r3
 800ba60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba64:	b29a      	uxth	r2, r3
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba6e:	1c9a      	adds	r2, r3, #2
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	629a      	str	r2, [r3, #40]	; 0x28
 800ba74:	e029      	b.n	800baca <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	685b      	ldr	r3, [r3, #4]
 800ba7c:	b29b      	uxth	r3, r3
 800ba7e:	b2db      	uxtb	r3, r3
 800ba80:	b29a      	uxth	r2, r3
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba8a:	1c5a      	adds	r2, r3, #1
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	629a      	str	r2, [r3, #40]	; 0x28
 800ba90:	e01b      	b.n	800baca <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	691b      	ldr	r3, [r3, #16]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d10a      	bne.n	800bab0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	6858      	ldr	r0, [r3, #4]
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800baa4:	1c59      	adds	r1, r3, #1
 800baa6:	687a      	ldr	r2, [r7, #4]
 800baa8:	6291      	str	r1, [r2, #40]	; 0x28
 800baaa:	b2c2      	uxtb	r2, r0
 800baac:	701a      	strb	r2, [r3, #0]
 800baae:	e00c      	b.n	800baca <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	685b      	ldr	r3, [r3, #4]
 800bab6:	b2da      	uxtb	r2, r3
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800babc:	1c58      	adds	r0, r3, #1
 800babe:	6879      	ldr	r1, [r7, #4]
 800bac0:	6288      	str	r0, [r1, #40]	; 0x28
 800bac2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800bac6:	b2d2      	uxtb	r2, r2
 800bac8:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bace:	b29b      	uxth	r3, r3
 800bad0:	3b01      	subs	r3, #1
 800bad2:	b29b      	uxth	r3, r3
 800bad4:	687a      	ldr	r2, [r7, #4]
 800bad6:	4619      	mov	r1, r3
 800bad8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800bada:	2b00      	cmp	r3, #0
 800badc:	d120      	bne.n	800bb20 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	68da      	ldr	r2, [r3, #12]
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	f022 0220 	bic.w	r2, r2, #32
 800baec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	68da      	ldr	r2, [r3, #12]
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bafc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	695a      	ldr	r2, [r3, #20]
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	f022 0201 	bic.w	r2, r2, #1
 800bb0c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	2220      	movs	r2, #32
 800bb12:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800bb16:	6878      	ldr	r0, [r7, #4]
 800bb18:	f7f8 fa9e 	bl	8004058 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	e002      	b.n	800bb26 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800bb20:	2300      	movs	r3, #0
 800bb22:	e000      	b.n	800bb26 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800bb24:	2302      	movs	r3, #2
  }
}
 800bb26:	4618      	mov	r0, r3
 800bb28:	3710      	adds	r7, #16
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	bd80      	pop	{r7, pc}
	...

0800bb30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bb30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb34:	b085      	sub	sp, #20
 800bb36:	af00      	add	r7, sp, #0
 800bb38:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	691b      	ldr	r3, [r3, #16]
 800bb40:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	68da      	ldr	r2, [r3, #12]
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	430a      	orrs	r2, r1
 800bb4e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	689a      	ldr	r2, [r3, #8]
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	691b      	ldr	r3, [r3, #16]
 800bb58:	431a      	orrs	r2, r3
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	695b      	ldr	r3, [r3, #20]
 800bb5e:	431a      	orrs	r2, r3
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	69db      	ldr	r3, [r3, #28]
 800bb64:	4313      	orrs	r3, r2
 800bb66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	68db      	ldr	r3, [r3, #12]
 800bb6e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800bb72:	f023 030c 	bic.w	r3, r3, #12
 800bb76:	687a      	ldr	r2, [r7, #4]
 800bb78:	6812      	ldr	r2, [r2, #0]
 800bb7a:	68f9      	ldr	r1, [r7, #12]
 800bb7c:	430b      	orrs	r3, r1
 800bb7e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	695b      	ldr	r3, [r3, #20]
 800bb86:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	699a      	ldr	r2, [r3, #24]
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	430a      	orrs	r2, r1
 800bb94:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	69db      	ldr	r3, [r3, #28]
 800bb9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bb9e:	f040 818b 	bne.w	800beb8 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	4ac1      	ldr	r2, [pc, #772]	; (800beac <UART_SetConfig+0x37c>)
 800bba8:	4293      	cmp	r3, r2
 800bbaa:	d005      	beq.n	800bbb8 <UART_SetConfig+0x88>
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	4abf      	ldr	r2, [pc, #764]	; (800beb0 <UART_SetConfig+0x380>)
 800bbb2:	4293      	cmp	r3, r2
 800bbb4:	f040 80bd 	bne.w	800bd32 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800bbb8:	f7fe fb2a 	bl	800a210 <HAL_RCC_GetPCLK2Freq>
 800bbbc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800bbbe:	68bb      	ldr	r3, [r7, #8]
 800bbc0:	461d      	mov	r5, r3
 800bbc2:	f04f 0600 	mov.w	r6, #0
 800bbc6:	46a8      	mov	r8, r5
 800bbc8:	46b1      	mov	r9, r6
 800bbca:	eb18 0308 	adds.w	r3, r8, r8
 800bbce:	eb49 0409 	adc.w	r4, r9, r9
 800bbd2:	4698      	mov	r8, r3
 800bbd4:	46a1      	mov	r9, r4
 800bbd6:	eb18 0805 	adds.w	r8, r8, r5
 800bbda:	eb49 0906 	adc.w	r9, r9, r6
 800bbde:	f04f 0100 	mov.w	r1, #0
 800bbe2:	f04f 0200 	mov.w	r2, #0
 800bbe6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800bbea:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800bbee:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800bbf2:	4688      	mov	r8, r1
 800bbf4:	4691      	mov	r9, r2
 800bbf6:	eb18 0005 	adds.w	r0, r8, r5
 800bbfa:	eb49 0106 	adc.w	r1, r9, r6
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	685b      	ldr	r3, [r3, #4]
 800bc02:	461d      	mov	r5, r3
 800bc04:	f04f 0600 	mov.w	r6, #0
 800bc08:	196b      	adds	r3, r5, r5
 800bc0a:	eb46 0406 	adc.w	r4, r6, r6
 800bc0e:	461a      	mov	r2, r3
 800bc10:	4623      	mov	r3, r4
 800bc12:	f7f4 fecf 	bl	80009b4 <__aeabi_uldivmod>
 800bc16:	4603      	mov	r3, r0
 800bc18:	460c      	mov	r4, r1
 800bc1a:	461a      	mov	r2, r3
 800bc1c:	4ba5      	ldr	r3, [pc, #660]	; (800beb4 <UART_SetConfig+0x384>)
 800bc1e:	fba3 2302 	umull	r2, r3, r3, r2
 800bc22:	095b      	lsrs	r3, r3, #5
 800bc24:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800bc28:	68bb      	ldr	r3, [r7, #8]
 800bc2a:	461d      	mov	r5, r3
 800bc2c:	f04f 0600 	mov.w	r6, #0
 800bc30:	46a9      	mov	r9, r5
 800bc32:	46b2      	mov	sl, r6
 800bc34:	eb19 0309 	adds.w	r3, r9, r9
 800bc38:	eb4a 040a 	adc.w	r4, sl, sl
 800bc3c:	4699      	mov	r9, r3
 800bc3e:	46a2      	mov	sl, r4
 800bc40:	eb19 0905 	adds.w	r9, r9, r5
 800bc44:	eb4a 0a06 	adc.w	sl, sl, r6
 800bc48:	f04f 0100 	mov.w	r1, #0
 800bc4c:	f04f 0200 	mov.w	r2, #0
 800bc50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bc54:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800bc58:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800bc5c:	4689      	mov	r9, r1
 800bc5e:	4692      	mov	sl, r2
 800bc60:	eb19 0005 	adds.w	r0, r9, r5
 800bc64:	eb4a 0106 	adc.w	r1, sl, r6
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	685b      	ldr	r3, [r3, #4]
 800bc6c:	461d      	mov	r5, r3
 800bc6e:	f04f 0600 	mov.w	r6, #0
 800bc72:	196b      	adds	r3, r5, r5
 800bc74:	eb46 0406 	adc.w	r4, r6, r6
 800bc78:	461a      	mov	r2, r3
 800bc7a:	4623      	mov	r3, r4
 800bc7c:	f7f4 fe9a 	bl	80009b4 <__aeabi_uldivmod>
 800bc80:	4603      	mov	r3, r0
 800bc82:	460c      	mov	r4, r1
 800bc84:	461a      	mov	r2, r3
 800bc86:	4b8b      	ldr	r3, [pc, #556]	; (800beb4 <UART_SetConfig+0x384>)
 800bc88:	fba3 1302 	umull	r1, r3, r3, r2
 800bc8c:	095b      	lsrs	r3, r3, #5
 800bc8e:	2164      	movs	r1, #100	; 0x64
 800bc90:	fb01 f303 	mul.w	r3, r1, r3
 800bc94:	1ad3      	subs	r3, r2, r3
 800bc96:	00db      	lsls	r3, r3, #3
 800bc98:	3332      	adds	r3, #50	; 0x32
 800bc9a:	4a86      	ldr	r2, [pc, #536]	; (800beb4 <UART_SetConfig+0x384>)
 800bc9c:	fba2 2303 	umull	r2, r3, r2, r3
 800bca0:	095b      	lsrs	r3, r3, #5
 800bca2:	005b      	lsls	r3, r3, #1
 800bca4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800bca8:	4498      	add	r8, r3
 800bcaa:	68bb      	ldr	r3, [r7, #8]
 800bcac:	461d      	mov	r5, r3
 800bcae:	f04f 0600 	mov.w	r6, #0
 800bcb2:	46a9      	mov	r9, r5
 800bcb4:	46b2      	mov	sl, r6
 800bcb6:	eb19 0309 	adds.w	r3, r9, r9
 800bcba:	eb4a 040a 	adc.w	r4, sl, sl
 800bcbe:	4699      	mov	r9, r3
 800bcc0:	46a2      	mov	sl, r4
 800bcc2:	eb19 0905 	adds.w	r9, r9, r5
 800bcc6:	eb4a 0a06 	adc.w	sl, sl, r6
 800bcca:	f04f 0100 	mov.w	r1, #0
 800bcce:	f04f 0200 	mov.w	r2, #0
 800bcd2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bcd6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800bcda:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800bcde:	4689      	mov	r9, r1
 800bce0:	4692      	mov	sl, r2
 800bce2:	eb19 0005 	adds.w	r0, r9, r5
 800bce6:	eb4a 0106 	adc.w	r1, sl, r6
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	685b      	ldr	r3, [r3, #4]
 800bcee:	461d      	mov	r5, r3
 800bcf0:	f04f 0600 	mov.w	r6, #0
 800bcf4:	196b      	adds	r3, r5, r5
 800bcf6:	eb46 0406 	adc.w	r4, r6, r6
 800bcfa:	461a      	mov	r2, r3
 800bcfc:	4623      	mov	r3, r4
 800bcfe:	f7f4 fe59 	bl	80009b4 <__aeabi_uldivmod>
 800bd02:	4603      	mov	r3, r0
 800bd04:	460c      	mov	r4, r1
 800bd06:	461a      	mov	r2, r3
 800bd08:	4b6a      	ldr	r3, [pc, #424]	; (800beb4 <UART_SetConfig+0x384>)
 800bd0a:	fba3 1302 	umull	r1, r3, r3, r2
 800bd0e:	095b      	lsrs	r3, r3, #5
 800bd10:	2164      	movs	r1, #100	; 0x64
 800bd12:	fb01 f303 	mul.w	r3, r1, r3
 800bd16:	1ad3      	subs	r3, r2, r3
 800bd18:	00db      	lsls	r3, r3, #3
 800bd1a:	3332      	adds	r3, #50	; 0x32
 800bd1c:	4a65      	ldr	r2, [pc, #404]	; (800beb4 <UART_SetConfig+0x384>)
 800bd1e:	fba2 2303 	umull	r2, r3, r2, r3
 800bd22:	095b      	lsrs	r3, r3, #5
 800bd24:	f003 0207 	and.w	r2, r3, #7
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	4442      	add	r2, r8
 800bd2e:	609a      	str	r2, [r3, #8]
 800bd30:	e26f      	b.n	800c212 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800bd32:	f7fe fa59 	bl	800a1e8 <HAL_RCC_GetPCLK1Freq>
 800bd36:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800bd38:	68bb      	ldr	r3, [r7, #8]
 800bd3a:	461d      	mov	r5, r3
 800bd3c:	f04f 0600 	mov.w	r6, #0
 800bd40:	46a8      	mov	r8, r5
 800bd42:	46b1      	mov	r9, r6
 800bd44:	eb18 0308 	adds.w	r3, r8, r8
 800bd48:	eb49 0409 	adc.w	r4, r9, r9
 800bd4c:	4698      	mov	r8, r3
 800bd4e:	46a1      	mov	r9, r4
 800bd50:	eb18 0805 	adds.w	r8, r8, r5
 800bd54:	eb49 0906 	adc.w	r9, r9, r6
 800bd58:	f04f 0100 	mov.w	r1, #0
 800bd5c:	f04f 0200 	mov.w	r2, #0
 800bd60:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800bd64:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800bd68:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800bd6c:	4688      	mov	r8, r1
 800bd6e:	4691      	mov	r9, r2
 800bd70:	eb18 0005 	adds.w	r0, r8, r5
 800bd74:	eb49 0106 	adc.w	r1, r9, r6
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	685b      	ldr	r3, [r3, #4]
 800bd7c:	461d      	mov	r5, r3
 800bd7e:	f04f 0600 	mov.w	r6, #0
 800bd82:	196b      	adds	r3, r5, r5
 800bd84:	eb46 0406 	adc.w	r4, r6, r6
 800bd88:	461a      	mov	r2, r3
 800bd8a:	4623      	mov	r3, r4
 800bd8c:	f7f4 fe12 	bl	80009b4 <__aeabi_uldivmod>
 800bd90:	4603      	mov	r3, r0
 800bd92:	460c      	mov	r4, r1
 800bd94:	461a      	mov	r2, r3
 800bd96:	4b47      	ldr	r3, [pc, #284]	; (800beb4 <UART_SetConfig+0x384>)
 800bd98:	fba3 2302 	umull	r2, r3, r3, r2
 800bd9c:	095b      	lsrs	r3, r3, #5
 800bd9e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800bda2:	68bb      	ldr	r3, [r7, #8]
 800bda4:	461d      	mov	r5, r3
 800bda6:	f04f 0600 	mov.w	r6, #0
 800bdaa:	46a9      	mov	r9, r5
 800bdac:	46b2      	mov	sl, r6
 800bdae:	eb19 0309 	adds.w	r3, r9, r9
 800bdb2:	eb4a 040a 	adc.w	r4, sl, sl
 800bdb6:	4699      	mov	r9, r3
 800bdb8:	46a2      	mov	sl, r4
 800bdba:	eb19 0905 	adds.w	r9, r9, r5
 800bdbe:	eb4a 0a06 	adc.w	sl, sl, r6
 800bdc2:	f04f 0100 	mov.w	r1, #0
 800bdc6:	f04f 0200 	mov.w	r2, #0
 800bdca:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bdce:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800bdd2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800bdd6:	4689      	mov	r9, r1
 800bdd8:	4692      	mov	sl, r2
 800bdda:	eb19 0005 	adds.w	r0, r9, r5
 800bdde:	eb4a 0106 	adc.w	r1, sl, r6
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	685b      	ldr	r3, [r3, #4]
 800bde6:	461d      	mov	r5, r3
 800bde8:	f04f 0600 	mov.w	r6, #0
 800bdec:	196b      	adds	r3, r5, r5
 800bdee:	eb46 0406 	adc.w	r4, r6, r6
 800bdf2:	461a      	mov	r2, r3
 800bdf4:	4623      	mov	r3, r4
 800bdf6:	f7f4 fddd 	bl	80009b4 <__aeabi_uldivmod>
 800bdfa:	4603      	mov	r3, r0
 800bdfc:	460c      	mov	r4, r1
 800bdfe:	461a      	mov	r2, r3
 800be00:	4b2c      	ldr	r3, [pc, #176]	; (800beb4 <UART_SetConfig+0x384>)
 800be02:	fba3 1302 	umull	r1, r3, r3, r2
 800be06:	095b      	lsrs	r3, r3, #5
 800be08:	2164      	movs	r1, #100	; 0x64
 800be0a:	fb01 f303 	mul.w	r3, r1, r3
 800be0e:	1ad3      	subs	r3, r2, r3
 800be10:	00db      	lsls	r3, r3, #3
 800be12:	3332      	adds	r3, #50	; 0x32
 800be14:	4a27      	ldr	r2, [pc, #156]	; (800beb4 <UART_SetConfig+0x384>)
 800be16:	fba2 2303 	umull	r2, r3, r2, r3
 800be1a:	095b      	lsrs	r3, r3, #5
 800be1c:	005b      	lsls	r3, r3, #1
 800be1e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800be22:	4498      	add	r8, r3
 800be24:	68bb      	ldr	r3, [r7, #8]
 800be26:	461d      	mov	r5, r3
 800be28:	f04f 0600 	mov.w	r6, #0
 800be2c:	46a9      	mov	r9, r5
 800be2e:	46b2      	mov	sl, r6
 800be30:	eb19 0309 	adds.w	r3, r9, r9
 800be34:	eb4a 040a 	adc.w	r4, sl, sl
 800be38:	4699      	mov	r9, r3
 800be3a:	46a2      	mov	sl, r4
 800be3c:	eb19 0905 	adds.w	r9, r9, r5
 800be40:	eb4a 0a06 	adc.w	sl, sl, r6
 800be44:	f04f 0100 	mov.w	r1, #0
 800be48:	f04f 0200 	mov.w	r2, #0
 800be4c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800be50:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800be54:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800be58:	4689      	mov	r9, r1
 800be5a:	4692      	mov	sl, r2
 800be5c:	eb19 0005 	adds.w	r0, r9, r5
 800be60:	eb4a 0106 	adc.w	r1, sl, r6
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	685b      	ldr	r3, [r3, #4]
 800be68:	461d      	mov	r5, r3
 800be6a:	f04f 0600 	mov.w	r6, #0
 800be6e:	196b      	adds	r3, r5, r5
 800be70:	eb46 0406 	adc.w	r4, r6, r6
 800be74:	461a      	mov	r2, r3
 800be76:	4623      	mov	r3, r4
 800be78:	f7f4 fd9c 	bl	80009b4 <__aeabi_uldivmod>
 800be7c:	4603      	mov	r3, r0
 800be7e:	460c      	mov	r4, r1
 800be80:	461a      	mov	r2, r3
 800be82:	4b0c      	ldr	r3, [pc, #48]	; (800beb4 <UART_SetConfig+0x384>)
 800be84:	fba3 1302 	umull	r1, r3, r3, r2
 800be88:	095b      	lsrs	r3, r3, #5
 800be8a:	2164      	movs	r1, #100	; 0x64
 800be8c:	fb01 f303 	mul.w	r3, r1, r3
 800be90:	1ad3      	subs	r3, r2, r3
 800be92:	00db      	lsls	r3, r3, #3
 800be94:	3332      	adds	r3, #50	; 0x32
 800be96:	4a07      	ldr	r2, [pc, #28]	; (800beb4 <UART_SetConfig+0x384>)
 800be98:	fba2 2303 	umull	r2, r3, r2, r3
 800be9c:	095b      	lsrs	r3, r3, #5
 800be9e:	f003 0207 	and.w	r2, r3, #7
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	4442      	add	r2, r8
 800bea8:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800beaa:	e1b2      	b.n	800c212 <UART_SetConfig+0x6e2>
 800beac:	40011000 	.word	0x40011000
 800beb0:	40011400 	.word	0x40011400
 800beb4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	4ad7      	ldr	r2, [pc, #860]	; (800c21c <UART_SetConfig+0x6ec>)
 800bebe:	4293      	cmp	r3, r2
 800bec0:	d005      	beq.n	800bece <UART_SetConfig+0x39e>
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	4ad6      	ldr	r2, [pc, #856]	; (800c220 <UART_SetConfig+0x6f0>)
 800bec8:	4293      	cmp	r3, r2
 800beca:	f040 80d1 	bne.w	800c070 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800bece:	f7fe f99f 	bl	800a210 <HAL_RCC_GetPCLK2Freq>
 800bed2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bed4:	68bb      	ldr	r3, [r7, #8]
 800bed6:	469a      	mov	sl, r3
 800bed8:	f04f 0b00 	mov.w	fp, #0
 800bedc:	46d0      	mov	r8, sl
 800bede:	46d9      	mov	r9, fp
 800bee0:	eb18 0308 	adds.w	r3, r8, r8
 800bee4:	eb49 0409 	adc.w	r4, r9, r9
 800bee8:	4698      	mov	r8, r3
 800beea:	46a1      	mov	r9, r4
 800beec:	eb18 080a 	adds.w	r8, r8, sl
 800bef0:	eb49 090b 	adc.w	r9, r9, fp
 800bef4:	f04f 0100 	mov.w	r1, #0
 800bef8:	f04f 0200 	mov.w	r2, #0
 800befc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800bf00:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800bf04:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800bf08:	4688      	mov	r8, r1
 800bf0a:	4691      	mov	r9, r2
 800bf0c:	eb1a 0508 	adds.w	r5, sl, r8
 800bf10:	eb4b 0609 	adc.w	r6, fp, r9
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	685b      	ldr	r3, [r3, #4]
 800bf18:	4619      	mov	r1, r3
 800bf1a:	f04f 0200 	mov.w	r2, #0
 800bf1e:	f04f 0300 	mov.w	r3, #0
 800bf22:	f04f 0400 	mov.w	r4, #0
 800bf26:	0094      	lsls	r4, r2, #2
 800bf28:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800bf2c:	008b      	lsls	r3, r1, #2
 800bf2e:	461a      	mov	r2, r3
 800bf30:	4623      	mov	r3, r4
 800bf32:	4628      	mov	r0, r5
 800bf34:	4631      	mov	r1, r6
 800bf36:	f7f4 fd3d 	bl	80009b4 <__aeabi_uldivmod>
 800bf3a:	4603      	mov	r3, r0
 800bf3c:	460c      	mov	r4, r1
 800bf3e:	461a      	mov	r2, r3
 800bf40:	4bb8      	ldr	r3, [pc, #736]	; (800c224 <UART_SetConfig+0x6f4>)
 800bf42:	fba3 2302 	umull	r2, r3, r3, r2
 800bf46:	095b      	lsrs	r3, r3, #5
 800bf48:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800bf4c:	68bb      	ldr	r3, [r7, #8]
 800bf4e:	469b      	mov	fp, r3
 800bf50:	f04f 0c00 	mov.w	ip, #0
 800bf54:	46d9      	mov	r9, fp
 800bf56:	46e2      	mov	sl, ip
 800bf58:	eb19 0309 	adds.w	r3, r9, r9
 800bf5c:	eb4a 040a 	adc.w	r4, sl, sl
 800bf60:	4699      	mov	r9, r3
 800bf62:	46a2      	mov	sl, r4
 800bf64:	eb19 090b 	adds.w	r9, r9, fp
 800bf68:	eb4a 0a0c 	adc.w	sl, sl, ip
 800bf6c:	f04f 0100 	mov.w	r1, #0
 800bf70:	f04f 0200 	mov.w	r2, #0
 800bf74:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bf78:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800bf7c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800bf80:	4689      	mov	r9, r1
 800bf82:	4692      	mov	sl, r2
 800bf84:	eb1b 0509 	adds.w	r5, fp, r9
 800bf88:	eb4c 060a 	adc.w	r6, ip, sl
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	685b      	ldr	r3, [r3, #4]
 800bf90:	4619      	mov	r1, r3
 800bf92:	f04f 0200 	mov.w	r2, #0
 800bf96:	f04f 0300 	mov.w	r3, #0
 800bf9a:	f04f 0400 	mov.w	r4, #0
 800bf9e:	0094      	lsls	r4, r2, #2
 800bfa0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800bfa4:	008b      	lsls	r3, r1, #2
 800bfa6:	461a      	mov	r2, r3
 800bfa8:	4623      	mov	r3, r4
 800bfaa:	4628      	mov	r0, r5
 800bfac:	4631      	mov	r1, r6
 800bfae:	f7f4 fd01 	bl	80009b4 <__aeabi_uldivmod>
 800bfb2:	4603      	mov	r3, r0
 800bfb4:	460c      	mov	r4, r1
 800bfb6:	461a      	mov	r2, r3
 800bfb8:	4b9a      	ldr	r3, [pc, #616]	; (800c224 <UART_SetConfig+0x6f4>)
 800bfba:	fba3 1302 	umull	r1, r3, r3, r2
 800bfbe:	095b      	lsrs	r3, r3, #5
 800bfc0:	2164      	movs	r1, #100	; 0x64
 800bfc2:	fb01 f303 	mul.w	r3, r1, r3
 800bfc6:	1ad3      	subs	r3, r2, r3
 800bfc8:	011b      	lsls	r3, r3, #4
 800bfca:	3332      	adds	r3, #50	; 0x32
 800bfcc:	4a95      	ldr	r2, [pc, #596]	; (800c224 <UART_SetConfig+0x6f4>)
 800bfce:	fba2 2303 	umull	r2, r3, r2, r3
 800bfd2:	095b      	lsrs	r3, r3, #5
 800bfd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bfd8:	4498      	add	r8, r3
 800bfda:	68bb      	ldr	r3, [r7, #8]
 800bfdc:	469b      	mov	fp, r3
 800bfde:	f04f 0c00 	mov.w	ip, #0
 800bfe2:	46d9      	mov	r9, fp
 800bfe4:	46e2      	mov	sl, ip
 800bfe6:	eb19 0309 	adds.w	r3, r9, r9
 800bfea:	eb4a 040a 	adc.w	r4, sl, sl
 800bfee:	4699      	mov	r9, r3
 800bff0:	46a2      	mov	sl, r4
 800bff2:	eb19 090b 	adds.w	r9, r9, fp
 800bff6:	eb4a 0a0c 	adc.w	sl, sl, ip
 800bffa:	f04f 0100 	mov.w	r1, #0
 800bffe:	f04f 0200 	mov.w	r2, #0
 800c002:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c006:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800c00a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800c00e:	4689      	mov	r9, r1
 800c010:	4692      	mov	sl, r2
 800c012:	eb1b 0509 	adds.w	r5, fp, r9
 800c016:	eb4c 060a 	adc.w	r6, ip, sl
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	685b      	ldr	r3, [r3, #4]
 800c01e:	4619      	mov	r1, r3
 800c020:	f04f 0200 	mov.w	r2, #0
 800c024:	f04f 0300 	mov.w	r3, #0
 800c028:	f04f 0400 	mov.w	r4, #0
 800c02c:	0094      	lsls	r4, r2, #2
 800c02e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800c032:	008b      	lsls	r3, r1, #2
 800c034:	461a      	mov	r2, r3
 800c036:	4623      	mov	r3, r4
 800c038:	4628      	mov	r0, r5
 800c03a:	4631      	mov	r1, r6
 800c03c:	f7f4 fcba 	bl	80009b4 <__aeabi_uldivmod>
 800c040:	4603      	mov	r3, r0
 800c042:	460c      	mov	r4, r1
 800c044:	461a      	mov	r2, r3
 800c046:	4b77      	ldr	r3, [pc, #476]	; (800c224 <UART_SetConfig+0x6f4>)
 800c048:	fba3 1302 	umull	r1, r3, r3, r2
 800c04c:	095b      	lsrs	r3, r3, #5
 800c04e:	2164      	movs	r1, #100	; 0x64
 800c050:	fb01 f303 	mul.w	r3, r1, r3
 800c054:	1ad3      	subs	r3, r2, r3
 800c056:	011b      	lsls	r3, r3, #4
 800c058:	3332      	adds	r3, #50	; 0x32
 800c05a:	4a72      	ldr	r2, [pc, #456]	; (800c224 <UART_SetConfig+0x6f4>)
 800c05c:	fba2 2303 	umull	r2, r3, r2, r3
 800c060:	095b      	lsrs	r3, r3, #5
 800c062:	f003 020f 	and.w	r2, r3, #15
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	4442      	add	r2, r8
 800c06c:	609a      	str	r2, [r3, #8]
 800c06e:	e0d0      	b.n	800c212 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800c070:	f7fe f8ba 	bl	800a1e8 <HAL_RCC_GetPCLK1Freq>
 800c074:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c076:	68bb      	ldr	r3, [r7, #8]
 800c078:	469a      	mov	sl, r3
 800c07a:	f04f 0b00 	mov.w	fp, #0
 800c07e:	46d0      	mov	r8, sl
 800c080:	46d9      	mov	r9, fp
 800c082:	eb18 0308 	adds.w	r3, r8, r8
 800c086:	eb49 0409 	adc.w	r4, r9, r9
 800c08a:	4698      	mov	r8, r3
 800c08c:	46a1      	mov	r9, r4
 800c08e:	eb18 080a 	adds.w	r8, r8, sl
 800c092:	eb49 090b 	adc.w	r9, r9, fp
 800c096:	f04f 0100 	mov.w	r1, #0
 800c09a:	f04f 0200 	mov.w	r2, #0
 800c09e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800c0a2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800c0a6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800c0aa:	4688      	mov	r8, r1
 800c0ac:	4691      	mov	r9, r2
 800c0ae:	eb1a 0508 	adds.w	r5, sl, r8
 800c0b2:	eb4b 0609 	adc.w	r6, fp, r9
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	685b      	ldr	r3, [r3, #4]
 800c0ba:	4619      	mov	r1, r3
 800c0bc:	f04f 0200 	mov.w	r2, #0
 800c0c0:	f04f 0300 	mov.w	r3, #0
 800c0c4:	f04f 0400 	mov.w	r4, #0
 800c0c8:	0094      	lsls	r4, r2, #2
 800c0ca:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800c0ce:	008b      	lsls	r3, r1, #2
 800c0d0:	461a      	mov	r2, r3
 800c0d2:	4623      	mov	r3, r4
 800c0d4:	4628      	mov	r0, r5
 800c0d6:	4631      	mov	r1, r6
 800c0d8:	f7f4 fc6c 	bl	80009b4 <__aeabi_uldivmod>
 800c0dc:	4603      	mov	r3, r0
 800c0de:	460c      	mov	r4, r1
 800c0e0:	461a      	mov	r2, r3
 800c0e2:	4b50      	ldr	r3, [pc, #320]	; (800c224 <UART_SetConfig+0x6f4>)
 800c0e4:	fba3 2302 	umull	r2, r3, r3, r2
 800c0e8:	095b      	lsrs	r3, r3, #5
 800c0ea:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800c0ee:	68bb      	ldr	r3, [r7, #8]
 800c0f0:	469b      	mov	fp, r3
 800c0f2:	f04f 0c00 	mov.w	ip, #0
 800c0f6:	46d9      	mov	r9, fp
 800c0f8:	46e2      	mov	sl, ip
 800c0fa:	eb19 0309 	adds.w	r3, r9, r9
 800c0fe:	eb4a 040a 	adc.w	r4, sl, sl
 800c102:	4699      	mov	r9, r3
 800c104:	46a2      	mov	sl, r4
 800c106:	eb19 090b 	adds.w	r9, r9, fp
 800c10a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800c10e:	f04f 0100 	mov.w	r1, #0
 800c112:	f04f 0200 	mov.w	r2, #0
 800c116:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c11a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800c11e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800c122:	4689      	mov	r9, r1
 800c124:	4692      	mov	sl, r2
 800c126:	eb1b 0509 	adds.w	r5, fp, r9
 800c12a:	eb4c 060a 	adc.w	r6, ip, sl
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	685b      	ldr	r3, [r3, #4]
 800c132:	4619      	mov	r1, r3
 800c134:	f04f 0200 	mov.w	r2, #0
 800c138:	f04f 0300 	mov.w	r3, #0
 800c13c:	f04f 0400 	mov.w	r4, #0
 800c140:	0094      	lsls	r4, r2, #2
 800c142:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800c146:	008b      	lsls	r3, r1, #2
 800c148:	461a      	mov	r2, r3
 800c14a:	4623      	mov	r3, r4
 800c14c:	4628      	mov	r0, r5
 800c14e:	4631      	mov	r1, r6
 800c150:	f7f4 fc30 	bl	80009b4 <__aeabi_uldivmod>
 800c154:	4603      	mov	r3, r0
 800c156:	460c      	mov	r4, r1
 800c158:	461a      	mov	r2, r3
 800c15a:	4b32      	ldr	r3, [pc, #200]	; (800c224 <UART_SetConfig+0x6f4>)
 800c15c:	fba3 1302 	umull	r1, r3, r3, r2
 800c160:	095b      	lsrs	r3, r3, #5
 800c162:	2164      	movs	r1, #100	; 0x64
 800c164:	fb01 f303 	mul.w	r3, r1, r3
 800c168:	1ad3      	subs	r3, r2, r3
 800c16a:	011b      	lsls	r3, r3, #4
 800c16c:	3332      	adds	r3, #50	; 0x32
 800c16e:	4a2d      	ldr	r2, [pc, #180]	; (800c224 <UART_SetConfig+0x6f4>)
 800c170:	fba2 2303 	umull	r2, r3, r2, r3
 800c174:	095b      	lsrs	r3, r3, #5
 800c176:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c17a:	4498      	add	r8, r3
 800c17c:	68bb      	ldr	r3, [r7, #8]
 800c17e:	469b      	mov	fp, r3
 800c180:	f04f 0c00 	mov.w	ip, #0
 800c184:	46d9      	mov	r9, fp
 800c186:	46e2      	mov	sl, ip
 800c188:	eb19 0309 	adds.w	r3, r9, r9
 800c18c:	eb4a 040a 	adc.w	r4, sl, sl
 800c190:	4699      	mov	r9, r3
 800c192:	46a2      	mov	sl, r4
 800c194:	eb19 090b 	adds.w	r9, r9, fp
 800c198:	eb4a 0a0c 	adc.w	sl, sl, ip
 800c19c:	f04f 0100 	mov.w	r1, #0
 800c1a0:	f04f 0200 	mov.w	r2, #0
 800c1a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c1a8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800c1ac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800c1b0:	4689      	mov	r9, r1
 800c1b2:	4692      	mov	sl, r2
 800c1b4:	eb1b 0509 	adds.w	r5, fp, r9
 800c1b8:	eb4c 060a 	adc.w	r6, ip, sl
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	685b      	ldr	r3, [r3, #4]
 800c1c0:	4619      	mov	r1, r3
 800c1c2:	f04f 0200 	mov.w	r2, #0
 800c1c6:	f04f 0300 	mov.w	r3, #0
 800c1ca:	f04f 0400 	mov.w	r4, #0
 800c1ce:	0094      	lsls	r4, r2, #2
 800c1d0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800c1d4:	008b      	lsls	r3, r1, #2
 800c1d6:	461a      	mov	r2, r3
 800c1d8:	4623      	mov	r3, r4
 800c1da:	4628      	mov	r0, r5
 800c1dc:	4631      	mov	r1, r6
 800c1de:	f7f4 fbe9 	bl	80009b4 <__aeabi_uldivmod>
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	460c      	mov	r4, r1
 800c1e6:	461a      	mov	r2, r3
 800c1e8:	4b0e      	ldr	r3, [pc, #56]	; (800c224 <UART_SetConfig+0x6f4>)
 800c1ea:	fba3 1302 	umull	r1, r3, r3, r2
 800c1ee:	095b      	lsrs	r3, r3, #5
 800c1f0:	2164      	movs	r1, #100	; 0x64
 800c1f2:	fb01 f303 	mul.w	r3, r1, r3
 800c1f6:	1ad3      	subs	r3, r2, r3
 800c1f8:	011b      	lsls	r3, r3, #4
 800c1fa:	3332      	adds	r3, #50	; 0x32
 800c1fc:	4a09      	ldr	r2, [pc, #36]	; (800c224 <UART_SetConfig+0x6f4>)
 800c1fe:	fba2 2303 	umull	r2, r3, r2, r3
 800c202:	095b      	lsrs	r3, r3, #5
 800c204:	f003 020f 	and.w	r2, r3, #15
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	4442      	add	r2, r8
 800c20e:	609a      	str	r2, [r3, #8]
}
 800c210:	e7ff      	b.n	800c212 <UART_SetConfig+0x6e2>
 800c212:	bf00      	nop
 800c214:	3714      	adds	r7, #20
 800c216:	46bd      	mov	sp, r7
 800c218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c21c:	40011000 	.word	0x40011000
 800c220:	40011400 	.word	0x40011400
 800c224:	51eb851f 	.word	0x51eb851f

0800c228 <__errno>:
 800c228:	4b01      	ldr	r3, [pc, #4]	; (800c230 <__errno+0x8>)
 800c22a:	6818      	ldr	r0, [r3, #0]
 800c22c:	4770      	bx	lr
 800c22e:	bf00      	nop
 800c230:	20000070 	.word	0x20000070

0800c234 <__libc_init_array>:
 800c234:	b570      	push	{r4, r5, r6, lr}
 800c236:	4e0d      	ldr	r6, [pc, #52]	; (800c26c <__libc_init_array+0x38>)
 800c238:	4c0d      	ldr	r4, [pc, #52]	; (800c270 <__libc_init_array+0x3c>)
 800c23a:	1ba4      	subs	r4, r4, r6
 800c23c:	10a4      	asrs	r4, r4, #2
 800c23e:	2500      	movs	r5, #0
 800c240:	42a5      	cmp	r5, r4
 800c242:	d109      	bne.n	800c258 <__libc_init_array+0x24>
 800c244:	4e0b      	ldr	r6, [pc, #44]	; (800c274 <__libc_init_array+0x40>)
 800c246:	4c0c      	ldr	r4, [pc, #48]	; (800c278 <__libc_init_array+0x44>)
 800c248:	f000 fc90 	bl	800cb6c <_init>
 800c24c:	1ba4      	subs	r4, r4, r6
 800c24e:	10a4      	asrs	r4, r4, #2
 800c250:	2500      	movs	r5, #0
 800c252:	42a5      	cmp	r5, r4
 800c254:	d105      	bne.n	800c262 <__libc_init_array+0x2e>
 800c256:	bd70      	pop	{r4, r5, r6, pc}
 800c258:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c25c:	4798      	blx	r3
 800c25e:	3501      	adds	r5, #1
 800c260:	e7ee      	b.n	800c240 <__libc_init_array+0xc>
 800c262:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c266:	4798      	blx	r3
 800c268:	3501      	adds	r5, #1
 800c26a:	e7f2      	b.n	800c252 <__libc_init_array+0x1e>
 800c26c:	0800cc44 	.word	0x0800cc44
 800c270:	0800cc44 	.word	0x0800cc44
 800c274:	0800cc44 	.word	0x0800cc44
 800c278:	0800cc48 	.word	0x0800cc48

0800c27c <memset>:
 800c27c:	4402      	add	r2, r0
 800c27e:	4603      	mov	r3, r0
 800c280:	4293      	cmp	r3, r2
 800c282:	d100      	bne.n	800c286 <memset+0xa>
 800c284:	4770      	bx	lr
 800c286:	f803 1b01 	strb.w	r1, [r3], #1
 800c28a:	e7f9      	b.n	800c280 <memset+0x4>

0800c28c <_puts_r>:
 800c28c:	b570      	push	{r4, r5, r6, lr}
 800c28e:	460e      	mov	r6, r1
 800c290:	4605      	mov	r5, r0
 800c292:	b118      	cbz	r0, 800c29c <_puts_r+0x10>
 800c294:	6983      	ldr	r3, [r0, #24]
 800c296:	b90b      	cbnz	r3, 800c29c <_puts_r+0x10>
 800c298:	f000 fa14 	bl	800c6c4 <__sinit>
 800c29c:	69ab      	ldr	r3, [r5, #24]
 800c29e:	68ac      	ldr	r4, [r5, #8]
 800c2a0:	b913      	cbnz	r3, 800c2a8 <_puts_r+0x1c>
 800c2a2:	4628      	mov	r0, r5
 800c2a4:	f000 fa0e 	bl	800c6c4 <__sinit>
 800c2a8:	4b23      	ldr	r3, [pc, #140]	; (800c338 <_puts_r+0xac>)
 800c2aa:	429c      	cmp	r4, r3
 800c2ac:	d117      	bne.n	800c2de <_puts_r+0x52>
 800c2ae:	686c      	ldr	r4, [r5, #4]
 800c2b0:	89a3      	ldrh	r3, [r4, #12]
 800c2b2:	071b      	lsls	r3, r3, #28
 800c2b4:	d51d      	bpl.n	800c2f2 <_puts_r+0x66>
 800c2b6:	6923      	ldr	r3, [r4, #16]
 800c2b8:	b1db      	cbz	r3, 800c2f2 <_puts_r+0x66>
 800c2ba:	3e01      	subs	r6, #1
 800c2bc:	68a3      	ldr	r3, [r4, #8]
 800c2be:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c2c2:	3b01      	subs	r3, #1
 800c2c4:	60a3      	str	r3, [r4, #8]
 800c2c6:	b9e9      	cbnz	r1, 800c304 <_puts_r+0x78>
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	da2e      	bge.n	800c32a <_puts_r+0x9e>
 800c2cc:	4622      	mov	r2, r4
 800c2ce:	210a      	movs	r1, #10
 800c2d0:	4628      	mov	r0, r5
 800c2d2:	f000 f847 	bl	800c364 <__swbuf_r>
 800c2d6:	3001      	adds	r0, #1
 800c2d8:	d011      	beq.n	800c2fe <_puts_r+0x72>
 800c2da:	200a      	movs	r0, #10
 800c2dc:	e011      	b.n	800c302 <_puts_r+0x76>
 800c2de:	4b17      	ldr	r3, [pc, #92]	; (800c33c <_puts_r+0xb0>)
 800c2e0:	429c      	cmp	r4, r3
 800c2e2:	d101      	bne.n	800c2e8 <_puts_r+0x5c>
 800c2e4:	68ac      	ldr	r4, [r5, #8]
 800c2e6:	e7e3      	b.n	800c2b0 <_puts_r+0x24>
 800c2e8:	4b15      	ldr	r3, [pc, #84]	; (800c340 <_puts_r+0xb4>)
 800c2ea:	429c      	cmp	r4, r3
 800c2ec:	bf08      	it	eq
 800c2ee:	68ec      	ldreq	r4, [r5, #12]
 800c2f0:	e7de      	b.n	800c2b0 <_puts_r+0x24>
 800c2f2:	4621      	mov	r1, r4
 800c2f4:	4628      	mov	r0, r5
 800c2f6:	f000 f887 	bl	800c408 <__swsetup_r>
 800c2fa:	2800      	cmp	r0, #0
 800c2fc:	d0dd      	beq.n	800c2ba <_puts_r+0x2e>
 800c2fe:	f04f 30ff 	mov.w	r0, #4294967295
 800c302:	bd70      	pop	{r4, r5, r6, pc}
 800c304:	2b00      	cmp	r3, #0
 800c306:	da04      	bge.n	800c312 <_puts_r+0x86>
 800c308:	69a2      	ldr	r2, [r4, #24]
 800c30a:	429a      	cmp	r2, r3
 800c30c:	dc06      	bgt.n	800c31c <_puts_r+0x90>
 800c30e:	290a      	cmp	r1, #10
 800c310:	d004      	beq.n	800c31c <_puts_r+0x90>
 800c312:	6823      	ldr	r3, [r4, #0]
 800c314:	1c5a      	adds	r2, r3, #1
 800c316:	6022      	str	r2, [r4, #0]
 800c318:	7019      	strb	r1, [r3, #0]
 800c31a:	e7cf      	b.n	800c2bc <_puts_r+0x30>
 800c31c:	4622      	mov	r2, r4
 800c31e:	4628      	mov	r0, r5
 800c320:	f000 f820 	bl	800c364 <__swbuf_r>
 800c324:	3001      	adds	r0, #1
 800c326:	d1c9      	bne.n	800c2bc <_puts_r+0x30>
 800c328:	e7e9      	b.n	800c2fe <_puts_r+0x72>
 800c32a:	6823      	ldr	r3, [r4, #0]
 800c32c:	200a      	movs	r0, #10
 800c32e:	1c5a      	adds	r2, r3, #1
 800c330:	6022      	str	r2, [r4, #0]
 800c332:	7018      	strb	r0, [r3, #0]
 800c334:	e7e5      	b.n	800c302 <_puts_r+0x76>
 800c336:	bf00      	nop
 800c338:	0800cbfc 	.word	0x0800cbfc
 800c33c:	0800cc1c 	.word	0x0800cc1c
 800c340:	0800cbdc 	.word	0x0800cbdc

0800c344 <puts>:
 800c344:	4b02      	ldr	r3, [pc, #8]	; (800c350 <puts+0xc>)
 800c346:	4601      	mov	r1, r0
 800c348:	6818      	ldr	r0, [r3, #0]
 800c34a:	f7ff bf9f 	b.w	800c28c <_puts_r>
 800c34e:	bf00      	nop
 800c350:	20000070 	.word	0x20000070

0800c354 <strcpy>:
 800c354:	4603      	mov	r3, r0
 800c356:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c35a:	f803 2b01 	strb.w	r2, [r3], #1
 800c35e:	2a00      	cmp	r2, #0
 800c360:	d1f9      	bne.n	800c356 <strcpy+0x2>
 800c362:	4770      	bx	lr

0800c364 <__swbuf_r>:
 800c364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c366:	460e      	mov	r6, r1
 800c368:	4614      	mov	r4, r2
 800c36a:	4605      	mov	r5, r0
 800c36c:	b118      	cbz	r0, 800c376 <__swbuf_r+0x12>
 800c36e:	6983      	ldr	r3, [r0, #24]
 800c370:	b90b      	cbnz	r3, 800c376 <__swbuf_r+0x12>
 800c372:	f000 f9a7 	bl	800c6c4 <__sinit>
 800c376:	4b21      	ldr	r3, [pc, #132]	; (800c3fc <__swbuf_r+0x98>)
 800c378:	429c      	cmp	r4, r3
 800c37a:	d12a      	bne.n	800c3d2 <__swbuf_r+0x6e>
 800c37c:	686c      	ldr	r4, [r5, #4]
 800c37e:	69a3      	ldr	r3, [r4, #24]
 800c380:	60a3      	str	r3, [r4, #8]
 800c382:	89a3      	ldrh	r3, [r4, #12]
 800c384:	071a      	lsls	r2, r3, #28
 800c386:	d52e      	bpl.n	800c3e6 <__swbuf_r+0x82>
 800c388:	6923      	ldr	r3, [r4, #16]
 800c38a:	b363      	cbz	r3, 800c3e6 <__swbuf_r+0x82>
 800c38c:	6923      	ldr	r3, [r4, #16]
 800c38e:	6820      	ldr	r0, [r4, #0]
 800c390:	1ac0      	subs	r0, r0, r3
 800c392:	6963      	ldr	r3, [r4, #20]
 800c394:	b2f6      	uxtb	r6, r6
 800c396:	4283      	cmp	r3, r0
 800c398:	4637      	mov	r7, r6
 800c39a:	dc04      	bgt.n	800c3a6 <__swbuf_r+0x42>
 800c39c:	4621      	mov	r1, r4
 800c39e:	4628      	mov	r0, r5
 800c3a0:	f000 f926 	bl	800c5f0 <_fflush_r>
 800c3a4:	bb28      	cbnz	r0, 800c3f2 <__swbuf_r+0x8e>
 800c3a6:	68a3      	ldr	r3, [r4, #8]
 800c3a8:	3b01      	subs	r3, #1
 800c3aa:	60a3      	str	r3, [r4, #8]
 800c3ac:	6823      	ldr	r3, [r4, #0]
 800c3ae:	1c5a      	adds	r2, r3, #1
 800c3b0:	6022      	str	r2, [r4, #0]
 800c3b2:	701e      	strb	r6, [r3, #0]
 800c3b4:	6963      	ldr	r3, [r4, #20]
 800c3b6:	3001      	adds	r0, #1
 800c3b8:	4283      	cmp	r3, r0
 800c3ba:	d004      	beq.n	800c3c6 <__swbuf_r+0x62>
 800c3bc:	89a3      	ldrh	r3, [r4, #12]
 800c3be:	07db      	lsls	r3, r3, #31
 800c3c0:	d519      	bpl.n	800c3f6 <__swbuf_r+0x92>
 800c3c2:	2e0a      	cmp	r6, #10
 800c3c4:	d117      	bne.n	800c3f6 <__swbuf_r+0x92>
 800c3c6:	4621      	mov	r1, r4
 800c3c8:	4628      	mov	r0, r5
 800c3ca:	f000 f911 	bl	800c5f0 <_fflush_r>
 800c3ce:	b190      	cbz	r0, 800c3f6 <__swbuf_r+0x92>
 800c3d0:	e00f      	b.n	800c3f2 <__swbuf_r+0x8e>
 800c3d2:	4b0b      	ldr	r3, [pc, #44]	; (800c400 <__swbuf_r+0x9c>)
 800c3d4:	429c      	cmp	r4, r3
 800c3d6:	d101      	bne.n	800c3dc <__swbuf_r+0x78>
 800c3d8:	68ac      	ldr	r4, [r5, #8]
 800c3da:	e7d0      	b.n	800c37e <__swbuf_r+0x1a>
 800c3dc:	4b09      	ldr	r3, [pc, #36]	; (800c404 <__swbuf_r+0xa0>)
 800c3de:	429c      	cmp	r4, r3
 800c3e0:	bf08      	it	eq
 800c3e2:	68ec      	ldreq	r4, [r5, #12]
 800c3e4:	e7cb      	b.n	800c37e <__swbuf_r+0x1a>
 800c3e6:	4621      	mov	r1, r4
 800c3e8:	4628      	mov	r0, r5
 800c3ea:	f000 f80d 	bl	800c408 <__swsetup_r>
 800c3ee:	2800      	cmp	r0, #0
 800c3f0:	d0cc      	beq.n	800c38c <__swbuf_r+0x28>
 800c3f2:	f04f 37ff 	mov.w	r7, #4294967295
 800c3f6:	4638      	mov	r0, r7
 800c3f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c3fa:	bf00      	nop
 800c3fc:	0800cbfc 	.word	0x0800cbfc
 800c400:	0800cc1c 	.word	0x0800cc1c
 800c404:	0800cbdc 	.word	0x0800cbdc

0800c408 <__swsetup_r>:
 800c408:	4b32      	ldr	r3, [pc, #200]	; (800c4d4 <__swsetup_r+0xcc>)
 800c40a:	b570      	push	{r4, r5, r6, lr}
 800c40c:	681d      	ldr	r5, [r3, #0]
 800c40e:	4606      	mov	r6, r0
 800c410:	460c      	mov	r4, r1
 800c412:	b125      	cbz	r5, 800c41e <__swsetup_r+0x16>
 800c414:	69ab      	ldr	r3, [r5, #24]
 800c416:	b913      	cbnz	r3, 800c41e <__swsetup_r+0x16>
 800c418:	4628      	mov	r0, r5
 800c41a:	f000 f953 	bl	800c6c4 <__sinit>
 800c41e:	4b2e      	ldr	r3, [pc, #184]	; (800c4d8 <__swsetup_r+0xd0>)
 800c420:	429c      	cmp	r4, r3
 800c422:	d10f      	bne.n	800c444 <__swsetup_r+0x3c>
 800c424:	686c      	ldr	r4, [r5, #4]
 800c426:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c42a:	b29a      	uxth	r2, r3
 800c42c:	0715      	lsls	r5, r2, #28
 800c42e:	d42c      	bmi.n	800c48a <__swsetup_r+0x82>
 800c430:	06d0      	lsls	r0, r2, #27
 800c432:	d411      	bmi.n	800c458 <__swsetup_r+0x50>
 800c434:	2209      	movs	r2, #9
 800c436:	6032      	str	r2, [r6, #0]
 800c438:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c43c:	81a3      	strh	r3, [r4, #12]
 800c43e:	f04f 30ff 	mov.w	r0, #4294967295
 800c442:	e03e      	b.n	800c4c2 <__swsetup_r+0xba>
 800c444:	4b25      	ldr	r3, [pc, #148]	; (800c4dc <__swsetup_r+0xd4>)
 800c446:	429c      	cmp	r4, r3
 800c448:	d101      	bne.n	800c44e <__swsetup_r+0x46>
 800c44a:	68ac      	ldr	r4, [r5, #8]
 800c44c:	e7eb      	b.n	800c426 <__swsetup_r+0x1e>
 800c44e:	4b24      	ldr	r3, [pc, #144]	; (800c4e0 <__swsetup_r+0xd8>)
 800c450:	429c      	cmp	r4, r3
 800c452:	bf08      	it	eq
 800c454:	68ec      	ldreq	r4, [r5, #12]
 800c456:	e7e6      	b.n	800c426 <__swsetup_r+0x1e>
 800c458:	0751      	lsls	r1, r2, #29
 800c45a:	d512      	bpl.n	800c482 <__swsetup_r+0x7a>
 800c45c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c45e:	b141      	cbz	r1, 800c472 <__swsetup_r+0x6a>
 800c460:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c464:	4299      	cmp	r1, r3
 800c466:	d002      	beq.n	800c46e <__swsetup_r+0x66>
 800c468:	4630      	mov	r0, r6
 800c46a:	f000 fa19 	bl	800c8a0 <_free_r>
 800c46e:	2300      	movs	r3, #0
 800c470:	6363      	str	r3, [r4, #52]	; 0x34
 800c472:	89a3      	ldrh	r3, [r4, #12]
 800c474:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c478:	81a3      	strh	r3, [r4, #12]
 800c47a:	2300      	movs	r3, #0
 800c47c:	6063      	str	r3, [r4, #4]
 800c47e:	6923      	ldr	r3, [r4, #16]
 800c480:	6023      	str	r3, [r4, #0]
 800c482:	89a3      	ldrh	r3, [r4, #12]
 800c484:	f043 0308 	orr.w	r3, r3, #8
 800c488:	81a3      	strh	r3, [r4, #12]
 800c48a:	6923      	ldr	r3, [r4, #16]
 800c48c:	b94b      	cbnz	r3, 800c4a2 <__swsetup_r+0x9a>
 800c48e:	89a3      	ldrh	r3, [r4, #12]
 800c490:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c494:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c498:	d003      	beq.n	800c4a2 <__swsetup_r+0x9a>
 800c49a:	4621      	mov	r1, r4
 800c49c:	4630      	mov	r0, r6
 800c49e:	f000 f9bf 	bl	800c820 <__smakebuf_r>
 800c4a2:	89a2      	ldrh	r2, [r4, #12]
 800c4a4:	f012 0301 	ands.w	r3, r2, #1
 800c4a8:	d00c      	beq.n	800c4c4 <__swsetup_r+0xbc>
 800c4aa:	2300      	movs	r3, #0
 800c4ac:	60a3      	str	r3, [r4, #8]
 800c4ae:	6963      	ldr	r3, [r4, #20]
 800c4b0:	425b      	negs	r3, r3
 800c4b2:	61a3      	str	r3, [r4, #24]
 800c4b4:	6923      	ldr	r3, [r4, #16]
 800c4b6:	b953      	cbnz	r3, 800c4ce <__swsetup_r+0xc6>
 800c4b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4bc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800c4c0:	d1ba      	bne.n	800c438 <__swsetup_r+0x30>
 800c4c2:	bd70      	pop	{r4, r5, r6, pc}
 800c4c4:	0792      	lsls	r2, r2, #30
 800c4c6:	bf58      	it	pl
 800c4c8:	6963      	ldrpl	r3, [r4, #20]
 800c4ca:	60a3      	str	r3, [r4, #8]
 800c4cc:	e7f2      	b.n	800c4b4 <__swsetup_r+0xac>
 800c4ce:	2000      	movs	r0, #0
 800c4d0:	e7f7      	b.n	800c4c2 <__swsetup_r+0xba>
 800c4d2:	bf00      	nop
 800c4d4:	20000070 	.word	0x20000070
 800c4d8:	0800cbfc 	.word	0x0800cbfc
 800c4dc:	0800cc1c 	.word	0x0800cc1c
 800c4e0:	0800cbdc 	.word	0x0800cbdc

0800c4e4 <__sflush_r>:
 800c4e4:	898a      	ldrh	r2, [r1, #12]
 800c4e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4ea:	4605      	mov	r5, r0
 800c4ec:	0710      	lsls	r0, r2, #28
 800c4ee:	460c      	mov	r4, r1
 800c4f0:	d458      	bmi.n	800c5a4 <__sflush_r+0xc0>
 800c4f2:	684b      	ldr	r3, [r1, #4]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	dc05      	bgt.n	800c504 <__sflush_r+0x20>
 800c4f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	dc02      	bgt.n	800c504 <__sflush_r+0x20>
 800c4fe:	2000      	movs	r0, #0
 800c500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c504:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c506:	2e00      	cmp	r6, #0
 800c508:	d0f9      	beq.n	800c4fe <__sflush_r+0x1a>
 800c50a:	2300      	movs	r3, #0
 800c50c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c510:	682f      	ldr	r7, [r5, #0]
 800c512:	6a21      	ldr	r1, [r4, #32]
 800c514:	602b      	str	r3, [r5, #0]
 800c516:	d032      	beq.n	800c57e <__sflush_r+0x9a>
 800c518:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c51a:	89a3      	ldrh	r3, [r4, #12]
 800c51c:	075a      	lsls	r2, r3, #29
 800c51e:	d505      	bpl.n	800c52c <__sflush_r+0x48>
 800c520:	6863      	ldr	r3, [r4, #4]
 800c522:	1ac0      	subs	r0, r0, r3
 800c524:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c526:	b10b      	cbz	r3, 800c52c <__sflush_r+0x48>
 800c528:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c52a:	1ac0      	subs	r0, r0, r3
 800c52c:	2300      	movs	r3, #0
 800c52e:	4602      	mov	r2, r0
 800c530:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c532:	6a21      	ldr	r1, [r4, #32]
 800c534:	4628      	mov	r0, r5
 800c536:	47b0      	blx	r6
 800c538:	1c43      	adds	r3, r0, #1
 800c53a:	89a3      	ldrh	r3, [r4, #12]
 800c53c:	d106      	bne.n	800c54c <__sflush_r+0x68>
 800c53e:	6829      	ldr	r1, [r5, #0]
 800c540:	291d      	cmp	r1, #29
 800c542:	d848      	bhi.n	800c5d6 <__sflush_r+0xf2>
 800c544:	4a29      	ldr	r2, [pc, #164]	; (800c5ec <__sflush_r+0x108>)
 800c546:	40ca      	lsrs	r2, r1
 800c548:	07d6      	lsls	r6, r2, #31
 800c54a:	d544      	bpl.n	800c5d6 <__sflush_r+0xf2>
 800c54c:	2200      	movs	r2, #0
 800c54e:	6062      	str	r2, [r4, #4]
 800c550:	04d9      	lsls	r1, r3, #19
 800c552:	6922      	ldr	r2, [r4, #16]
 800c554:	6022      	str	r2, [r4, #0]
 800c556:	d504      	bpl.n	800c562 <__sflush_r+0x7e>
 800c558:	1c42      	adds	r2, r0, #1
 800c55a:	d101      	bne.n	800c560 <__sflush_r+0x7c>
 800c55c:	682b      	ldr	r3, [r5, #0]
 800c55e:	b903      	cbnz	r3, 800c562 <__sflush_r+0x7e>
 800c560:	6560      	str	r0, [r4, #84]	; 0x54
 800c562:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c564:	602f      	str	r7, [r5, #0]
 800c566:	2900      	cmp	r1, #0
 800c568:	d0c9      	beq.n	800c4fe <__sflush_r+0x1a>
 800c56a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c56e:	4299      	cmp	r1, r3
 800c570:	d002      	beq.n	800c578 <__sflush_r+0x94>
 800c572:	4628      	mov	r0, r5
 800c574:	f000 f994 	bl	800c8a0 <_free_r>
 800c578:	2000      	movs	r0, #0
 800c57a:	6360      	str	r0, [r4, #52]	; 0x34
 800c57c:	e7c0      	b.n	800c500 <__sflush_r+0x1c>
 800c57e:	2301      	movs	r3, #1
 800c580:	4628      	mov	r0, r5
 800c582:	47b0      	blx	r6
 800c584:	1c41      	adds	r1, r0, #1
 800c586:	d1c8      	bne.n	800c51a <__sflush_r+0x36>
 800c588:	682b      	ldr	r3, [r5, #0]
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d0c5      	beq.n	800c51a <__sflush_r+0x36>
 800c58e:	2b1d      	cmp	r3, #29
 800c590:	d001      	beq.n	800c596 <__sflush_r+0xb2>
 800c592:	2b16      	cmp	r3, #22
 800c594:	d101      	bne.n	800c59a <__sflush_r+0xb6>
 800c596:	602f      	str	r7, [r5, #0]
 800c598:	e7b1      	b.n	800c4fe <__sflush_r+0x1a>
 800c59a:	89a3      	ldrh	r3, [r4, #12]
 800c59c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c5a0:	81a3      	strh	r3, [r4, #12]
 800c5a2:	e7ad      	b.n	800c500 <__sflush_r+0x1c>
 800c5a4:	690f      	ldr	r7, [r1, #16]
 800c5a6:	2f00      	cmp	r7, #0
 800c5a8:	d0a9      	beq.n	800c4fe <__sflush_r+0x1a>
 800c5aa:	0793      	lsls	r3, r2, #30
 800c5ac:	680e      	ldr	r6, [r1, #0]
 800c5ae:	bf08      	it	eq
 800c5b0:	694b      	ldreq	r3, [r1, #20]
 800c5b2:	600f      	str	r7, [r1, #0]
 800c5b4:	bf18      	it	ne
 800c5b6:	2300      	movne	r3, #0
 800c5b8:	eba6 0807 	sub.w	r8, r6, r7
 800c5bc:	608b      	str	r3, [r1, #8]
 800c5be:	f1b8 0f00 	cmp.w	r8, #0
 800c5c2:	dd9c      	ble.n	800c4fe <__sflush_r+0x1a>
 800c5c4:	4643      	mov	r3, r8
 800c5c6:	463a      	mov	r2, r7
 800c5c8:	6a21      	ldr	r1, [r4, #32]
 800c5ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c5cc:	4628      	mov	r0, r5
 800c5ce:	47b0      	blx	r6
 800c5d0:	2800      	cmp	r0, #0
 800c5d2:	dc06      	bgt.n	800c5e2 <__sflush_r+0xfe>
 800c5d4:	89a3      	ldrh	r3, [r4, #12]
 800c5d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c5da:	81a3      	strh	r3, [r4, #12]
 800c5dc:	f04f 30ff 	mov.w	r0, #4294967295
 800c5e0:	e78e      	b.n	800c500 <__sflush_r+0x1c>
 800c5e2:	4407      	add	r7, r0
 800c5e4:	eba8 0800 	sub.w	r8, r8, r0
 800c5e8:	e7e9      	b.n	800c5be <__sflush_r+0xda>
 800c5ea:	bf00      	nop
 800c5ec:	20400001 	.word	0x20400001

0800c5f0 <_fflush_r>:
 800c5f0:	b538      	push	{r3, r4, r5, lr}
 800c5f2:	690b      	ldr	r3, [r1, #16]
 800c5f4:	4605      	mov	r5, r0
 800c5f6:	460c      	mov	r4, r1
 800c5f8:	b1db      	cbz	r3, 800c632 <_fflush_r+0x42>
 800c5fa:	b118      	cbz	r0, 800c604 <_fflush_r+0x14>
 800c5fc:	6983      	ldr	r3, [r0, #24]
 800c5fe:	b90b      	cbnz	r3, 800c604 <_fflush_r+0x14>
 800c600:	f000 f860 	bl	800c6c4 <__sinit>
 800c604:	4b0c      	ldr	r3, [pc, #48]	; (800c638 <_fflush_r+0x48>)
 800c606:	429c      	cmp	r4, r3
 800c608:	d109      	bne.n	800c61e <_fflush_r+0x2e>
 800c60a:	686c      	ldr	r4, [r5, #4]
 800c60c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c610:	b17b      	cbz	r3, 800c632 <_fflush_r+0x42>
 800c612:	4621      	mov	r1, r4
 800c614:	4628      	mov	r0, r5
 800c616:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c61a:	f7ff bf63 	b.w	800c4e4 <__sflush_r>
 800c61e:	4b07      	ldr	r3, [pc, #28]	; (800c63c <_fflush_r+0x4c>)
 800c620:	429c      	cmp	r4, r3
 800c622:	d101      	bne.n	800c628 <_fflush_r+0x38>
 800c624:	68ac      	ldr	r4, [r5, #8]
 800c626:	e7f1      	b.n	800c60c <_fflush_r+0x1c>
 800c628:	4b05      	ldr	r3, [pc, #20]	; (800c640 <_fflush_r+0x50>)
 800c62a:	429c      	cmp	r4, r3
 800c62c:	bf08      	it	eq
 800c62e:	68ec      	ldreq	r4, [r5, #12]
 800c630:	e7ec      	b.n	800c60c <_fflush_r+0x1c>
 800c632:	2000      	movs	r0, #0
 800c634:	bd38      	pop	{r3, r4, r5, pc}
 800c636:	bf00      	nop
 800c638:	0800cbfc 	.word	0x0800cbfc
 800c63c:	0800cc1c 	.word	0x0800cc1c
 800c640:	0800cbdc 	.word	0x0800cbdc

0800c644 <std>:
 800c644:	2300      	movs	r3, #0
 800c646:	b510      	push	{r4, lr}
 800c648:	4604      	mov	r4, r0
 800c64a:	e9c0 3300 	strd	r3, r3, [r0]
 800c64e:	6083      	str	r3, [r0, #8]
 800c650:	8181      	strh	r1, [r0, #12]
 800c652:	6643      	str	r3, [r0, #100]	; 0x64
 800c654:	81c2      	strh	r2, [r0, #14]
 800c656:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c65a:	6183      	str	r3, [r0, #24]
 800c65c:	4619      	mov	r1, r3
 800c65e:	2208      	movs	r2, #8
 800c660:	305c      	adds	r0, #92	; 0x5c
 800c662:	f7ff fe0b 	bl	800c27c <memset>
 800c666:	4b05      	ldr	r3, [pc, #20]	; (800c67c <std+0x38>)
 800c668:	6263      	str	r3, [r4, #36]	; 0x24
 800c66a:	4b05      	ldr	r3, [pc, #20]	; (800c680 <std+0x3c>)
 800c66c:	62a3      	str	r3, [r4, #40]	; 0x28
 800c66e:	4b05      	ldr	r3, [pc, #20]	; (800c684 <std+0x40>)
 800c670:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c672:	4b05      	ldr	r3, [pc, #20]	; (800c688 <std+0x44>)
 800c674:	6224      	str	r4, [r4, #32]
 800c676:	6323      	str	r3, [r4, #48]	; 0x30
 800c678:	bd10      	pop	{r4, pc}
 800c67a:	bf00      	nop
 800c67c:	0800ca11 	.word	0x0800ca11
 800c680:	0800ca33 	.word	0x0800ca33
 800c684:	0800ca6b 	.word	0x0800ca6b
 800c688:	0800ca8f 	.word	0x0800ca8f

0800c68c <_cleanup_r>:
 800c68c:	4901      	ldr	r1, [pc, #4]	; (800c694 <_cleanup_r+0x8>)
 800c68e:	f000 b885 	b.w	800c79c <_fwalk_reent>
 800c692:	bf00      	nop
 800c694:	0800c5f1 	.word	0x0800c5f1

0800c698 <__sfmoreglue>:
 800c698:	b570      	push	{r4, r5, r6, lr}
 800c69a:	1e4a      	subs	r2, r1, #1
 800c69c:	2568      	movs	r5, #104	; 0x68
 800c69e:	4355      	muls	r5, r2
 800c6a0:	460e      	mov	r6, r1
 800c6a2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c6a6:	f000 f949 	bl	800c93c <_malloc_r>
 800c6aa:	4604      	mov	r4, r0
 800c6ac:	b140      	cbz	r0, 800c6c0 <__sfmoreglue+0x28>
 800c6ae:	2100      	movs	r1, #0
 800c6b0:	e9c0 1600 	strd	r1, r6, [r0]
 800c6b4:	300c      	adds	r0, #12
 800c6b6:	60a0      	str	r0, [r4, #8]
 800c6b8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c6bc:	f7ff fdde 	bl	800c27c <memset>
 800c6c0:	4620      	mov	r0, r4
 800c6c2:	bd70      	pop	{r4, r5, r6, pc}

0800c6c4 <__sinit>:
 800c6c4:	6983      	ldr	r3, [r0, #24]
 800c6c6:	b510      	push	{r4, lr}
 800c6c8:	4604      	mov	r4, r0
 800c6ca:	bb33      	cbnz	r3, 800c71a <__sinit+0x56>
 800c6cc:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800c6d0:	6503      	str	r3, [r0, #80]	; 0x50
 800c6d2:	4b12      	ldr	r3, [pc, #72]	; (800c71c <__sinit+0x58>)
 800c6d4:	4a12      	ldr	r2, [pc, #72]	; (800c720 <__sinit+0x5c>)
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	6282      	str	r2, [r0, #40]	; 0x28
 800c6da:	4298      	cmp	r0, r3
 800c6dc:	bf04      	itt	eq
 800c6de:	2301      	moveq	r3, #1
 800c6e0:	6183      	streq	r3, [r0, #24]
 800c6e2:	f000 f81f 	bl	800c724 <__sfp>
 800c6e6:	6060      	str	r0, [r4, #4]
 800c6e8:	4620      	mov	r0, r4
 800c6ea:	f000 f81b 	bl	800c724 <__sfp>
 800c6ee:	60a0      	str	r0, [r4, #8]
 800c6f0:	4620      	mov	r0, r4
 800c6f2:	f000 f817 	bl	800c724 <__sfp>
 800c6f6:	2200      	movs	r2, #0
 800c6f8:	60e0      	str	r0, [r4, #12]
 800c6fa:	2104      	movs	r1, #4
 800c6fc:	6860      	ldr	r0, [r4, #4]
 800c6fe:	f7ff ffa1 	bl	800c644 <std>
 800c702:	2201      	movs	r2, #1
 800c704:	2109      	movs	r1, #9
 800c706:	68a0      	ldr	r0, [r4, #8]
 800c708:	f7ff ff9c 	bl	800c644 <std>
 800c70c:	2202      	movs	r2, #2
 800c70e:	2112      	movs	r1, #18
 800c710:	68e0      	ldr	r0, [r4, #12]
 800c712:	f7ff ff97 	bl	800c644 <std>
 800c716:	2301      	movs	r3, #1
 800c718:	61a3      	str	r3, [r4, #24]
 800c71a:	bd10      	pop	{r4, pc}
 800c71c:	0800cbd8 	.word	0x0800cbd8
 800c720:	0800c68d 	.word	0x0800c68d

0800c724 <__sfp>:
 800c724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c726:	4b1b      	ldr	r3, [pc, #108]	; (800c794 <__sfp+0x70>)
 800c728:	681e      	ldr	r6, [r3, #0]
 800c72a:	69b3      	ldr	r3, [r6, #24]
 800c72c:	4607      	mov	r7, r0
 800c72e:	b913      	cbnz	r3, 800c736 <__sfp+0x12>
 800c730:	4630      	mov	r0, r6
 800c732:	f7ff ffc7 	bl	800c6c4 <__sinit>
 800c736:	3648      	adds	r6, #72	; 0x48
 800c738:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c73c:	3b01      	subs	r3, #1
 800c73e:	d503      	bpl.n	800c748 <__sfp+0x24>
 800c740:	6833      	ldr	r3, [r6, #0]
 800c742:	b133      	cbz	r3, 800c752 <__sfp+0x2e>
 800c744:	6836      	ldr	r6, [r6, #0]
 800c746:	e7f7      	b.n	800c738 <__sfp+0x14>
 800c748:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c74c:	b16d      	cbz	r5, 800c76a <__sfp+0x46>
 800c74e:	3468      	adds	r4, #104	; 0x68
 800c750:	e7f4      	b.n	800c73c <__sfp+0x18>
 800c752:	2104      	movs	r1, #4
 800c754:	4638      	mov	r0, r7
 800c756:	f7ff ff9f 	bl	800c698 <__sfmoreglue>
 800c75a:	6030      	str	r0, [r6, #0]
 800c75c:	2800      	cmp	r0, #0
 800c75e:	d1f1      	bne.n	800c744 <__sfp+0x20>
 800c760:	230c      	movs	r3, #12
 800c762:	603b      	str	r3, [r7, #0]
 800c764:	4604      	mov	r4, r0
 800c766:	4620      	mov	r0, r4
 800c768:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c76a:	4b0b      	ldr	r3, [pc, #44]	; (800c798 <__sfp+0x74>)
 800c76c:	6665      	str	r5, [r4, #100]	; 0x64
 800c76e:	e9c4 5500 	strd	r5, r5, [r4]
 800c772:	60a5      	str	r5, [r4, #8]
 800c774:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800c778:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800c77c:	2208      	movs	r2, #8
 800c77e:	4629      	mov	r1, r5
 800c780:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c784:	f7ff fd7a 	bl	800c27c <memset>
 800c788:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c78c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c790:	e7e9      	b.n	800c766 <__sfp+0x42>
 800c792:	bf00      	nop
 800c794:	0800cbd8 	.word	0x0800cbd8
 800c798:	ffff0001 	.word	0xffff0001

0800c79c <_fwalk_reent>:
 800c79c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c7a0:	4680      	mov	r8, r0
 800c7a2:	4689      	mov	r9, r1
 800c7a4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c7a8:	2600      	movs	r6, #0
 800c7aa:	b914      	cbnz	r4, 800c7b2 <_fwalk_reent+0x16>
 800c7ac:	4630      	mov	r0, r6
 800c7ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c7b2:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800c7b6:	3f01      	subs	r7, #1
 800c7b8:	d501      	bpl.n	800c7be <_fwalk_reent+0x22>
 800c7ba:	6824      	ldr	r4, [r4, #0]
 800c7bc:	e7f5      	b.n	800c7aa <_fwalk_reent+0xe>
 800c7be:	89ab      	ldrh	r3, [r5, #12]
 800c7c0:	2b01      	cmp	r3, #1
 800c7c2:	d907      	bls.n	800c7d4 <_fwalk_reent+0x38>
 800c7c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c7c8:	3301      	adds	r3, #1
 800c7ca:	d003      	beq.n	800c7d4 <_fwalk_reent+0x38>
 800c7cc:	4629      	mov	r1, r5
 800c7ce:	4640      	mov	r0, r8
 800c7d0:	47c8      	blx	r9
 800c7d2:	4306      	orrs	r6, r0
 800c7d4:	3568      	adds	r5, #104	; 0x68
 800c7d6:	e7ee      	b.n	800c7b6 <_fwalk_reent+0x1a>

0800c7d8 <__swhatbuf_r>:
 800c7d8:	b570      	push	{r4, r5, r6, lr}
 800c7da:	460e      	mov	r6, r1
 800c7dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7e0:	2900      	cmp	r1, #0
 800c7e2:	b096      	sub	sp, #88	; 0x58
 800c7e4:	4614      	mov	r4, r2
 800c7e6:	461d      	mov	r5, r3
 800c7e8:	da07      	bge.n	800c7fa <__swhatbuf_r+0x22>
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	602b      	str	r3, [r5, #0]
 800c7ee:	89b3      	ldrh	r3, [r6, #12]
 800c7f0:	061a      	lsls	r2, r3, #24
 800c7f2:	d410      	bmi.n	800c816 <__swhatbuf_r+0x3e>
 800c7f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c7f8:	e00e      	b.n	800c818 <__swhatbuf_r+0x40>
 800c7fa:	466a      	mov	r2, sp
 800c7fc:	f000 f96e 	bl	800cadc <_fstat_r>
 800c800:	2800      	cmp	r0, #0
 800c802:	dbf2      	blt.n	800c7ea <__swhatbuf_r+0x12>
 800c804:	9a01      	ldr	r2, [sp, #4]
 800c806:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c80a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c80e:	425a      	negs	r2, r3
 800c810:	415a      	adcs	r2, r3
 800c812:	602a      	str	r2, [r5, #0]
 800c814:	e7ee      	b.n	800c7f4 <__swhatbuf_r+0x1c>
 800c816:	2340      	movs	r3, #64	; 0x40
 800c818:	2000      	movs	r0, #0
 800c81a:	6023      	str	r3, [r4, #0]
 800c81c:	b016      	add	sp, #88	; 0x58
 800c81e:	bd70      	pop	{r4, r5, r6, pc}

0800c820 <__smakebuf_r>:
 800c820:	898b      	ldrh	r3, [r1, #12]
 800c822:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c824:	079d      	lsls	r5, r3, #30
 800c826:	4606      	mov	r6, r0
 800c828:	460c      	mov	r4, r1
 800c82a:	d507      	bpl.n	800c83c <__smakebuf_r+0x1c>
 800c82c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c830:	6023      	str	r3, [r4, #0]
 800c832:	6123      	str	r3, [r4, #16]
 800c834:	2301      	movs	r3, #1
 800c836:	6163      	str	r3, [r4, #20]
 800c838:	b002      	add	sp, #8
 800c83a:	bd70      	pop	{r4, r5, r6, pc}
 800c83c:	ab01      	add	r3, sp, #4
 800c83e:	466a      	mov	r2, sp
 800c840:	f7ff ffca 	bl	800c7d8 <__swhatbuf_r>
 800c844:	9900      	ldr	r1, [sp, #0]
 800c846:	4605      	mov	r5, r0
 800c848:	4630      	mov	r0, r6
 800c84a:	f000 f877 	bl	800c93c <_malloc_r>
 800c84e:	b948      	cbnz	r0, 800c864 <__smakebuf_r+0x44>
 800c850:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c854:	059a      	lsls	r2, r3, #22
 800c856:	d4ef      	bmi.n	800c838 <__smakebuf_r+0x18>
 800c858:	f023 0303 	bic.w	r3, r3, #3
 800c85c:	f043 0302 	orr.w	r3, r3, #2
 800c860:	81a3      	strh	r3, [r4, #12]
 800c862:	e7e3      	b.n	800c82c <__smakebuf_r+0xc>
 800c864:	4b0d      	ldr	r3, [pc, #52]	; (800c89c <__smakebuf_r+0x7c>)
 800c866:	62b3      	str	r3, [r6, #40]	; 0x28
 800c868:	89a3      	ldrh	r3, [r4, #12]
 800c86a:	6020      	str	r0, [r4, #0]
 800c86c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c870:	81a3      	strh	r3, [r4, #12]
 800c872:	9b00      	ldr	r3, [sp, #0]
 800c874:	6163      	str	r3, [r4, #20]
 800c876:	9b01      	ldr	r3, [sp, #4]
 800c878:	6120      	str	r0, [r4, #16]
 800c87a:	b15b      	cbz	r3, 800c894 <__smakebuf_r+0x74>
 800c87c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c880:	4630      	mov	r0, r6
 800c882:	f000 f93d 	bl	800cb00 <_isatty_r>
 800c886:	b128      	cbz	r0, 800c894 <__smakebuf_r+0x74>
 800c888:	89a3      	ldrh	r3, [r4, #12]
 800c88a:	f023 0303 	bic.w	r3, r3, #3
 800c88e:	f043 0301 	orr.w	r3, r3, #1
 800c892:	81a3      	strh	r3, [r4, #12]
 800c894:	89a3      	ldrh	r3, [r4, #12]
 800c896:	431d      	orrs	r5, r3
 800c898:	81a5      	strh	r5, [r4, #12]
 800c89a:	e7cd      	b.n	800c838 <__smakebuf_r+0x18>
 800c89c:	0800c68d 	.word	0x0800c68d

0800c8a0 <_free_r>:
 800c8a0:	b538      	push	{r3, r4, r5, lr}
 800c8a2:	4605      	mov	r5, r0
 800c8a4:	2900      	cmp	r1, #0
 800c8a6:	d045      	beq.n	800c934 <_free_r+0x94>
 800c8a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c8ac:	1f0c      	subs	r4, r1, #4
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	bfb8      	it	lt
 800c8b2:	18e4      	addlt	r4, r4, r3
 800c8b4:	f000 f946 	bl	800cb44 <__malloc_lock>
 800c8b8:	4a1f      	ldr	r2, [pc, #124]	; (800c938 <_free_r+0x98>)
 800c8ba:	6813      	ldr	r3, [r2, #0]
 800c8bc:	4610      	mov	r0, r2
 800c8be:	b933      	cbnz	r3, 800c8ce <_free_r+0x2e>
 800c8c0:	6063      	str	r3, [r4, #4]
 800c8c2:	6014      	str	r4, [r2, #0]
 800c8c4:	4628      	mov	r0, r5
 800c8c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c8ca:	f000 b93c 	b.w	800cb46 <__malloc_unlock>
 800c8ce:	42a3      	cmp	r3, r4
 800c8d0:	d90c      	bls.n	800c8ec <_free_r+0x4c>
 800c8d2:	6821      	ldr	r1, [r4, #0]
 800c8d4:	1862      	adds	r2, r4, r1
 800c8d6:	4293      	cmp	r3, r2
 800c8d8:	bf04      	itt	eq
 800c8da:	681a      	ldreq	r2, [r3, #0]
 800c8dc:	685b      	ldreq	r3, [r3, #4]
 800c8de:	6063      	str	r3, [r4, #4]
 800c8e0:	bf04      	itt	eq
 800c8e2:	1852      	addeq	r2, r2, r1
 800c8e4:	6022      	streq	r2, [r4, #0]
 800c8e6:	6004      	str	r4, [r0, #0]
 800c8e8:	e7ec      	b.n	800c8c4 <_free_r+0x24>
 800c8ea:	4613      	mov	r3, r2
 800c8ec:	685a      	ldr	r2, [r3, #4]
 800c8ee:	b10a      	cbz	r2, 800c8f4 <_free_r+0x54>
 800c8f0:	42a2      	cmp	r2, r4
 800c8f2:	d9fa      	bls.n	800c8ea <_free_r+0x4a>
 800c8f4:	6819      	ldr	r1, [r3, #0]
 800c8f6:	1858      	adds	r0, r3, r1
 800c8f8:	42a0      	cmp	r0, r4
 800c8fa:	d10b      	bne.n	800c914 <_free_r+0x74>
 800c8fc:	6820      	ldr	r0, [r4, #0]
 800c8fe:	4401      	add	r1, r0
 800c900:	1858      	adds	r0, r3, r1
 800c902:	4282      	cmp	r2, r0
 800c904:	6019      	str	r1, [r3, #0]
 800c906:	d1dd      	bne.n	800c8c4 <_free_r+0x24>
 800c908:	6810      	ldr	r0, [r2, #0]
 800c90a:	6852      	ldr	r2, [r2, #4]
 800c90c:	605a      	str	r2, [r3, #4]
 800c90e:	4401      	add	r1, r0
 800c910:	6019      	str	r1, [r3, #0]
 800c912:	e7d7      	b.n	800c8c4 <_free_r+0x24>
 800c914:	d902      	bls.n	800c91c <_free_r+0x7c>
 800c916:	230c      	movs	r3, #12
 800c918:	602b      	str	r3, [r5, #0]
 800c91a:	e7d3      	b.n	800c8c4 <_free_r+0x24>
 800c91c:	6820      	ldr	r0, [r4, #0]
 800c91e:	1821      	adds	r1, r4, r0
 800c920:	428a      	cmp	r2, r1
 800c922:	bf04      	itt	eq
 800c924:	6811      	ldreq	r1, [r2, #0]
 800c926:	6852      	ldreq	r2, [r2, #4]
 800c928:	6062      	str	r2, [r4, #4]
 800c92a:	bf04      	itt	eq
 800c92c:	1809      	addeq	r1, r1, r0
 800c92e:	6021      	streq	r1, [r4, #0]
 800c930:	605c      	str	r4, [r3, #4]
 800c932:	e7c7      	b.n	800c8c4 <_free_r+0x24>
 800c934:	bd38      	pop	{r3, r4, r5, pc}
 800c936:	bf00      	nop
 800c938:	20000358 	.word	0x20000358

0800c93c <_malloc_r>:
 800c93c:	b570      	push	{r4, r5, r6, lr}
 800c93e:	1ccd      	adds	r5, r1, #3
 800c940:	f025 0503 	bic.w	r5, r5, #3
 800c944:	3508      	adds	r5, #8
 800c946:	2d0c      	cmp	r5, #12
 800c948:	bf38      	it	cc
 800c94a:	250c      	movcc	r5, #12
 800c94c:	2d00      	cmp	r5, #0
 800c94e:	4606      	mov	r6, r0
 800c950:	db01      	blt.n	800c956 <_malloc_r+0x1a>
 800c952:	42a9      	cmp	r1, r5
 800c954:	d903      	bls.n	800c95e <_malloc_r+0x22>
 800c956:	230c      	movs	r3, #12
 800c958:	6033      	str	r3, [r6, #0]
 800c95a:	2000      	movs	r0, #0
 800c95c:	bd70      	pop	{r4, r5, r6, pc}
 800c95e:	f000 f8f1 	bl	800cb44 <__malloc_lock>
 800c962:	4a21      	ldr	r2, [pc, #132]	; (800c9e8 <_malloc_r+0xac>)
 800c964:	6814      	ldr	r4, [r2, #0]
 800c966:	4621      	mov	r1, r4
 800c968:	b991      	cbnz	r1, 800c990 <_malloc_r+0x54>
 800c96a:	4c20      	ldr	r4, [pc, #128]	; (800c9ec <_malloc_r+0xb0>)
 800c96c:	6823      	ldr	r3, [r4, #0]
 800c96e:	b91b      	cbnz	r3, 800c978 <_malloc_r+0x3c>
 800c970:	4630      	mov	r0, r6
 800c972:	f000 f83d 	bl	800c9f0 <_sbrk_r>
 800c976:	6020      	str	r0, [r4, #0]
 800c978:	4629      	mov	r1, r5
 800c97a:	4630      	mov	r0, r6
 800c97c:	f000 f838 	bl	800c9f0 <_sbrk_r>
 800c980:	1c43      	adds	r3, r0, #1
 800c982:	d124      	bne.n	800c9ce <_malloc_r+0x92>
 800c984:	230c      	movs	r3, #12
 800c986:	6033      	str	r3, [r6, #0]
 800c988:	4630      	mov	r0, r6
 800c98a:	f000 f8dc 	bl	800cb46 <__malloc_unlock>
 800c98e:	e7e4      	b.n	800c95a <_malloc_r+0x1e>
 800c990:	680b      	ldr	r3, [r1, #0]
 800c992:	1b5b      	subs	r3, r3, r5
 800c994:	d418      	bmi.n	800c9c8 <_malloc_r+0x8c>
 800c996:	2b0b      	cmp	r3, #11
 800c998:	d90f      	bls.n	800c9ba <_malloc_r+0x7e>
 800c99a:	600b      	str	r3, [r1, #0]
 800c99c:	50cd      	str	r5, [r1, r3]
 800c99e:	18cc      	adds	r4, r1, r3
 800c9a0:	4630      	mov	r0, r6
 800c9a2:	f000 f8d0 	bl	800cb46 <__malloc_unlock>
 800c9a6:	f104 000b 	add.w	r0, r4, #11
 800c9aa:	1d23      	adds	r3, r4, #4
 800c9ac:	f020 0007 	bic.w	r0, r0, #7
 800c9b0:	1ac3      	subs	r3, r0, r3
 800c9b2:	d0d3      	beq.n	800c95c <_malloc_r+0x20>
 800c9b4:	425a      	negs	r2, r3
 800c9b6:	50e2      	str	r2, [r4, r3]
 800c9b8:	e7d0      	b.n	800c95c <_malloc_r+0x20>
 800c9ba:	428c      	cmp	r4, r1
 800c9bc:	684b      	ldr	r3, [r1, #4]
 800c9be:	bf16      	itet	ne
 800c9c0:	6063      	strne	r3, [r4, #4]
 800c9c2:	6013      	streq	r3, [r2, #0]
 800c9c4:	460c      	movne	r4, r1
 800c9c6:	e7eb      	b.n	800c9a0 <_malloc_r+0x64>
 800c9c8:	460c      	mov	r4, r1
 800c9ca:	6849      	ldr	r1, [r1, #4]
 800c9cc:	e7cc      	b.n	800c968 <_malloc_r+0x2c>
 800c9ce:	1cc4      	adds	r4, r0, #3
 800c9d0:	f024 0403 	bic.w	r4, r4, #3
 800c9d4:	42a0      	cmp	r0, r4
 800c9d6:	d005      	beq.n	800c9e4 <_malloc_r+0xa8>
 800c9d8:	1a21      	subs	r1, r4, r0
 800c9da:	4630      	mov	r0, r6
 800c9dc:	f000 f808 	bl	800c9f0 <_sbrk_r>
 800c9e0:	3001      	adds	r0, #1
 800c9e2:	d0cf      	beq.n	800c984 <_malloc_r+0x48>
 800c9e4:	6025      	str	r5, [r4, #0]
 800c9e6:	e7db      	b.n	800c9a0 <_malloc_r+0x64>
 800c9e8:	20000358 	.word	0x20000358
 800c9ec:	2000035c 	.word	0x2000035c

0800c9f0 <_sbrk_r>:
 800c9f0:	b538      	push	{r3, r4, r5, lr}
 800c9f2:	4c06      	ldr	r4, [pc, #24]	; (800ca0c <_sbrk_r+0x1c>)
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	4605      	mov	r5, r0
 800c9f8:	4608      	mov	r0, r1
 800c9fa:	6023      	str	r3, [r4, #0]
 800c9fc:	f7f8 fbb0 	bl	8005160 <_sbrk>
 800ca00:	1c43      	adds	r3, r0, #1
 800ca02:	d102      	bne.n	800ca0a <_sbrk_r+0x1a>
 800ca04:	6823      	ldr	r3, [r4, #0]
 800ca06:	b103      	cbz	r3, 800ca0a <_sbrk_r+0x1a>
 800ca08:	602b      	str	r3, [r5, #0]
 800ca0a:	bd38      	pop	{r3, r4, r5, pc}
 800ca0c:	2000112c 	.word	0x2000112c

0800ca10 <__sread>:
 800ca10:	b510      	push	{r4, lr}
 800ca12:	460c      	mov	r4, r1
 800ca14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca18:	f000 f896 	bl	800cb48 <_read_r>
 800ca1c:	2800      	cmp	r0, #0
 800ca1e:	bfab      	itete	ge
 800ca20:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ca22:	89a3      	ldrhlt	r3, [r4, #12]
 800ca24:	181b      	addge	r3, r3, r0
 800ca26:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ca2a:	bfac      	ite	ge
 800ca2c:	6563      	strge	r3, [r4, #84]	; 0x54
 800ca2e:	81a3      	strhlt	r3, [r4, #12]
 800ca30:	bd10      	pop	{r4, pc}

0800ca32 <__swrite>:
 800ca32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca36:	461f      	mov	r7, r3
 800ca38:	898b      	ldrh	r3, [r1, #12]
 800ca3a:	05db      	lsls	r3, r3, #23
 800ca3c:	4605      	mov	r5, r0
 800ca3e:	460c      	mov	r4, r1
 800ca40:	4616      	mov	r6, r2
 800ca42:	d505      	bpl.n	800ca50 <__swrite+0x1e>
 800ca44:	2302      	movs	r3, #2
 800ca46:	2200      	movs	r2, #0
 800ca48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca4c:	f000 f868 	bl	800cb20 <_lseek_r>
 800ca50:	89a3      	ldrh	r3, [r4, #12]
 800ca52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ca56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ca5a:	81a3      	strh	r3, [r4, #12]
 800ca5c:	4632      	mov	r2, r6
 800ca5e:	463b      	mov	r3, r7
 800ca60:	4628      	mov	r0, r5
 800ca62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca66:	f000 b817 	b.w	800ca98 <_write_r>

0800ca6a <__sseek>:
 800ca6a:	b510      	push	{r4, lr}
 800ca6c:	460c      	mov	r4, r1
 800ca6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca72:	f000 f855 	bl	800cb20 <_lseek_r>
 800ca76:	1c43      	adds	r3, r0, #1
 800ca78:	89a3      	ldrh	r3, [r4, #12]
 800ca7a:	bf15      	itete	ne
 800ca7c:	6560      	strne	r0, [r4, #84]	; 0x54
 800ca7e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ca82:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ca86:	81a3      	strheq	r3, [r4, #12]
 800ca88:	bf18      	it	ne
 800ca8a:	81a3      	strhne	r3, [r4, #12]
 800ca8c:	bd10      	pop	{r4, pc}

0800ca8e <__sclose>:
 800ca8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca92:	f000 b813 	b.w	800cabc <_close_r>
	...

0800ca98 <_write_r>:
 800ca98:	b538      	push	{r3, r4, r5, lr}
 800ca9a:	4c07      	ldr	r4, [pc, #28]	; (800cab8 <_write_r+0x20>)
 800ca9c:	4605      	mov	r5, r0
 800ca9e:	4608      	mov	r0, r1
 800caa0:	4611      	mov	r1, r2
 800caa2:	2200      	movs	r2, #0
 800caa4:	6022      	str	r2, [r4, #0]
 800caa6:	461a      	mov	r2, r3
 800caa8:	f7f8 fb09 	bl	80050be <_write>
 800caac:	1c43      	adds	r3, r0, #1
 800caae:	d102      	bne.n	800cab6 <_write_r+0x1e>
 800cab0:	6823      	ldr	r3, [r4, #0]
 800cab2:	b103      	cbz	r3, 800cab6 <_write_r+0x1e>
 800cab4:	602b      	str	r3, [r5, #0]
 800cab6:	bd38      	pop	{r3, r4, r5, pc}
 800cab8:	2000112c 	.word	0x2000112c

0800cabc <_close_r>:
 800cabc:	b538      	push	{r3, r4, r5, lr}
 800cabe:	4c06      	ldr	r4, [pc, #24]	; (800cad8 <_close_r+0x1c>)
 800cac0:	2300      	movs	r3, #0
 800cac2:	4605      	mov	r5, r0
 800cac4:	4608      	mov	r0, r1
 800cac6:	6023      	str	r3, [r4, #0]
 800cac8:	f7f8 fb15 	bl	80050f6 <_close>
 800cacc:	1c43      	adds	r3, r0, #1
 800cace:	d102      	bne.n	800cad6 <_close_r+0x1a>
 800cad0:	6823      	ldr	r3, [r4, #0]
 800cad2:	b103      	cbz	r3, 800cad6 <_close_r+0x1a>
 800cad4:	602b      	str	r3, [r5, #0]
 800cad6:	bd38      	pop	{r3, r4, r5, pc}
 800cad8:	2000112c 	.word	0x2000112c

0800cadc <_fstat_r>:
 800cadc:	b538      	push	{r3, r4, r5, lr}
 800cade:	4c07      	ldr	r4, [pc, #28]	; (800cafc <_fstat_r+0x20>)
 800cae0:	2300      	movs	r3, #0
 800cae2:	4605      	mov	r5, r0
 800cae4:	4608      	mov	r0, r1
 800cae6:	4611      	mov	r1, r2
 800cae8:	6023      	str	r3, [r4, #0]
 800caea:	f7f8 fb10 	bl	800510e <_fstat>
 800caee:	1c43      	adds	r3, r0, #1
 800caf0:	d102      	bne.n	800caf8 <_fstat_r+0x1c>
 800caf2:	6823      	ldr	r3, [r4, #0]
 800caf4:	b103      	cbz	r3, 800caf8 <_fstat_r+0x1c>
 800caf6:	602b      	str	r3, [r5, #0]
 800caf8:	bd38      	pop	{r3, r4, r5, pc}
 800cafa:	bf00      	nop
 800cafc:	2000112c 	.word	0x2000112c

0800cb00 <_isatty_r>:
 800cb00:	b538      	push	{r3, r4, r5, lr}
 800cb02:	4c06      	ldr	r4, [pc, #24]	; (800cb1c <_isatty_r+0x1c>)
 800cb04:	2300      	movs	r3, #0
 800cb06:	4605      	mov	r5, r0
 800cb08:	4608      	mov	r0, r1
 800cb0a:	6023      	str	r3, [r4, #0]
 800cb0c:	f7f8 fb0f 	bl	800512e <_isatty>
 800cb10:	1c43      	adds	r3, r0, #1
 800cb12:	d102      	bne.n	800cb1a <_isatty_r+0x1a>
 800cb14:	6823      	ldr	r3, [r4, #0]
 800cb16:	b103      	cbz	r3, 800cb1a <_isatty_r+0x1a>
 800cb18:	602b      	str	r3, [r5, #0]
 800cb1a:	bd38      	pop	{r3, r4, r5, pc}
 800cb1c:	2000112c 	.word	0x2000112c

0800cb20 <_lseek_r>:
 800cb20:	b538      	push	{r3, r4, r5, lr}
 800cb22:	4c07      	ldr	r4, [pc, #28]	; (800cb40 <_lseek_r+0x20>)
 800cb24:	4605      	mov	r5, r0
 800cb26:	4608      	mov	r0, r1
 800cb28:	4611      	mov	r1, r2
 800cb2a:	2200      	movs	r2, #0
 800cb2c:	6022      	str	r2, [r4, #0]
 800cb2e:	461a      	mov	r2, r3
 800cb30:	f7f8 fb08 	bl	8005144 <_lseek>
 800cb34:	1c43      	adds	r3, r0, #1
 800cb36:	d102      	bne.n	800cb3e <_lseek_r+0x1e>
 800cb38:	6823      	ldr	r3, [r4, #0]
 800cb3a:	b103      	cbz	r3, 800cb3e <_lseek_r+0x1e>
 800cb3c:	602b      	str	r3, [r5, #0]
 800cb3e:	bd38      	pop	{r3, r4, r5, pc}
 800cb40:	2000112c 	.word	0x2000112c

0800cb44 <__malloc_lock>:
 800cb44:	4770      	bx	lr

0800cb46 <__malloc_unlock>:
 800cb46:	4770      	bx	lr

0800cb48 <_read_r>:
 800cb48:	b538      	push	{r3, r4, r5, lr}
 800cb4a:	4c07      	ldr	r4, [pc, #28]	; (800cb68 <_read_r+0x20>)
 800cb4c:	4605      	mov	r5, r0
 800cb4e:	4608      	mov	r0, r1
 800cb50:	4611      	mov	r1, r2
 800cb52:	2200      	movs	r2, #0
 800cb54:	6022      	str	r2, [r4, #0]
 800cb56:	461a      	mov	r2, r3
 800cb58:	f7f8 fa94 	bl	8005084 <_read>
 800cb5c:	1c43      	adds	r3, r0, #1
 800cb5e:	d102      	bne.n	800cb66 <_read_r+0x1e>
 800cb60:	6823      	ldr	r3, [r4, #0]
 800cb62:	b103      	cbz	r3, 800cb66 <_read_r+0x1e>
 800cb64:	602b      	str	r3, [r5, #0]
 800cb66:	bd38      	pop	{r3, r4, r5, pc}
 800cb68:	2000112c 	.word	0x2000112c

0800cb6c <_init>:
 800cb6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb6e:	bf00      	nop
 800cb70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb72:	bc08      	pop	{r3}
 800cb74:	469e      	mov	lr, r3
 800cb76:	4770      	bx	lr

0800cb78 <_fini>:
 800cb78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb7a:	bf00      	nop
 800cb7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb7e:	bc08      	pop	{r3}
 800cb80:	469e      	mov	lr, r3
 800cb82:	4770      	bx	lr
