

================================================================
== Vitis HLS Report for 'add_patch5'
================================================================
* Date:           Tue Jul 30 23:06:37 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.892 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |       Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_encodeCoordinates_fu_473  |encodeCoordinates  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                          Loop Name                                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_patch_perSuperpointSP0_add_patch_perPointSP0                                           |       80|       80|         2|          1|          1|    80|       yes|
        |- add_patch_perPropertyTypePP0_add_patch_perParallelogramPP0_add_patch_perPropertyLengthPP0  |      120|      120|         2|          1|          1|   120|       yes|
        |- add_patch_checkDiff                                                                        |        ?|        ?|         3|          3|          1|     ?|       yes|
        |- add_patch_perSuperpointSP1_add_patch_perPointSP1                                           |       80|       80|         2|          1|          1|    80|       yes|
        |- add_patch_perPropertyTypePP1_add_patch_perParallelogramPP1_add_patch_perPropertyLengthPP1  |      120|      120|         2|          1|          1|   120|       yes|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      913|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      428|    -|
|Register             |        -|     -|      249|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      249|     1341|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------+---------+----+---+----+-----+
    |           Instance           |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------+-------------------+---------+----+---+----+-----+
    |grp_encodeCoordinates_fu_473  |encodeCoordinates  |        0|   0|  0|   0|    0|
    +------------------------------+-------------------+---------+----+---+----+-----+
    |Total                         |                   |        0|   0|  0|   0|    0|
    +------------------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln329_1_fu_1077_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln329_fu_1089_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln335_fu_1156_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln340_fu_1133_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln345_1_fu_1166_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln345_fu_1178_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln351_1_fu_1325_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln351_fu_1236_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln357_fu_1319_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln362_1_fu_1308_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln362_fu_1268_p2       |         +|   0|  0|  13|           6|           6|
    |add_ln380_1_fu_635_p2      |         +|   0|  0|  16|           9|           9|
    |add_ln380_2_fu_630_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln380_fu_557_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln394_1_fu_706_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln394_fu_718_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln400_fu_785_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln405_1_fu_797_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln405_2_fu_762_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln405_3_fu_814_p2      |         +|   0|  0|  19|          12|          12|
    |add_ln405_fu_700_p2        |         +|   0|  0|  18|          11|          11|
    |add_ln410_1_fu_825_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln410_fu_837_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln416_1_fu_980_p2      |         +|   0|  0|  13|           6|           1|
    |add_ln416_fu_895_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln422_fu_974_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln427_1_fu_927_p2      |         +|   0|  0|  13|           6|           6|
    |add_ln427_2_fu_1017_p2     |         +|   0|  0|  70|          63|          63|
    |add_ln427_3_fu_963_p2      |         +|   0|  0|  17|           7|           7|
    |add_ln427_4_fu_1056_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln427_fu_997_p2        |         +|   0|  0|  18|          11|          11|
    |add_ln435_fu_1067_p2       |         +|   0|  0|  13|           6|           1|
    |empty_43_fu_532_p2         |         +|   0|  0|  17|          12|           7|
    |i_3_fu_582_p2              |         +|   0|  0|  15|           8|           1|
    |sub_fu_500_p2              |         +|   0|  0|  12|           5|           2|
    |empty_42_fu_526_p2         |         -|   0|  0|  17|          12|          12|
    |sub_ln362_fu_1298_p2       |         -|   0|  0|  17|          12|          12|
    |sub_ln427_1_fu_1047_p2     |         -|   0|  0|  17|          12|          12|
    |sub_ln427_fu_953_p2        |         -|   0|  0|  17|           7|           7|
    |and_ln345_fu_1230_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln410_fu_889_p2        |       and|   0|  0|   2|           1|           1|
    |grp_fu_480_p2              |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln325_fu_494_p2       |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln329_fu_1083_p2      |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln335_fu_1095_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln345_fu_1172_p2      |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln351_fu_1184_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln357_fu_1224_p2      |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln378_1_fu_577_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln378_fu_567_p2       |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln391_fu_680_p2       |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln394_fu_712_p2       |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln400_fu_724_p2       |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln410_fu_831_p2       |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln416_fu_843_p2       |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln422_fu_883_p2       |      icmp|   0|  0|   8|           3|           3|
    |or_ln340_fu_1145_p2        |        or|   0|  0|   8|           8|           1|
    |or_ln351_fu_1242_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln381_fu_660_p2         |        or|   0|  0|  12|          12|           4|
    |or_ln405_fu_774_p2         |        or|   0|  0|   8|           8|           1|
    |or_ln416_fu_901_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln874_1_fu_615_p2       |        or|   0|  0|  13|          13|           5|
    |or_ln874_fu_600_p2         |        or|   0|  0|  13|          13|           1|
    |select_ln329_1_fu_1109_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln329_fu_1101_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln345_1_fu_1198_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln345_fu_1190_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln351_1_fu_1256_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln351_2_fu_1331_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln351_fu_1248_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln394_1_fu_738_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln394_fu_730_p3     |    select|   0|  0|   5|           1|           1|
    |select_ln410_1_fu_857_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln410_fu_849_p3     |    select|   0|  0|   3|           1|           1|
    |select_ln416_1_fu_915_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln416_2_fu_986_p3   |    select|   0|  0|   6|           1|           1|
    |select_ln416_fu_907_p3     |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp1              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1    |       xor|   0|  0|   2|           2|           1|
    |xor_ln345_fu_1218_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln410_fu_877_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 913|         586|         436|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_2_reg_429                   |   9|          2|    3|          6|
    |a_3_reg_308                   |   9|          2|    3|          6|
    |a_4_reg_341                   |   9|          2|    3|          6|
    |a_reg_396                     |   9|          2|    3|          6|
    |ap_NS_fsm                     |  65|         16|    1|         16|
    |ap_enable_reg_pp1_iter1       |  14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1       |  14|          3|    1|          3|
    |ap_enable_reg_pp3_iter1       |  14|          3|    1|          3|
    |ap_enable_reg_pp4_iter1       |  14|          3|    1|          3|
    |ap_phi_mux_a_2_phi_fu_433_p4  |   9|          2|    3|          6|
    |ap_phi_mux_a_3_phi_fu_312_p4  |   9|          2|    3|          6|
    |ap_phi_mux_a_4_phi_fu_345_p4  |   9|          2|    3|          6|
    |ap_phi_mux_a_phi_fu_400_p4    |   9|          2|    3|          6|
    |ap_phi_mux_b_4_phi_fu_455_p4  |   9|          2|    3|          6|
    |ap_phi_mux_b_6_phi_fu_367_p4  |   9|          2|    3|          6|
    |b_4_reg_451                   |   9|          2|    3|          6|
    |b_5_reg_319                   |   9|          2|    5|         10|
    |b_6_reg_363                   |   9|          2|    3|          6|
    |b_reg_407                     |   9|          2|    5|         10|
    |c_4_reg_374                   |   9|          2|    3|          6|
    |c_reg_462                     |   9|          2|    3|          6|
    |i_reg_286                     |   9|          2|    8|         16|
    |indvar_flatten21_reg_418      |   9|          2|    7|         14|
    |indvar_flatten29_reg_297      |   9|          2|    7|         14|
    |indvar_flatten37_reg_352      |   9|          2|    6|         12|
    |indvar_flatten51_reg_330      |   9|          2|    7|         14|
    |indvar_flatten7_reg_440       |   9|          2|    6|         12|
    |indvar_flatten_reg_385        |   9|          2|    7|         14|
    |n_patches                     |  14|          3|    8|         24|
    |patches_parameters_address0   |  20|          4|   12|         48|
    |patches_superpoints_address0  |  26|          5|   12|         60|
    |wp_parameters_address0        |  14|          3|    7|         21|
    |wp_superpoints_address0       |  26|          5|    8|         40|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 428|         94|  152|        421|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_2_reg_429                       |   3|   0|    3|          0|
    |a_3_reg_308                       |   3|   0|    3|          0|
    |a_4_reg_341                       |   3|   0|    3|          0|
    |a_reg_396                         |   3|   0|    3|          0|
    |add_ln340_reg_1521                |   8|   0|    8|          0|
    |add_ln380_2_reg_1404              |   8|   0|    8|          0|
    |add_ln380_cast_reg_1371           |   8|   0|    9|          1|
    |add_ln380_reg_1366                |   8|   0|    8|          0|
    |add_ln405_reg_1430                |  11|   0|   11|          0|
    |ap_CS_fsm                         |  15|   0|   15|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1           |   1|   0|    1|          0|
    |b_4_reg_451                       |   3|   0|    3|          0|
    |b_5_reg_319                       |   5|   0|    5|          0|
    |b_6_reg_363                       |   3|   0|    3|          0|
    |b_reg_407                         |   5|   0|    5|          0|
    |c_4_reg_374                       |   3|   0|    3|          0|
    |c_reg_462                         |   3|   0|    3|          0|
    |i_3_reg_1389                      |   8|   0|    8|          0|
    |i_reg_286                         |   8|   0|    8|          0|
    |icmp_ln325_reg_1351               |   1|   0|    1|          0|
    |icmp_ln329_reg_1512               |   1|   0|    1|          0|
    |icmp_ln345_reg_1541               |   1|   0|    1|          0|
    |icmp_ln378_1_reg_1385             |   1|   0|    1|          0|
    |icmp_ln378_reg_1381               |   1|   0|    1|          0|
    |icmp_ln391_reg_1426               |   1|   0|    1|          0|
    |icmp_ln394_reg_1441               |   1|   0|    1|          0|
    |icmp_ln410_reg_1471               |   1|   0|    1|          0|
    |icmp_ln874_reg_1419               |   1|   0|    1|          0|
    |indvar_flatten21_reg_418          |   7|   0|    7|          0|
    |indvar_flatten29_reg_297          |   7|   0|    7|          0|
    |indvar_flatten37_reg_352          |   6|   0|    6|          0|
    |indvar_flatten51_reg_330          |   7|   0|    7|          0|
    |indvar_flatten7_reg_440           |   6|   0|    6|          0|
    |indvar_flatten_reg_385            |   7|   0|    7|          0|
    |patches_parameters_load_reg_1376  |  32|   0|   32|          0|
    |select_ln329_1_reg_1516           |   3|   0|    3|          0|
    |select_ln345_1_reg_1545           |   3|   0|    3|          0|
    |select_ln351_1_reg_1550           |   3|   0|    3|          0|
    |select_ln394_1_reg_1450           |   3|   0|    3|          0|
    |select_ln394_reg_1445             |   5|   0|    5|          0|
    |select_ln410_1_reg_1475           |   3|   0|    3|          0|
    |select_ln416_1_reg_1486           |   3|   0|    3|          0|
    |select_ln416_reg_1481             |   3|   0|    3|          0|
    |sub_reg_1355                      |   5|   0|    5|          0|
    |trunc_ln322_reg_1346              |   6|   0|    6|          0|
    |wp_superpoints_addr_5_reg_1399    |   3|   0|    8|          5|
    |zext_ln362_4_reg_1555             |  12|   0|   64|         52|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 249|   0|  307|         58|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|           add_patch5|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|           add_patch5|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|           add_patch5|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|           add_patch5|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|           add_patch5|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|           add_patch5|  return value|
|n_patches                     |  out|    8|      ap_vld|            n_patches|       pointer|
|n_patches_ap_vld              |  out|    1|      ap_vld|            n_patches|       pointer|
|n_patches_read                |   in|    8|     ap_none|       n_patches_read|        scalar|
|wp_superpoints_address0       |  out|    8|   ap_memory|       wp_superpoints|         array|
|wp_superpoints_ce0            |  out|    1|   ap_memory|       wp_superpoints|         array|
|wp_superpoints_q0             |   in|   32|   ap_memory|       wp_superpoints|         array|
|wp_parameters_address0        |  out|    7|   ap_memory|        wp_parameters|         array|
|wp_parameters_ce0             |  out|    1|   ap_memory|        wp_parameters|         array|
|wp_parameters_q0              |   in|   32|   ap_memory|        wp_parameters|         array|
|patches_superpoints_address0  |  out|   12|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_ce0       |  out|    1|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_we0       |  out|    1|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_d0        |  out|   32|   ap_memory|  patches_superpoints|         array|
|patches_superpoints_q0        |   in|   32|   ap_memory|  patches_superpoints|         array|
|patches_parameters_address0   |  out|   12|   ap_memory|   patches_parameters|         array|
|patches_parameters_ce0        |  out|    1|   ap_memory|   patches_parameters|         array|
|patches_parameters_we0        |  out|    1|   ap_memory|   patches_parameters|         array|
|patches_parameters_d0         |  out|   32|   ap_memory|   patches_parameters|         array|
|patches_parameters_q0         |   in|   32|   ap_memory|   patches_parameters|         array|
+------------------------------+-----+-----+------------+---------------------+--------------+

