// Seed: 3727958109
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    inout tri id_5,
    output supply1 id_6,
    output tri0 id_7,
    input wor id_8,
    output wire id_9,
    input wand id_10,
    output uwire id_11,
    output tri0 id_12,
    input wand id_13,
    input tri0 id_14,
    input tri0 id_15,
    output wire id_16,
    output wand id_17,
    output tri id_18,
    input tri id_19,
    input wire id_20,
    output uwire id_21,
    output wor id_22,
    input wor id_23,
    input tri id_24,
    output uwire id_25,
    input tri0 id_26,
    input wor id_27,
    output tri1 id_28,
    input supply1 id_29
);
  assign id_6 = 1'b0;
  uwire id_31 = 1;
  parameter id_32 = -1;
  parameter id_33 = 1;
  wor id_34 = (-1) % id_32;
  parameter id_35 = id_32;
  assign id_28 = id_19 == {1'b0 == 'b0, -1};
  assign module_1.id_0 = 0;
  wor id_36 = 1;
endmodule
module module_1 #(
    parameter id_0  = 32'd59,
    parameter id_12 = 32'd18,
    parameter id_6  = 32'd38
) (
    output tri  _id_0,
    output wire id_1,
    inout  wire id_2,
    input  wand id_3,
    input  tri  id_4,
    output tri0 id_5,
    input  tri1 _id_6,
    input  tri1 id_7,
    input  tri0 id_8
);
  logic [1  ==  id_0 : (  1  )] id_10;
  ;
  wire id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_3,
      id_8,
      id_4,
      id_2,
      id_5,
      id_5,
      id_2,
      id_1,
      id_8,
      id_1,
      id_1,
      id_3,
      id_2,
      id_4,
      id_5,
      id_5,
      id_1,
      id_4,
      id_3,
      id_2,
      id_2,
      id_4,
      id_3,
      id_1,
      id_2,
      id_8,
      id_2,
      id_7
  );
  localparam id_12 = 1 & {-1 != 1{-1}};
  wire [id_6 : id_12] id_13;
endmodule
