
Display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c02c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002b20  0800c2d0  0800c2d0  0000d2d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800edf0  0800edf0  0000fdf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800edf8  0800edf8  0000fdf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800edfc  0800edfc  0000fdfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000230  24000000  0800ee00  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000f7c  24000230  0800f030  00010230  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240011ac  0800f030  000111ac  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00010230  2**0
                  CONTENTS, READONLY
 10 .debug_info   000228ce  00000000  00000000  0001025e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004a6f  00000000  00000000  00032b2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001dc8  00000000  00000000  000375a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000016fc  00000000  00000000  00039368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0000a815  00000000  00000000  0003aa64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002846e  00000000  00000000  00045279  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00193aaf  00000000  00000000  0006d6e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00201196  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008b40  00000000  00000000  002011dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  00209d1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000230 	.word	0x24000230
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800c2b4 	.word	0x0800c2b4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000234 	.word	0x24000234
 80002dc:	0800c2b4 	.word	0x0800c2b4

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <FT5336_RegisterBusIO>:
  * @brief  Register IO bus to component object
  * @param  Component object pointer
  * @retval error status
  */
int32_t FT5336_RegisterBusIO (FT5336_Object_t *pObj, FT5336_IO_t *pIO)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b084      	sub	sp, #16
 8000394:	af00      	add	r7, sp, #0
 8000396:	6078      	str	r0, [r7, #4]
 8000398:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	2b00      	cmp	r3, #0
 800039e:	d103      	bne.n	80003a8 <FT5336_RegisterBusIO+0x18>
  {
    ret = FT5336_ERROR;
 80003a0:	f04f 33ff 	mov.w	r3, #4294967295
 80003a4:	60fb      	str	r3, [r7, #12]
 80003a6:	e02c      	b.n	8000402 <FT5336_RegisterBusIO+0x72>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 80003a8:	683b      	ldr	r3, [r7, #0]
 80003aa:	681a      	ldr	r2, [r3, #0]
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 80003b0:	683b      	ldr	r3, [r7, #0]
 80003b2:	685a      	ldr	r2, [r3, #4]
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 80003b8:	683b      	ldr	r3, [r7, #0]
 80003ba:	891a      	ldrh	r2, [r3, #8]
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80003c0:	683b      	ldr	r3, [r7, #0]
 80003c2:	68da      	ldr	r2, [r3, #12]
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80003c8:	683b      	ldr	r3, [r7, #0]
 80003ca:	691a      	ldr	r2, [r3, #16]
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	611a      	str	r2, [r3, #16]
    pObj->IO.GetTick   = pIO->GetTick;
 80003d0:	683b      	ldr	r3, [r7, #0]
 80003d2:	695a      	ldr	r2, [r3, #20]
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	615a      	str	r2, [r3, #20]

    pObj->Ctx.ReadReg  = ReadRegWrap;
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	4a0c      	ldr	r2, [pc, #48]	@ (800040c <FT5336_RegisterBusIO+0x7c>)
 80003dc:	61da      	str	r2, [r3, #28]
    pObj->Ctx.WriteReg = WriteRegWrap;
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	4a0b      	ldr	r2, [pc, #44]	@ (8000410 <FT5336_RegisterBusIO+0x80>)
 80003e2:	619a      	str	r2, [r3, #24]
    pObj->Ctx.handle   = pObj;
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	687a      	ldr	r2, [r7, #4]
 80003e8:	621a      	str	r2, [r3, #32]

    if(pObj->IO.Init != NULL)
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d004      	beq.n	80003fc <FT5336_RegisterBusIO+0x6c>
    {
      ret = pObj->IO.Init();
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	4798      	blx	r3
 80003f8:	60f8      	str	r0, [r7, #12]
 80003fa:	e002      	b.n	8000402 <FT5336_RegisterBusIO+0x72>
    }
    else
    {
      ret = FT5336_ERROR;
 80003fc:	f04f 33ff 	mov.w	r3, #4294967295
 8000400:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8000402:	68fb      	ldr	r3, [r7, #12]
}
 8000404:	4618      	mov	r0, r3
 8000406:	3710      	adds	r7, #16
 8000408:	46bd      	mov	sp, r7
 800040a:	bd80      	pop	{r7, pc}
 800040c:	08000809 	.word	0x08000809
 8000410:	0800083d 	.word	0x0800083d

08000414 <FT5336_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to FT5336 sensor capabilities
  * @retval Component status
  */
int32_t FT5336_GetCapabilities(FT5336_Object_t *pObj, FT5336_Capabilities_t *Capabilities)
{
 8000414:	b480      	push	{r7}
 8000416:	b083      	sub	sp, #12
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
 800041c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  /* Store component's capabilities */
  Capabilities->MultiTouch = 1;
 800041e:	683b      	ldr	r3, [r7, #0]
 8000420:	2201      	movs	r2, #1
 8000422:	701a      	strb	r2, [r3, #0]
  Capabilities->Gesture    = 1;
 8000424:	683b      	ldr	r3, [r7, #0]
 8000426:	2201      	movs	r2, #1
 8000428:	705a      	strb	r2, [r3, #1]
  Capabilities->MaxTouch   = FT5336_MAX_NB_TOUCH;
 800042a:	683b      	ldr	r3, [r7, #0]
 800042c:	2205      	movs	r2, #5
 800042e:	709a      	strb	r2, [r3, #2]
  Capabilities->MaxXl      = FT5336_MAX_X_LENGTH;
 8000430:	683b      	ldr	r3, [r7, #0]
 8000432:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000436:	605a      	str	r2, [r3, #4]
  Capabilities->MaxYl      = FT5336_MAX_Y_LENGTH;
 8000438:	683b      	ldr	r3, [r7, #0]
 800043a:	f44f 7288 	mov.w	r2, #272	@ 0x110
 800043e:	609a      	str	r2, [r3, #8]

  return FT5336_OK;
 8000440:	2300      	movs	r3, #0
}
 8000442:	4618      	mov	r0, r3
 8000444:	370c      	adds	r7, #12
 8000446:	46bd      	mov	sp, r7
 8000448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044c:	4770      	bx	lr

0800044e <FT5336_Init>:
  * @param  pObj Component object pointer
  * @param  GestureInit: Gesture init structure
  * @retval FT5336_OK
  */
int32_t FT5336_Init(FT5336_Object_t *pObj)
{
 800044e:	b580      	push	{r7, lr}
 8000450:	b084      	sub	sp, #16
 8000452:	af00      	add	r7, sp, #0
 8000454:	6078      	str	r0, [r7, #4]
  int32_t ret = FT5336_OK;
 8000456:	2300      	movs	r3, #0
 8000458:	60fb      	str	r3, [r7, #12]

  if(pObj->IsInitialized == 0U)
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000460:	2b00      	cmp	r3, #0
 8000462:	d10d      	bne.n	8000480 <FT5336_Init+0x32>
  {
    /* Initialize IO BUS layer */
    pObj->IO.Init();
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	4798      	blx	r3
    /* This is called internal calibration of the touch screen                 */
    ret += FT5336_TS_Calibration(pObj);
#endif /* (FT5336_AUTO_CALIBRATION_ENABLED == 1) */
    /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
    /* Note TS_INT is active low                                                                      */
    ret += FT5336_DisableIT(pObj);
 800046a:	6878      	ldr	r0, [r7, #4]
 800046c:	f000 f987 	bl	800077e <FT5336_DisableIT>
 8000470:	4602      	mov	r2, r0
 8000472:	68fb      	ldr	r3, [r7, #12]
 8000474:	4413      	add	r3, r2
 8000476:	60fb      	str	r3, [r7, #12]

    pObj->IsInitialized = 1;
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	2201      	movs	r2, #1
 800047c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  if(ret != FT5336_OK)
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	2b00      	cmp	r3, #0
 8000484:	d002      	beq.n	800048c <FT5336_Init+0x3e>
  {
    ret = FT5336_ERROR;
 8000486:	f04f 33ff 	mov.w	r3, #4294967295
 800048a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800048c:	68fb      	ldr	r3, [r7, #12]
}
 800048e:	4618      	mov	r0, r3
 8000490:	3710      	adds	r7, #16
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}

08000496 <FT5336_DeInit>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  pObj Component object pointer
  * @retval FT5336_OK
  */
int32_t FT5336_DeInit(FT5336_Object_t *pObj)
{
 8000496:	b480      	push	{r7}
 8000498:	b085      	sub	sp, #20
 800049a:	af00      	add	r7, sp, #0
 800049c:	6078      	str	r0, [r7, #4]
  int32_t ret = FT5336_OK;
 800049e:	2300      	movs	r3, #0
 80004a0:	60fb      	str	r3, [r7, #12]

  if(pObj->IsInitialized == 1U)
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80004a8:	2b01      	cmp	r3, #1
 80004aa:	d103      	bne.n	80004b4 <FT5336_DeInit+0x1e>
  {
    pObj->IsInitialized = 0;
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	2200      	movs	r2, #0
 80004b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return ret;
 80004b4:	68fb      	ldr	r3, [r7, #12]
}
 80004b6:	4618      	mov	r0, r3
 80004b8:	3714      	adds	r7, #20
 80004ba:	46bd      	mov	sp, r7
 80004bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c0:	4770      	bx	lr

080004c2 <FT5336_GestureConfig>:
  * @param  pObj  Component object pointer
  * @param  GestureInit Gesture init structure
  * @retval FT5336_OK
  */
int32_t FT5336_GestureConfig(FT5336_Object_t *pObj, FT5336_Gesture_Init_t *GestureInit)
{
 80004c2:	b580      	push	{r7, lr}
 80004c4:	b084      	sub	sp, #16
 80004c6:	af00      	add	r7, sp, #0
 80004c8:	6078      	str	r0, [r7, #4]
 80004ca:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = ft5336_radian_value(&pObj->Ctx, (uint8_t)GestureInit->Radian);
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	f103 0218 	add.w	r2, r3, #24
 80004d2:	683b      	ldr	r3, [r7, #0]
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	b2db      	uxtb	r3, r3
 80004d8:	4619      	mov	r1, r3
 80004da:	4610      	mov	r0, r2
 80004dc:	f000 fa25 	bl	800092a <ft5336_radian_value>
 80004e0:	60f8      	str	r0, [r7, #12]
  ret += ft5336_offset_left_right(&pObj->Ctx, (uint8_t)GestureInit->OffsetLeftRight);
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	f103 0218 	add.w	r2, r3, #24
 80004e8:	683b      	ldr	r3, [r7, #0]
 80004ea:	685b      	ldr	r3, [r3, #4]
 80004ec:	b2db      	uxtb	r3, r3
 80004ee:	4619      	mov	r1, r3
 80004f0:	4610      	mov	r0, r2
 80004f2:	f000 fa2b 	bl	800094c <ft5336_offset_left_right>
 80004f6:	4602      	mov	r2, r0
 80004f8:	68fb      	ldr	r3, [r7, #12]
 80004fa:	4413      	add	r3, r2
 80004fc:	60fb      	str	r3, [r7, #12]
  ret += ft5336_offset_up_down(&pObj->Ctx, (uint8_t)GestureInit->OffsetUpDown);
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	f103 0218 	add.w	r2, r3, #24
 8000504:	683b      	ldr	r3, [r7, #0]
 8000506:	689b      	ldr	r3, [r3, #8]
 8000508:	b2db      	uxtb	r3, r3
 800050a:	4619      	mov	r1, r3
 800050c:	4610      	mov	r0, r2
 800050e:	f000 fa2e 	bl	800096e <ft5336_offset_up_down>
 8000512:	4602      	mov	r2, r0
 8000514:	68fb      	ldr	r3, [r7, #12]
 8000516:	4413      	add	r3, r2
 8000518:	60fb      	str	r3, [r7, #12]
  ret += ft5336_disatnce_left_right(&pObj->Ctx, (uint8_t)GestureInit->DistanceLeftRight);
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	f103 0218 	add.w	r2, r3, #24
 8000520:	683b      	ldr	r3, [r7, #0]
 8000522:	68db      	ldr	r3, [r3, #12]
 8000524:	b2db      	uxtb	r3, r3
 8000526:	4619      	mov	r1, r3
 8000528:	4610      	mov	r0, r2
 800052a:	f000 fa31 	bl	8000990 <ft5336_disatnce_left_right>
 800052e:	4602      	mov	r2, r0
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	4413      	add	r3, r2
 8000534:	60fb      	str	r3, [r7, #12]
  ret += ft5336_distance_up_down(&pObj->Ctx, (uint8_t)GestureInit->DistanceUpDown);
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	f103 0218 	add.w	r2, r3, #24
 800053c:	683b      	ldr	r3, [r7, #0]
 800053e:	691b      	ldr	r3, [r3, #16]
 8000540:	b2db      	uxtb	r3, r3
 8000542:	4619      	mov	r1, r3
 8000544:	4610      	mov	r0, r2
 8000546:	f000 fa34 	bl	80009b2 <ft5336_distance_up_down>
 800054a:	4602      	mov	r2, r0
 800054c:	68fb      	ldr	r3, [r7, #12]
 800054e:	4413      	add	r3, r2
 8000550:	60fb      	str	r3, [r7, #12]
  ret += ft5336_distance_zoom(&pObj->Ctx, (uint8_t)GestureInit->DistanceZoom);
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	f103 0218 	add.w	r2, r3, #24
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	695b      	ldr	r3, [r3, #20]
 800055c:	b2db      	uxtb	r3, r3
 800055e:	4619      	mov	r1, r3
 8000560:	4610      	mov	r0, r2
 8000562:	f000 fa37 	bl	80009d4 <ft5336_distance_zoom>
 8000566:	4602      	mov	r2, r0
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	4413      	add	r3, r2
 800056c:	60fb      	str	r3, [r7, #12]

  if(ret != FT5336_OK)
 800056e:	68fb      	ldr	r3, [r7, #12]
 8000570:	2b00      	cmp	r3, #0
 8000572:	d002      	beq.n	800057a <FT5336_GestureConfig+0xb8>
  {
    ret = FT5336_ERROR;
 8000574:	f04f 33ff 	mov.w	r3, #4294967295
 8000578:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800057a:	68fb      	ldr	r3, [r7, #12]
}
 800057c:	4618      	mov	r0, r3
 800057e:	3710      	adds	r7, #16
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}

08000584 <FT5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  pObj Component object pointer
  * @retval The Device ID (two bytes).
  */
int32_t FT5336_ReadID(FT5336_Object_t *pObj, uint32_t *Id)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
 800058c:	6039      	str	r1, [r7, #0]
  return ft5336_chip_id(&pObj->Ctx, (uint8_t *)Id);
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	3318      	adds	r3, #24
 8000592:	6839      	ldr	r1, [r7, #0]
 8000594:	4618      	mov	r0, r3
 8000596:	f000 fa3f 	bl	8000a18 <ft5336_chip_id>
 800059a:	4603      	mov	r3, r0
}
 800059c:	4618      	mov	r0, r3
 800059e:	3708      	adds	r7, #8
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}

080005a4 <FT5336_GetState>:
  * @param  pObj Component object pointer
  * @param  State: Single Touch stucture pointer
  * @retval FT5336_OK.
  */
int32_t FT5336_GetState(FT5336_Object_t *pObj, FT5336_State_t *State)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b084      	sub	sp, #16
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
 80005ac:	6039      	str	r1, [r7, #0]
  int32_t ret = FT5336_OK;
 80005ae:	2300      	movs	r3, #0
 80005b0:	60fb      	str	r3, [r7, #12]
  uint8_t  data[4];

  State->TouchDetected = (uint32_t)FT5336_DetectTouch(pObj);
 80005b2:	6878      	ldr	r0, [r7, #4]
 80005b4:	f000 f908 	bl	80007c8 <FT5336_DetectTouch>
 80005b8:	4603      	mov	r3, r0
 80005ba:	461a      	mov	r2, r3
 80005bc:	683b      	ldr	r3, [r7, #0]
 80005be:	601a      	str	r2, [r3, #0]
  if(ft5336_read_reg(&pObj->Ctx, FT5336_P1_XH_REG, data, (uint16_t)sizeof(data)) != FT5336_OK)
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	f103 0018 	add.w	r0, r3, #24
 80005c6:	f107 0208 	add.w	r2, r7, #8
 80005ca:	2304      	movs	r3, #4
 80005cc:	2103      	movs	r1, #3
 80005ce:	f000 f94f 	bl	8000870 <ft5336_read_reg>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d003      	beq.n	80005e0 <FT5336_GetState+0x3c>
  {
    ret = FT5336_ERROR;
 80005d8:	f04f 33ff 	mov.w	r3, #4294967295
 80005dc:	60fb      	str	r3, [r7, #12]
 80005de:	e00f      	b.n	8000600 <FT5336_GetState+0x5c>
  }
  else
  {
    /* Send back first ready X position to caller */
    State->TouchX = (((uint32_t)data[0] & FT5336_P1_XH_TP_BIT_MASK) << 8) | ((uint32_t)data[1] & FT5336_P1_XL_TP_BIT_MASK);
 80005e0:	7a3b      	ldrb	r3, [r7, #8]
 80005e2:	021b      	lsls	r3, r3, #8
 80005e4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80005e8:	7a7a      	ldrb	r2, [r7, #9]
 80005ea:	431a      	orrs	r2, r3
 80005ec:	683b      	ldr	r3, [r7, #0]
 80005ee:	605a      	str	r2, [r3, #4]
    /* Send back first ready Y position to caller */
    State->TouchY = (((uint32_t)data[2] & FT5336_P1_YH_TP_BIT_MASK) << 8) | ((uint32_t)data[3] & FT5336_P1_YL_TP_BIT_MASK);
 80005f0:	7abb      	ldrb	r3, [r7, #10]
 80005f2:	021b      	lsls	r3, r3, #8
 80005f4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80005f8:	7afa      	ldrb	r2, [r7, #11]
 80005fa:	431a      	orrs	r2, r3
 80005fc:	683b      	ldr	r3, [r7, #0]
 80005fe:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8000600:	68fb      	ldr	r3, [r7, #12]
}
 8000602:	4618      	mov	r0, r3
 8000604:	3710      	adds	r7, #16
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}

0800060a <FT5336_GetMultiTouchState>:
  * @param  pObj Component object pointer
  * @param  State Multi Touch structure pointer
  * @retval FT5336_OK.
  */
int32_t FT5336_GetMultiTouchState(FT5336_Object_t *pObj, FT5336_MultiTouch_State_t *State)
{
 800060a:	b580      	push	{r7, lr}
 800060c:	b08c      	sub	sp, #48	@ 0x30
 800060e:	af00      	add	r7, sp, #0
 8000610:	6078      	str	r0, [r7, #4]
 8000612:	6039      	str	r1, [r7, #0]
  int32_t ret = FT5336_OK;
 8000614:	2300      	movs	r3, #0
 8000616:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t  data[30];
  uint32_t i;

  State->TouchDetected = (uint32_t)FT5336_DetectTouch(pObj);
 8000618:	6878      	ldr	r0, [r7, #4]
 800061a:	f000 f8d5 	bl	80007c8 <FT5336_DetectTouch>
 800061e:	4603      	mov	r3, r0
 8000620:	461a      	mov	r2, r3
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	601a      	str	r2, [r3, #0]

  if(ft5336_read_reg(&pObj->Ctx, FT5336_P1_XH_REG, data, (uint16_t)sizeof(data)) != FT5336_OK)
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	f103 0018 	add.w	r0, r3, #24
 800062c:	f107 0208 	add.w	r2, r7, #8
 8000630:	231e      	movs	r3, #30
 8000632:	2103      	movs	r1, #3
 8000634:	f000 f91c 	bl	8000870 <ft5336_read_reg>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d003      	beq.n	8000646 <FT5336_GetMultiTouchState+0x3c>
  {
    ret = FT5336_ERROR;
 800063e:	f04f 33ff 	mov.w	r3, #4294967295
 8000642:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000644:	e077      	b.n	8000736 <FT5336_GetMultiTouchState+0x12c>
  }
  else
  {
    for(i = 0; i < FT5336_MAX_NB_TOUCH; i++)
 8000646:	2300      	movs	r3, #0
 8000648:	62bb      	str	r3, [r7, #40]	@ 0x28
 800064a:	e071      	b.n	8000730 <FT5336_GetMultiTouchState+0x126>
    {
    /* Send back first ready X position to caller */
    State->TouchX[i] = (((uint32_t)data[i*6U] & FT5336_P1_XH_TP_BIT_MASK) << 8U) | ((uint32_t)data[(i*6U) + 1U] & FT5336_P1_XL_TP_BIT_MASK);
 800064c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800064e:	4613      	mov	r3, r2
 8000650:	005b      	lsls	r3, r3, #1
 8000652:	4413      	add	r3, r2
 8000654:	005b      	lsls	r3, r3, #1
 8000656:	3330      	adds	r3, #48	@ 0x30
 8000658:	443b      	add	r3, r7
 800065a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800065e:	021b      	lsls	r3, r3, #8
 8000660:	f403 6170 	and.w	r1, r3, #3840	@ 0xf00
 8000664:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000666:	4613      	mov	r3, r2
 8000668:	005b      	lsls	r3, r3, #1
 800066a:	4413      	add	r3, r2
 800066c:	005b      	lsls	r3, r3, #1
 800066e:	3301      	adds	r3, #1
 8000670:	3330      	adds	r3, #48	@ 0x30
 8000672:	443b      	add	r3, r7
 8000674:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000678:	ea41 0203 	orr.w	r2, r1, r3
 800067c:	6839      	ldr	r1, [r7, #0]
 800067e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000680:	009b      	lsls	r3, r3, #2
 8000682:	440b      	add	r3, r1
 8000684:	605a      	str	r2, [r3, #4]
    /* Send back first ready Y position to caller */
    State->TouchY[i] = (((uint32_t)data[(i*6U) + 2U] & FT5336_P1_YH_TP_BIT_MASK) << 8U) | ((uint32_t)data[(i*6U) + 3U] & FT5336_P1_YL_TP_BIT_MASK);
 8000686:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000688:	4613      	mov	r3, r2
 800068a:	005b      	lsls	r3, r3, #1
 800068c:	4413      	add	r3, r2
 800068e:	005b      	lsls	r3, r3, #1
 8000690:	3302      	adds	r3, #2
 8000692:	3330      	adds	r3, #48	@ 0x30
 8000694:	443b      	add	r3, r7
 8000696:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800069a:	021b      	lsls	r3, r3, #8
 800069c:	f403 6170 	and.w	r1, r3, #3840	@ 0xf00
 80006a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80006a2:	4613      	mov	r3, r2
 80006a4:	005b      	lsls	r3, r3, #1
 80006a6:	4413      	add	r3, r2
 80006a8:	005b      	lsls	r3, r3, #1
 80006aa:	3303      	adds	r3, #3
 80006ac:	3330      	adds	r3, #48	@ 0x30
 80006ae:	443b      	add	r3, r7
 80006b0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80006b4:	4319      	orrs	r1, r3
 80006b6:	683b      	ldr	r3, [r7, #0]
 80006b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80006ba:	3206      	adds	r2, #6
 80006bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Send back first ready Event to caller */
    State->TouchEvent[i] = (((uint32_t)data[i*6U] & FT5336_P1_XH_EF_BIT_MASK) >> FT5336_P1_XH_EF_BIT_POSITION);
 80006c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80006c2:	4613      	mov	r3, r2
 80006c4:	005b      	lsls	r3, r3, #1
 80006c6:	4413      	add	r3, r2
 80006c8:	005b      	lsls	r3, r3, #1
 80006ca:	3330      	adds	r3, #48	@ 0x30
 80006cc:	443b      	add	r3, r7
 80006ce:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80006d2:	099b      	lsrs	r3, r3, #6
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	4619      	mov	r1, r3
 80006d8:	683b      	ldr	r3, [r7, #0]
 80006da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80006dc:	3210      	adds	r2, #16
 80006de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Send back first ready Weight to caller */
    State->TouchWeight[i] = ((uint32_t)data[(i*6U) + 4U] & FT5336_P1_WEIGHT_BIT_MASK);
 80006e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80006e4:	4613      	mov	r3, r2
 80006e6:	005b      	lsls	r3, r3, #1
 80006e8:	4413      	add	r3, r2
 80006ea:	005b      	lsls	r3, r3, #1
 80006ec:	3304      	adds	r3, #4
 80006ee:	3330      	adds	r3, #48	@ 0x30
 80006f0:	443b      	add	r3, r7
 80006f2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80006f6:	4619      	mov	r1, r3
 80006f8:	683a      	ldr	r2, [r7, #0]
 80006fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006fc:	330a      	adds	r3, #10
 80006fe:	009b      	lsls	r3, r3, #2
 8000700:	4413      	add	r3, r2
 8000702:	6059      	str	r1, [r3, #4]
    /* Send back first ready Area to caller */
    State->TouchArea[i] = ((uint32_t)data[(i*6U) + 5U] & FT5336_P1_MISC_BIT_MASK) >> FT5336_P1_MISC_BIT_POSITION;
 8000704:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000706:	4613      	mov	r3, r2
 8000708:	005b      	lsls	r3, r3, #1
 800070a:	4413      	add	r3, r2
 800070c:	005b      	lsls	r3, r3, #1
 800070e:	3305      	adds	r3, #5
 8000710:	3330      	adds	r3, #48	@ 0x30
 8000712:	443b      	add	r3, r7
 8000714:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000718:	091b      	lsrs	r3, r3, #4
 800071a:	b2db      	uxtb	r3, r3
 800071c:	4619      	mov	r1, r3
 800071e:	683a      	ldr	r2, [r7, #0]
 8000720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000722:	3314      	adds	r3, #20
 8000724:	009b      	lsls	r3, r3, #2
 8000726:	4413      	add	r3, r2
 8000728:	6059      	str	r1, [r3, #4]
    for(i = 0; i < FT5336_MAX_NB_TOUCH; i++)
 800072a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800072c:	3301      	adds	r3, #1
 800072e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000732:	2b04      	cmp	r3, #4
 8000734:	d98a      	bls.n	800064c <FT5336_GetMultiTouchState+0x42>
    }
  }

  return ret;
 8000736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000738:	4618      	mov	r0, r3
 800073a:	3730      	adds	r7, #48	@ 0x30
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}

08000740 <FT5336_GetGesture>:
  * @param  pObj Component object pointer
  * @param  GestureId: gesture ID
  * @retval Gesture ID.
  */
int32_t FT5336_GetGesture(FT5336_Object_t *pObj, uint8_t *GestureId)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
 8000748:	6039      	str	r1, [r7, #0]
  return ft5336_gest_id(&pObj->Ctx, GestureId);
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	3318      	adds	r3, #24
 800074e:	6839      	ldr	r1, [r7, #0]
 8000750:	4618      	mov	r0, r3
 8000752:	f000 f8bb 	bl	80008cc <ft5336_gest_id>
 8000756:	4603      	mov	r3, r0
}
 8000758:	4618      	mov	r0, r3
 800075a:	3708      	adds	r7, #8
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}

08000760 <FT5336_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  pObj Component object pointer
  * @retval None
  */
int32_t FT5336_EnableIT(FT5336_Object_t *pObj)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  return ft5336_g_mode(&pObj->Ctx, FT5336_G_MODE_INTERRUPT_TRIGGER);
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	3318      	adds	r3, #24
 800076c:	2101      	movs	r1, #1
 800076e:	4618      	mov	r0, r3
 8000770:	f000 f941 	bl	80009f6 <ft5336_g_mode>
 8000774:	4603      	mov	r3, r0
}
 8000776:	4618      	mov	r0, r3
 8000778:	3708      	adds	r7, #8
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}

0800077e <FT5336_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  pObj Component object pointer
  * @retval None
  */
int32_t FT5336_DisableIT(FT5336_Object_t *pObj)
{
 800077e:	b580      	push	{r7, lr}
 8000780:	b082      	sub	sp, #8
 8000782:	af00      	add	r7, sp, #0
 8000784:	6078      	str	r0, [r7, #4]
  return ft5336_g_mode(&pObj->Ctx, FT5336_G_MODE_INTERRUPT_POLLING);
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	3318      	adds	r3, #24
 800078a:	2100      	movs	r1, #0
 800078c:	4618      	mov	r0, r3
 800078e:	f000 f932 	bl	80009f6 <ft5336_g_mode>
 8000792:	4603      	mov	r3, r0
}
 8000794:	4618      	mov	r0, r3
 8000796:	3708      	adds	r7, #8
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}

0800079c <FT5336_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  pObj Component object pointer
  * @retval TS interrupts status : always return 0 here
  */
int32_t FT5336_ITStatus(FT5336_Object_t *pObj)
{
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  /* Always return FT5336_OK as feature not applicable to FT5336 */
  return FT5336_OK;
 80007a4:	2300      	movs	r3, #0
}
 80007a6:	4618      	mov	r0, r3
 80007a8:	370c      	adds	r7, #12
 80007aa:	46bd      	mov	sp, r7
 80007ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b0:	4770      	bx	lr

080007b2 <FT5336_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  pObj Component object pointer
  * @retval None
  */
int32_t FT5336_ClearIT(FT5336_Object_t *pObj)
{
 80007b2:	b480      	push	{r7}
 80007b4:	b083      	sub	sp, #12
 80007b6:	af00      	add	r7, sp, #0
 80007b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  /* Always return FT5336_OK as feature not applicable to FT5336 */
  return FT5336_OK;
 80007ba:	2300      	movs	r3, #0
}
 80007bc:	4618      	mov	r0, r3
 80007be:	370c      	adds	r7, #12
 80007c0:	46bd      	mov	sp, r7
 80007c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c6:	4770      	bx	lr

080007c8 <FT5336_DetectTouch>:
  * @param  pObj Component object pointer
  * @retval Number of active touches detected (can be 0, 1 or 2) or FT5336_ERROR
  *         in case of error
  */
static int32_t FT5336_DetectTouch(FT5336_Object_t *pObj)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b084      	sub	sp, #16
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t nb_touch;

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  if(ft5336_td_status(&pObj->Ctx, &nb_touch) != FT5336_OK)
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	3318      	adds	r3, #24
 80007d4:	f107 020b 	add.w	r2, r7, #11
 80007d8:	4611      	mov	r1, r2
 80007da:	4618      	mov	r0, r3
 80007dc:	f000 f886 	bl	80008ec <ft5336_td_status>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d003      	beq.n	80007ee <FT5336_DetectTouch+0x26>
  {
    ret = FT5336_ERROR;
 80007e6:	f04f 33ff 	mov.w	r3, #4294967295
 80007ea:	60fb      	str	r3, [r7, #12]
 80007ec:	e007      	b.n	80007fe <FT5336_DetectTouch+0x36>
  }
  else
  {
    if(nb_touch > FT5336_MAX_NB_TOUCH)
 80007ee:	7afb      	ldrb	r3, [r7, #11]
 80007f0:	2b05      	cmp	r3, #5
 80007f2:	d902      	bls.n	80007fa <FT5336_DetectTouch+0x32>
    {
      /* If invalid number of touch detected, set it to zero */
      ret = 0;
 80007f4:	2300      	movs	r3, #0
 80007f6:	60fb      	str	r3, [r7, #12]
 80007f8:	e001      	b.n	80007fe <FT5336_DetectTouch+0x36>
    }
    else
    {
      ret = (int32_t)nb_touch;
 80007fa:	7afb      	ldrb	r3, [r7, #11]
 80007fc:	60fb      	str	r3, [r7, #12]
    }
  }
  return ret;
 80007fe:	68fb      	ldr	r3, [r7, #12]
}
 8000800:	4618      	mov	r0, r3
 8000802:	3710      	adds	r7, #16
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}

08000808 <ReadRegWrap>:
  * @param  pData: The target register value to be written
  * @param  Length: buffer size to be written
  * @retval error status
  */
static int32_t ReadRegWrap(void *handle, uint8_t Reg, uint8_t* pData, uint16_t Length)
{
 8000808:	b590      	push	{r4, r7, lr}
 800080a:	b087      	sub	sp, #28
 800080c:	af00      	add	r7, sp, #0
 800080e:	60f8      	str	r0, [r7, #12]
 8000810:	607a      	str	r2, [r7, #4]
 8000812:	461a      	mov	r2, r3
 8000814:	460b      	mov	r3, r1
 8000816:	72fb      	strb	r3, [r7, #11]
 8000818:	4613      	mov	r3, r2
 800081a:	813b      	strh	r3, [r7, #8]
  FT5336_Object_t *pObj = (FT5336_Object_t *)handle;
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8000820:	697b      	ldr	r3, [r7, #20]
 8000822:	691c      	ldr	r4, [r3, #16]
 8000824:	697b      	ldr	r3, [r7, #20]
 8000826:	8918      	ldrh	r0, [r3, #8]
 8000828:	7afb      	ldrb	r3, [r7, #11]
 800082a:	b299      	uxth	r1, r3
 800082c:	893b      	ldrh	r3, [r7, #8]
 800082e:	687a      	ldr	r2, [r7, #4]
 8000830:	47a0      	blx	r4
 8000832:	4603      	mov	r3, r0
}
 8000834:	4618      	mov	r0, r3
 8000836:	371c      	adds	r7, #28
 8000838:	46bd      	mov	sp, r7
 800083a:	bd90      	pop	{r4, r7, pc}

0800083c <WriteRegWrap>:
  * @param  pData: The target register value to be written
  * @param  Length: buffer size to be written
  * @retval error status
  */
static int32_t WriteRegWrap(void *handle, uint8_t Reg, uint8_t* pData, uint16_t Length)
{
 800083c:	b590      	push	{r4, r7, lr}
 800083e:	b087      	sub	sp, #28
 8000840:	af00      	add	r7, sp, #0
 8000842:	60f8      	str	r0, [r7, #12]
 8000844:	607a      	str	r2, [r7, #4]
 8000846:	461a      	mov	r2, r3
 8000848:	460b      	mov	r3, r1
 800084a:	72fb      	strb	r3, [r7, #11]
 800084c:	4613      	mov	r3, r2
 800084e:	813b      	strh	r3, [r7, #8]
  FT5336_Object_t *pObj = (FT5336_Object_t *)handle;
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	68dc      	ldr	r4, [r3, #12]
 8000858:	697b      	ldr	r3, [r7, #20]
 800085a:	8918      	ldrh	r0, [r3, #8]
 800085c:	7afb      	ldrb	r3, [r7, #11]
 800085e:	b299      	uxth	r1, r3
 8000860:	893b      	ldrh	r3, [r7, #8]
 8000862:	687a      	ldr	r2, [r7, #4]
 8000864:	47a0      	blx	r4
 8000866:	4603      	mov	r3, r0
}
 8000868:	4618      	mov	r0, r3
 800086a:	371c      	adds	r7, #28
 800086c:	46bd      	mov	sp, r7
 800086e:	bd90      	pop	{r4, r7, pc}

08000870 <ft5336_read_reg>:
  * @param  pdata pointer to data to be read
  * @param  length Length of data to read   
  * @retval Component status
  */
int32_t ft5336_read_reg(ft5336_ctx_t *ctx, uint8_t reg, uint8_t* pdata, uint16_t length)
{
 8000870:	b590      	push	{r4, r7, lr}
 8000872:	b085      	sub	sp, #20
 8000874:	af00      	add	r7, sp, #0
 8000876:	60f8      	str	r0, [r7, #12]
 8000878:	607a      	str	r2, [r7, #4]
 800087a:	461a      	mov	r2, r3
 800087c:	460b      	mov	r3, r1
 800087e:	72fb      	strb	r3, [r7, #11]
 8000880:	4613      	mov	r3, r2
 8000882:	813b      	strh	r3, [r7, #8]
  return ctx->ReadReg(ctx->handle, reg, pdata, length);
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	685c      	ldr	r4, [r3, #4]
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	6898      	ldr	r0, [r3, #8]
 800088c:	893b      	ldrh	r3, [r7, #8]
 800088e:	7af9      	ldrb	r1, [r7, #11]
 8000890:	687a      	ldr	r2, [r7, #4]
 8000892:	47a0      	blx	r4
 8000894:	4603      	mov	r3, r0
}
 8000896:	4618      	mov	r0, r3
 8000898:	3714      	adds	r7, #20
 800089a:	46bd      	mov	sp, r7
 800089c:	bd90      	pop	{r4, r7, pc}

0800089e <ft5336_write_reg>:
  * @param  pdata pointer to data to be written
  * @param  length Length of data to write   
  * @retval Component status
  */
int32_t ft5336_write_reg(ft5336_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint16_t length)
{
 800089e:	b590      	push	{r4, r7, lr}
 80008a0:	b085      	sub	sp, #20
 80008a2:	af00      	add	r7, sp, #0
 80008a4:	60f8      	str	r0, [r7, #12]
 80008a6:	607a      	str	r2, [r7, #4]
 80008a8:	461a      	mov	r2, r3
 80008aa:	460b      	mov	r3, r1
 80008ac:	72fb      	strb	r3, [r7, #11]
 80008ae:	4613      	mov	r3, r2
 80008b0:	813b      	strh	r3, [r7, #8]
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	681c      	ldr	r4, [r3, #0]
 80008b6:	68fb      	ldr	r3, [r7, #12]
 80008b8:	6898      	ldr	r0, [r3, #8]
 80008ba:	893b      	ldrh	r3, [r7, #8]
 80008bc:	7af9      	ldrb	r1, [r7, #11]
 80008be:	687a      	ldr	r2, [r7, #4]
 80008c0:	47a0      	blx	r4
 80008c2:	4603      	mov	r3, r0
}
 80008c4:	4618      	mov	r0, r3
 80008c6:	3714      	adds	r7, #20
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd90      	pop	{r4, r7, pc}

080008cc <ft5336_gest_id>:
  * @param  ctx Component context 
  * @param  value pointer to the value of FT5336_GEST_ID_REG register
  * @retval Component status
  */
int32_t  ft5336_gest_id(ft5336_ctx_t *ctx, uint8_t *value)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
 80008d4:	6039      	str	r1, [r7, #0]
  return ft5336_read_reg(ctx, FT5336_GEST_ID_REG, (uint8_t *)value, 1);
 80008d6:	2301      	movs	r3, #1
 80008d8:	683a      	ldr	r2, [r7, #0]
 80008da:	2101      	movs	r1, #1
 80008dc:	6878      	ldr	r0, [r7, #4]
 80008de:	f7ff ffc7 	bl	8000870 <ft5336_read_reg>
 80008e2:	4603      	mov	r3, r0
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	3708      	adds	r7, #8
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}

080008ec <ft5336_td_status>:
  * @param  ctx Component context 
  * @param  value pointer to the value of Touch Data Status register
  * @retval Component status
  */
int32_t  ft5336_td_status(ft5336_ctx_t *ctx, uint8_t *value)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b084      	sub	sp, #16
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
 80008f4:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  ret = ft5336_read_reg(ctx, FT5336_TD_STAT_REG, (uint8_t *)value, 1);
 80008f6:	2301      	movs	r3, #1
 80008f8:	683a      	ldr	r2, [r7, #0]
 80008fa:	2102      	movs	r1, #2
 80008fc:	6878      	ldr	r0, [r7, #4]
 80008fe:	f7ff ffb7 	bl	8000870 <ft5336_read_reg>
 8000902:	60f8      	str	r0, [r7, #12]
  
  if(ret == 0)
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	2b00      	cmp	r3, #0
 8000908:	d10a      	bne.n	8000920 <ft5336_td_status+0x34>
  {
    *value &= FT5336_TD_STATUS_BIT_MASK; 
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	f003 030f 	and.w	r3, r3, #15
 8000912:	b2da      	uxtb	r2, r3
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	701a      	strb	r2, [r3, #0]
    *value = *value >> FT5336_TD_STATUS_BIT_POSITION; 
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	781a      	ldrb	r2, [r3, #0]
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	701a      	strb	r2, [r3, #0]
  }
  
  return ret;
 8000920:	68fb      	ldr	r3, [r7, #12]
}
 8000922:	4618      	mov	r0, r3
 8000924:	3710      	adds	r7, #16
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}

0800092a <ft5336_radian_value>:
  * @param  ctx Component context 
  * @param  value Value to write to FT5336_RADIAN_VALUE_REG register
  * @retval Component status
  */
int32_t  ft5336_radian_value(ft5336_ctx_t *ctx, uint8_t value)
{
 800092a:	b580      	push	{r7, lr}
 800092c:	b082      	sub	sp, #8
 800092e:	af00      	add	r7, sp, #0
 8000930:	6078      	str	r0, [r7, #4]
 8000932:	460b      	mov	r3, r1
 8000934:	70fb      	strb	r3, [r7, #3]
  return ft5336_write_reg(ctx, FT5336_RADIAN_VALUE_REG, &value, 1);
 8000936:	1cfa      	adds	r2, r7, #3
 8000938:	2301      	movs	r3, #1
 800093a:	2191      	movs	r1, #145	@ 0x91
 800093c:	6878      	ldr	r0, [r7, #4]
 800093e:	f7ff ffae 	bl	800089e <ft5336_write_reg>
 8000942:	4603      	mov	r3, r0
}
 8000944:	4618      	mov	r0, r3
 8000946:	3708      	adds	r7, #8
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}

0800094c <ft5336_offset_left_right>:
  * @param  ctx Component context 
  * @param  value Value to write to FT5336_OFFSET_LR_REG register
  * @retval Component status
  */
int32_t  ft5336_offset_left_right(ft5336_ctx_t *ctx, uint8_t value)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
 8000954:	460b      	mov	r3, r1
 8000956:	70fb      	strb	r3, [r7, #3]
  return ft5336_write_reg(ctx, FT5336_OFFSET_LR_REG, &value, 1);
 8000958:	1cfa      	adds	r2, r7, #3
 800095a:	2301      	movs	r3, #1
 800095c:	2192      	movs	r1, #146	@ 0x92
 800095e:	6878      	ldr	r0, [r7, #4]
 8000960:	f7ff ff9d 	bl	800089e <ft5336_write_reg>
 8000964:	4603      	mov	r3, r0
}
 8000966:	4618      	mov	r0, r3
 8000968:	3708      	adds	r7, #8
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}

0800096e <ft5336_offset_up_down>:
  * @param  ctx Component context 
  * @param  value Value to write to FT5336_OFFSET_UD_REG register
  * @retval Component status
  */
int32_t  ft5336_offset_up_down(ft5336_ctx_t *ctx, uint8_t value)
{
 800096e:	b580      	push	{r7, lr}
 8000970:	b082      	sub	sp, #8
 8000972:	af00      	add	r7, sp, #0
 8000974:	6078      	str	r0, [r7, #4]
 8000976:	460b      	mov	r3, r1
 8000978:	70fb      	strb	r3, [r7, #3]
  return ft5336_write_reg(ctx, FT5336_OFFSET_UD_REG, &value, 1);
 800097a:	1cfa      	adds	r2, r7, #3
 800097c:	2301      	movs	r3, #1
 800097e:	2193      	movs	r1, #147	@ 0x93
 8000980:	6878      	ldr	r0, [r7, #4]
 8000982:	f7ff ff8c 	bl	800089e <ft5336_write_reg>
 8000986:	4603      	mov	r3, r0
}
 8000988:	4618      	mov	r0, r3
 800098a:	3708      	adds	r7, #8
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}

08000990 <ft5336_disatnce_left_right>:
  * @param  ctx Component context 
  * @param  value Value to write to FT5336_DISTANCE_LR_REG register
  * @retval Component status
  */
int32_t  ft5336_disatnce_left_right(ft5336_ctx_t *ctx, uint8_t value)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
 8000998:	460b      	mov	r3, r1
 800099a:	70fb      	strb	r3, [r7, #3]
  return ft5336_write_reg(ctx, FT5336_DISTANCE_LR_REG, &value, 1);
 800099c:	1cfa      	adds	r2, r7, #3
 800099e:	2301      	movs	r3, #1
 80009a0:	2194      	movs	r1, #148	@ 0x94
 80009a2:	6878      	ldr	r0, [r7, #4]
 80009a4:	f7ff ff7b 	bl	800089e <ft5336_write_reg>
 80009a8:	4603      	mov	r3, r0
}
 80009aa:	4618      	mov	r0, r3
 80009ac:	3708      	adds	r7, #8
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}

080009b2 <ft5336_distance_up_down>:
  * @param  ctx Component context 
  * @param  value Value to write to FT5336_DISTANCE_UD_REG register
  * @retval Component status
  */
int32_t  ft5336_distance_up_down(ft5336_ctx_t *ctx, uint8_t value)
{
 80009b2:	b580      	push	{r7, lr}
 80009b4:	b082      	sub	sp, #8
 80009b6:	af00      	add	r7, sp, #0
 80009b8:	6078      	str	r0, [r7, #4]
 80009ba:	460b      	mov	r3, r1
 80009bc:	70fb      	strb	r3, [r7, #3]
  return ft5336_write_reg(ctx, FT5336_DISTANCE_UD_REG, &value, 1);
 80009be:	1cfa      	adds	r2, r7, #3
 80009c0:	2301      	movs	r3, #1
 80009c2:	2195      	movs	r1, #149	@ 0x95
 80009c4:	6878      	ldr	r0, [r7, #4]
 80009c6:	f7ff ff6a 	bl	800089e <ft5336_write_reg>
 80009ca:	4603      	mov	r3, r0
}
 80009cc:	4618      	mov	r0, r3
 80009ce:	3708      	adds	r7, #8
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}

080009d4 <ft5336_distance_zoom>:
  * @param  ctx Component context 
  * @param  value Value to write to FT5336_DISTANCE_ZOOM_REG register
  * @retval Component status
  */
int32_t  ft5336_distance_zoom(ft5336_ctx_t *ctx, uint8_t value)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
 80009dc:	460b      	mov	r3, r1
 80009de:	70fb      	strb	r3, [r7, #3]
  return ft5336_write_reg(ctx, FT5336_DISTANCE_ZOOM_REG, &value, 1);
 80009e0:	1cfa      	adds	r2, r7, #3
 80009e2:	2301      	movs	r3, #1
 80009e4:	2196      	movs	r1, #150	@ 0x96
 80009e6:	6878      	ldr	r0, [r7, #4]
 80009e8:	f7ff ff59 	bl	800089e <ft5336_write_reg>
 80009ec:	4603      	mov	r3, r0
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <ft5336_g_mode>:
  * @param  ctx Component context 
  * @param  value Value to write to FT5336_GMODE_REG register
  * @retval Component status
  */
int32_t  ft5336_g_mode(ft5336_ctx_t *ctx, uint8_t value)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b082      	sub	sp, #8
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	6078      	str	r0, [r7, #4]
 80009fe:	460b      	mov	r3, r1
 8000a00:	70fb      	strb	r3, [r7, #3]
  return ft5336_write_reg(ctx, FT5336_GMODE_REG, &value, 1);
 8000a02:	1cfa      	adds	r2, r7, #3
 8000a04:	2301      	movs	r3, #1
 8000a06:	21a4      	movs	r1, #164	@ 0xa4
 8000a08:	6878      	ldr	r0, [r7, #4]
 8000a0a:	f7ff ff48 	bl	800089e <ft5336_write_reg>
 8000a0e:	4603      	mov	r3, r0
}
 8000a10:	4618      	mov	r0, r3
 8000a12:	3708      	adds	r7, #8
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}

08000a18 <ft5336_chip_id>:
  * @param  ctx Component context 
  * @param  value Pointer to FT5336_CHIP_ID_REG register value
  * @retval Component status
  */
int32_t  ft5336_chip_id(ft5336_ctx_t *ctx, uint8_t *value)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b084      	sub	sp, #16
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
 8000a20:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  ret = ft5336_read_reg(ctx, FT5336_CHIP_ID_REG, (uint8_t *)value, 1);
 8000a22:	2301      	movs	r3, #1
 8000a24:	683a      	ldr	r2, [r7, #0]
 8000a26:	21a8      	movs	r1, #168	@ 0xa8
 8000a28:	6878      	ldr	r0, [r7, #4]
 8000a2a:	f7ff ff21 	bl	8000870 <ft5336_read_reg>
 8000a2e:	60f8      	str	r0, [r7, #12]
  
  if(ret == 0)
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d107      	bne.n	8000a46 <ft5336_chip_id+0x2e>
  {
    *value &= FT5336_CHIP_ID_BIT_MASK; 
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	781a      	ldrb	r2, [r3, #0]
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	701a      	strb	r2, [r3, #0]
    *value = *value >> FT5336_CHIP_ID_BIT_POSITION; 
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	781a      	ldrb	r2, [r3, #0]
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	701a      	strb	r2, [r3, #0]
  }
  
  return ret;
 8000a46:	68fb      	ldr	r3, [r7, #12]
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	3710      	adds	r7, #16
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}

08000a50 <MT48LC4M32B2_Init>:
  * @param  Ctx : Component object pointer
  * @param  pRegMode : Pointer to Register Mode stucture
  * @retval error status
  */
int32_t MT48LC4M32B2_Init(SDRAM_HandleTypeDef *Ctx, MT48LC4M32B2_Context_t *pRegMode) 
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b084      	sub	sp, #16
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
 8000a58:	6039      	str	r1, [r7, #0]
  int32_t ret = MT48LC4M32B2_ERROR;
 8000a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a5e:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  if(MT48LC4M32B2_ClockEnable(Ctx, pRegMode->TargetBank) == MT48LC4M32B2_OK)
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4619      	mov	r1, r3
 8000a66:	6878      	ldr	r0, [r7, #4]
 8000a68:	f000 f832 	bl	8000ad0 <MT48LC4M32B2_ClockEnable>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d128      	bne.n	8000ac4 <MT48LC4M32B2_Init+0x74>
  {
    /* Step 2: Insert 100 us minimum delay */ 
    /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
    (void)MT48LC4M32B2_Delay(1);
 8000a72:	2001      	movs	r0, #1
 8000a74:	f000 f8e2 	bl	8000c3c <MT48LC4M32B2_Delay>
    
    /* Step 3: Configure a PALL (precharge all) command */ 
    if(MT48LC4M32B2_Precharge(Ctx, pRegMode->TargetBank) == MT48LC4M32B2_OK)
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	6878      	ldr	r0, [r7, #4]
 8000a80:	f000 f84a 	bl	8000b18 <MT48LC4M32B2_Precharge>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d11c      	bne.n	8000ac4 <MT48LC4M32B2_Init+0x74>
    {
      /* Step 4: Configure a Refresh command */ 
      if(MT48LC4M32B2_RefreshMode(Ctx, pRegMode->TargetBank, pRegMode->RefreshMode) == MT48LC4M32B2_OK)
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	6819      	ldr	r1, [r3, #0]
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	461a      	mov	r2, r3
 8000a94:	6878      	ldr	r0, [r7, #4]
 8000a96:	f000 f897 	bl	8000bc8 <MT48LC4M32B2_RefreshMode>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d111      	bne.n	8000ac4 <MT48LC4M32B2_Init+0x74>
      {
        /* Step 5: Program the external memory mode register */
        if(MT48LC4M32B2_ModeRegConfig(Ctx, pRegMode) == MT48LC4M32B2_OK)
 8000aa0:	6839      	ldr	r1, [r7, #0]
 8000aa2:	6878      	ldr	r0, [r7, #4]
 8000aa4:	f000 f85c 	bl	8000b60 <MT48LC4M32B2_ModeRegConfig>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d10a      	bne.n	8000ac4 <MT48LC4M32B2_Init+0x74>
        {
          /* Step 6: Set the refresh rate counter */
          if(MT48LC4M32B2_RefreshRate(Ctx, pRegMode->RefreshRate) == MT48LC4M32B2_OK)
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	689b      	ldr	r3, [r3, #8]
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	6878      	ldr	r0, [r7, #4]
 8000ab6:	f000 f8ad 	bl	8000c14 <MT48LC4M32B2_RefreshRate>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d101      	bne.n	8000ac4 <MT48LC4M32B2_Init+0x74>
          {
            ret = MT48LC4M32B2_OK;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	60fb      	str	r3, [r7, #12]
          }
        }
      }
    }
  } 
  return ret;
 8000ac4:	68fb      	ldr	r3, [r7, #12]
}
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	3710      	adds	r7, #16
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
	...

08000ad0 <MT48LC4M32B2_ClockEnable>:
  * @param  Ctx : Component object pointer
  * @param  Interface : Could be FMC_SDRAM_CMD_TARGET_BANK1 or FMC_SDRAM_CMD_TARGET_BANK2
  * @retval error status
  */
int32_t MT48LC4M32B2_ClockEnable(SDRAM_HandleTypeDef *Ctx, uint32_t Interface) 
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
 8000ad8:	6039      	str	r1, [r7, #0]
  Command.CommandMode            = MT48LC4M32B2_CLK_ENABLE_CMD;
 8000ada:	4b0e      	ldr	r3, [pc, #56]	@ (8000b14 <MT48LC4M32B2_ClockEnable+0x44>)
 8000adc:	2201      	movs	r2, #1
 8000ade:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = Interface;
 8000ae0:	4a0c      	ldr	r2, [pc, #48]	@ (8000b14 <MT48LC4M32B2_ClockEnable+0x44>)
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	6053      	str	r3, [r2, #4]
  Command.AutoRefreshNumber      = 1;
 8000ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8000b14 <MT48LC4M32B2_ClockEnable+0x44>)
 8000ae8:	2201      	movs	r2, #1
 8000aea:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8000aec:	4b09      	ldr	r3, [pc, #36]	@ (8000b14 <MT48LC4M32B2_ClockEnable+0x44>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	60da      	str	r2, [r3, #12]

  /* Send the command */
  if(HAL_SDRAM_SendCommand(Ctx, &Command, MT48LC4M32B2_TIMEOUT) != HAL_OK)
 8000af2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000af6:	4907      	ldr	r1, [pc, #28]	@ (8000b14 <MT48LC4M32B2_ClockEnable+0x44>)
 8000af8:	6878      	ldr	r0, [r7, #4]
 8000afa:	f008 fa63 	bl	8008fc4 <HAL_SDRAM_SendCommand>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d002      	beq.n	8000b0a <MT48LC4M32B2_ClockEnable+0x3a>
  {
    return MT48LC4M32B2_ERROR;
 8000b04:	f04f 33ff 	mov.w	r3, #4294967295
 8000b08:	e000      	b.n	8000b0c <MT48LC4M32B2_ClockEnable+0x3c>
  }
  else
  {
    return MT48LC4M32B2_OK;
 8000b0a:	2300      	movs	r3, #0
  }
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	3708      	adds	r7, #8
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	2400024c 	.word	0x2400024c

08000b18 <MT48LC4M32B2_Precharge>:
  * @param  Ctx : Component object pointer
  * @param  Interface : Could be FMC_SDRAM_CMD_TARGET_BANK1 or FMC_SDRAM_CMD_TARGET_BANK2
  * @retval error status
  */
int32_t MT48LC4M32B2_Precharge(SDRAM_HandleTypeDef *Ctx, uint32_t Interface) 
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
 8000b20:	6039      	str	r1, [r7, #0]
  Command.CommandMode            = MT48LC4M32B2_PALL_CMD;
 8000b22:	4b0e      	ldr	r3, [pc, #56]	@ (8000b5c <MT48LC4M32B2_Precharge+0x44>)
 8000b24:	2202      	movs	r2, #2
 8000b26:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = Interface;
 8000b28:	4a0c      	ldr	r2, [pc, #48]	@ (8000b5c <MT48LC4M32B2_Precharge+0x44>)
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	6053      	str	r3, [r2, #4]
  Command.AutoRefreshNumber      = 1;
 8000b2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b5c <MT48LC4M32B2_Precharge+0x44>)
 8000b30:	2201      	movs	r2, #1
 8000b32:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8000b34:	4b09      	ldr	r3, [pc, #36]	@ (8000b5c <MT48LC4M32B2_Precharge+0x44>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	60da      	str	r2, [r3, #12]

  /* Send the command */
  if(HAL_SDRAM_SendCommand(Ctx, &Command, MT48LC4M32B2_TIMEOUT) != HAL_OK)
 8000b3a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b3e:	4907      	ldr	r1, [pc, #28]	@ (8000b5c <MT48LC4M32B2_Precharge+0x44>)
 8000b40:	6878      	ldr	r0, [r7, #4]
 8000b42:	f008 fa3f 	bl	8008fc4 <HAL_SDRAM_SendCommand>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d002      	beq.n	8000b52 <MT48LC4M32B2_Precharge+0x3a>
  {
    return MT48LC4M32B2_ERROR;
 8000b4c:	f04f 33ff 	mov.w	r3, #4294967295
 8000b50:	e000      	b.n	8000b54 <MT48LC4M32B2_Precharge+0x3c>
  }
  else
  {
    return MT48LC4M32B2_OK;
 8000b52:	2300      	movs	r3, #0
  }
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	3708      	adds	r7, #8
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	2400024c 	.word	0x2400024c

08000b60 <MT48LC4M32B2_ModeRegConfig>:
  * @param  Ctx : Component object pointer
  * @param  pRegMode : Pointer to Register Mode stucture
  * @retval error status
  */
int32_t MT48LC4M32B2_ModeRegConfig(SDRAM_HandleTypeDef *Ctx, MT48LC4M32B2_Context_t *pRegMode) 
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b084      	sub	sp, #16
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
 8000b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpmrd;

  /* Program the external memory mode register */
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	68da      	ldr	r2, [r3, #12]
                     pRegMode->BurstType     |\
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	691b      	ldr	r3, [r3, #16]
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 8000b72:	431a      	orrs	r2, r3
                     pRegMode->CASLatency    |\
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	695b      	ldr	r3, [r3, #20]
                     pRegMode->BurstType     |\
 8000b78:	431a      	orrs	r2, r3
                     pRegMode->OperationMode |\
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	699b      	ldr	r3, [r3, #24]
                     pRegMode->CASLatency    |\
 8000b7e:	431a      	orrs	r2, r3
                     pRegMode->WriteBurstMode;
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	69db      	ldr	r3, [r3, #28]
  tmpmrd = (uint32_t)pRegMode->BurstLength   |\
 8000b84:	4313      	orrs	r3, r2
 8000b86:	60fb      	str	r3, [r7, #12]
  
  Command.CommandMode            = MT48LC4M32B2_LOAD_MODE_CMD;
 8000b88:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc4 <MT48LC4M32B2_ModeRegConfig+0x64>)
 8000b8a:	2204      	movs	r2, #4
 8000b8c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = pRegMode->TargetBank;
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4a0c      	ldr	r2, [pc, #48]	@ (8000bc4 <MT48LC4M32B2_ModeRegConfig+0x64>)
 8000b94:	6053      	str	r3, [r2, #4]
  Command.AutoRefreshNumber      = 1;
 8000b96:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc4 <MT48LC4M32B2_ModeRegConfig+0x64>)
 8000b98:	2201      	movs	r2, #1
 8000b9a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8000b9c:	4a09      	ldr	r2, [pc, #36]	@ (8000bc4 <MT48LC4M32B2_ModeRegConfig+0x64>)
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	60d3      	str	r3, [r2, #12]
  
  /* Send the command */
  if(HAL_SDRAM_SendCommand(Ctx, &Command, MT48LC4M32B2_TIMEOUT) != HAL_OK)
 8000ba2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ba6:	4907      	ldr	r1, [pc, #28]	@ (8000bc4 <MT48LC4M32B2_ModeRegConfig+0x64>)
 8000ba8:	6878      	ldr	r0, [r7, #4]
 8000baa:	f008 fa0b 	bl	8008fc4 <HAL_SDRAM_SendCommand>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d002      	beq.n	8000bba <MT48LC4M32B2_ModeRegConfig+0x5a>
  {
    return MT48LC4M32B2_ERROR;
 8000bb4:	f04f 33ff 	mov.w	r3, #4294967295
 8000bb8:	e000      	b.n	8000bbc <MT48LC4M32B2_ModeRegConfig+0x5c>
  }
  else
  {
    return MT48LC4M32B2_OK;
 8000bba:	2300      	movs	r3, #0
  }
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3710      	adds	r7, #16
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	2400024c 	.word	0x2400024c

08000bc8 <MT48LC4M32B2_RefreshMode>:
  * @param  RefreshMode : Could be MT48LC4M32B2_CMD_AUTOREFRESH_MODE or
  *                      MT48LC4M32B2_CMD_SELFREFRESH_MODE
  * @retval error status
  */
int32_t MT48LC4M32B2_RefreshMode(SDRAM_HandleTypeDef *Ctx, uint32_t Interface, uint32_t RefreshMode) 
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	60f8      	str	r0, [r7, #12]
 8000bd0:	60b9      	str	r1, [r7, #8]
 8000bd2:	607a      	str	r2, [r7, #4]
  Command.CommandMode            = RefreshMode;
 8000bd4:	4a0e      	ldr	r2, [pc, #56]	@ (8000c10 <MT48LC4M32B2_RefreshMode+0x48>)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	6013      	str	r3, [r2, #0]
  Command.CommandTarget          = Interface;
 8000bda:	4a0d      	ldr	r2, [pc, #52]	@ (8000c10 <MT48LC4M32B2_RefreshMode+0x48>)
 8000bdc:	68bb      	ldr	r3, [r7, #8]
 8000bde:	6053      	str	r3, [r2, #4]
  Command.AutoRefreshNumber      = 8;
 8000be0:	4b0b      	ldr	r3, [pc, #44]	@ (8000c10 <MT48LC4M32B2_RefreshMode+0x48>)
 8000be2:	2208      	movs	r2, #8
 8000be4:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8000be6:	4b0a      	ldr	r3, [pc, #40]	@ (8000c10 <MT48LC4M32B2_RefreshMode+0x48>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	60da      	str	r2, [r3, #12]

  /* Send the command */
  if(HAL_SDRAM_SendCommand(Ctx, &Command, MT48LC4M32B2_TIMEOUT) != HAL_OK)
 8000bec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000bf0:	4907      	ldr	r1, [pc, #28]	@ (8000c10 <MT48LC4M32B2_RefreshMode+0x48>)
 8000bf2:	68f8      	ldr	r0, [r7, #12]
 8000bf4:	f008 f9e6 	bl	8008fc4 <HAL_SDRAM_SendCommand>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d002      	beq.n	8000c04 <MT48LC4M32B2_RefreshMode+0x3c>
  {
    return MT48LC4M32B2_ERROR;
 8000bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8000c02:	e000      	b.n	8000c06 <MT48LC4M32B2_RefreshMode+0x3e>
  }
  else
  {
    return MT48LC4M32B2_OK;
 8000c04:	2300      	movs	r3, #0
  }
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	3710      	adds	r7, #16
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	2400024c 	.word	0x2400024c

08000c14 <MT48LC4M32B2_RefreshRate>:
  * @param  Ctx : Component object pointer
  * @param  RefreshCount : The refresh rate to be programmed
  * @retval error status
  */
int32_t MT48LC4M32B2_RefreshRate(SDRAM_HandleTypeDef *Ctx, uint32_t RefreshCount) 
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	6039      	str	r1, [r7, #0]
  /* Set the device refresh rate */
  if(HAL_SDRAM_ProgramRefreshRate(Ctx, RefreshCount) != HAL_OK)
 8000c1e:	6839      	ldr	r1, [r7, #0]
 8000c20:	6878      	ldr	r0, [r7, #4]
 8000c22:	f008 fa04 	bl	800902e <HAL_SDRAM_ProgramRefreshRate>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d002      	beq.n	8000c32 <MT48LC4M32B2_RefreshRate+0x1e>
  {
    return MT48LC4M32B2_ERROR;
 8000c2c:	f04f 33ff 	mov.w	r3, #4294967295
 8000c30:	e000      	b.n	8000c34 <MT48LC4M32B2_RefreshRate+0x20>
  }
  else
  {
    return MT48LC4M32B2_OK;
 8000c32:	2300      	movs	r3, #0
  }
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	3708      	adds	r7, #8
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <MT48LC4M32B2_Delay>:
  * @brief This function provides accurate delay (in milliseconds)
  * @param Delay: specifies the delay time length, in milliseconds
  * @retval MT48LC4M32B2_OK
  */
static int32_t MT48LC4M32B2_Delay(uint32_t Delay)
{  
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  tickstart = HAL_GetTick();
 8000c44:	f003 fbfc 	bl	8004440 <HAL_GetTick>
 8000c48:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 8000c4a:	bf00      	nop
 8000c4c:	f003 fbf8 	bl	8004440 <HAL_GetTick>
 8000c50:	4602      	mov	r2, r0
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	1ad3      	subs	r3, r2, r3
 8000c56:	687a      	ldr	r2, [r7, #4]
 8000c58:	429a      	cmp	r2, r3
 8000c5a:	d8f7      	bhi.n	8000c4c <MT48LC4M32B2_Delay+0x10>
  {
  }
  return MT48LC4M32B2_OK;
 8000c5c:	2300      	movs	r3, #0
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	3710      	adds	r7, #16
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
	...

08000c68 <LED_Init>:
extern int gameBoard[3][3];
extern int currentPlayer;
extern TS_Init_t hTS;

// === LED FUNCTIONS ===
void LED_Init(void) {
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
    *RCC_AHB4ENR |= (1 << 3) | (1 << 9) | (1 << 8); // D,J,I
 8000c6c:	4b20      	ldr	r3, [pc, #128]	@ (8000cf0 <LED_Init+0x88>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a1f      	ldr	r2, [pc, #124]	@ (8000cf0 <LED_Init+0x88>)
 8000c72:	f443 7342 	orr.w	r3, r3, #776	@ 0x308
 8000c76:	6013      	str	r3, [r2, #0]

    *GPIOD_MODER &= ~(1 << 7); *GPIOD_MODER |= (1 << 6); // PD3 output
 8000c78:	4b1e      	ldr	r3, [pc, #120]	@ (8000cf4 <LED_Init+0x8c>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a1d      	ldr	r2, [pc, #116]	@ (8000cf4 <LED_Init+0x8c>)
 8000c7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000c82:	6013      	str	r3, [r2, #0]
 8000c84:	4b1b      	ldr	r3, [pc, #108]	@ (8000cf4 <LED_Init+0x8c>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a1a      	ldr	r2, [pc, #104]	@ (8000cf4 <LED_Init+0x8c>)
 8000c8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c8e:	6013      	str	r3, [r2, #0]
    *GPIOJ_MODER &= ~(1 << 5); *GPIOJ_MODER |= (1 << 4); // PJ2 output
 8000c90:	4b19      	ldr	r3, [pc, #100]	@ (8000cf8 <LED_Init+0x90>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a18      	ldr	r2, [pc, #96]	@ (8000cf8 <LED_Init+0x90>)
 8000c96:	f023 0320 	bic.w	r3, r3, #32
 8000c9a:	6013      	str	r3, [r2, #0]
 8000c9c:	4b16      	ldr	r3, [pc, #88]	@ (8000cf8 <LED_Init+0x90>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a15      	ldr	r2, [pc, #84]	@ (8000cf8 <LED_Init+0x90>)
 8000ca2:	f043 0310 	orr.w	r3, r3, #16
 8000ca6:	6013      	str	r3, [r2, #0]
    *GPIOI_MODER &= ~(1 << 27); *GPIOI_MODER |= (1 << 26); // PI13 output
 8000ca8:	4b14      	ldr	r3, [pc, #80]	@ (8000cfc <LED_Init+0x94>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a13      	ldr	r2, [pc, #76]	@ (8000cfc <LED_Init+0x94>)
 8000cae:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8000cb2:	6013      	str	r3, [r2, #0]
 8000cb4:	4b11      	ldr	r3, [pc, #68]	@ (8000cfc <LED_Init+0x94>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a10      	ldr	r2, [pc, #64]	@ (8000cfc <LED_Init+0x94>)
 8000cba:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000cbe:	6013      	str	r3, [r2, #0]

    *GPIOD_ODR &= ~(1 << 3); // PD3 off
 8000cc0:	4b0f      	ldr	r3, [pc, #60]	@ (8000d00 <LED_Init+0x98>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4a0e      	ldr	r2, [pc, #56]	@ (8000d00 <LED_Init+0x98>)
 8000cc6:	f023 0308 	bic.w	r3, r3, #8
 8000cca:	6013      	str	r3, [r2, #0]
    *GPIOJ_ODR |= (1 << 2);  // PJ2 off
 8000ccc:	4b0d      	ldr	r3, [pc, #52]	@ (8000d04 <LED_Init+0x9c>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a0c      	ldr	r2, [pc, #48]	@ (8000d04 <LED_Init+0x9c>)
 8000cd2:	f043 0304 	orr.w	r3, r3, #4
 8000cd6:	6013      	str	r3, [r2, #0]
    *GPIOI_ODR |= (1 << 13); // PI13 off
 8000cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8000d08 <LED_Init+0xa0>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a0a      	ldr	r2, [pc, #40]	@ (8000d08 <LED_Init+0xa0>)
 8000cde:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000ce2:	6013      	str	r3, [r2, #0]
}
 8000ce4:	bf00      	nop
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	580244e0 	.word	0x580244e0
 8000cf4:	58020c00 	.word	0x58020c00
 8000cf8:	58022400 	.word	0x58022400
 8000cfc:	58022000 	.word	0x58022000
 8000d00:	58020c14 	.word	0x58020c14
 8000d04:	58022414 	.word	0x58022414
 8000d08:	58022014 	.word	0x58022014

08000d0c <LED_SetTurn>:

void LED_SetTurn(int player) {
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
    // Reset all LEDs
    *GPIOI_ODR |= (1 << 13);
 8000d14:	4b15      	ldr	r3, [pc, #84]	@ (8000d6c <LED_SetTurn+0x60>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a14      	ldr	r2, [pc, #80]	@ (8000d6c <LED_SetTurn+0x60>)
 8000d1a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000d1e:	6013      	str	r3, [r2, #0]
    *GPIOJ_ODR |= (1 << 2);
 8000d20:	4b13      	ldr	r3, [pc, #76]	@ (8000d70 <LED_SetTurn+0x64>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a12      	ldr	r2, [pc, #72]	@ (8000d70 <LED_SetTurn+0x64>)
 8000d26:	f043 0304 	orr.w	r3, r3, #4
 8000d2a:	6013      	str	r3, [r2, #0]
    *GPIOD_ODR &= ~(1 << 3);
 8000d2c:	4b11      	ldr	r3, [pc, #68]	@ (8000d74 <LED_SetTurn+0x68>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a10      	ldr	r2, [pc, #64]	@ (8000d74 <LED_SetTurn+0x68>)
 8000d32:	f023 0308 	bic.w	r3, r3, #8
 8000d36:	6013      	str	r3, [r2, #0]

    if (player == PLAYER_X) {
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	2b01      	cmp	r3, #1
 8000d3c:	d106      	bne.n	8000d4c <LED_SetTurn+0x40>
        *GPIOI_ODR &= ~(1 << 13); // PI13 ON
 8000d3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d6c <LED_SetTurn+0x60>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4a0a      	ldr	r2, [pc, #40]	@ (8000d6c <LED_SetTurn+0x60>)
 8000d44:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000d48:	6013      	str	r3, [r2, #0]
    } else if (player == PLAYER_O) {
        *GPIOJ_ODR &= ~(1 << 2);  // PJ2 ON
    }
}
 8000d4a:	e008      	b.n	8000d5e <LED_SetTurn+0x52>
    } else if (player == PLAYER_O) {
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	2b02      	cmp	r3, #2
 8000d50:	d105      	bne.n	8000d5e <LED_SetTurn+0x52>
        *GPIOJ_ODR &= ~(1 << 2);  // PJ2 ON
 8000d52:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <LED_SetTurn+0x64>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a06      	ldr	r2, [pc, #24]	@ (8000d70 <LED_SetTurn+0x64>)
 8000d58:	f023 0304 	bic.w	r3, r3, #4
 8000d5c:	6013      	str	r3, [r2, #0]
}
 8000d5e:	bf00      	nop
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	58022014 	.word	0x58022014
 8000d70:	58022414 	.word	0x58022414
 8000d74:	58020c14 	.word	0x58020c14

08000d78 <LED_GameOver>:

void LED_GameOver(void) {
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
    *GPIOI_ODR &= ~(1 << 13); // PI13 ON
 8000d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000dac <LED_GameOver+0x34>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a0a      	ldr	r2, [pc, #40]	@ (8000dac <LED_GameOver+0x34>)
 8000d82:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000d86:	6013      	str	r3, [r2, #0]
    *GPIOJ_ODR &= ~(1 << 2);  // PJ2 ON
 8000d88:	4b09      	ldr	r3, [pc, #36]	@ (8000db0 <LED_GameOver+0x38>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a08      	ldr	r2, [pc, #32]	@ (8000db0 <LED_GameOver+0x38>)
 8000d8e:	f023 0304 	bic.w	r3, r3, #4
 8000d92:	6013      	str	r3, [r2, #0]
    *GPIOD_ODR |= (1 << 3);   // PD3 ON
 8000d94:	4b07      	ldr	r3, [pc, #28]	@ (8000db4 <LED_GameOver+0x3c>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a06      	ldr	r2, [pc, #24]	@ (8000db4 <LED_GameOver+0x3c>)
 8000d9a:	f043 0308 	orr.w	r3, r3, #8
 8000d9e:	6013      	str	r3, [r2, #0]
}
 8000da0:	bf00      	nop
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr
 8000daa:	bf00      	nop
 8000dac:	58022014 	.word	0x58022014
 8000db0:	58022414 	.word	0x58022414
 8000db4:	58020c14 	.word	0x58020c14

08000db8 <CheckWinner>:

// === GAME FUNCTIONS ===
int CheckWinner(void) {
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
    for (int i = 0; i < 3; i++) {
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	607b      	str	r3, [r7, #4]
 8000dc2:	e03c      	b.n	8000e3e <CheckWinner+0x86>
        if (gameBoard[i][0] != EMPTY &&
 8000dc4:	494b      	ldr	r1, [pc, #300]	@ (8000ef4 <CheckWinner+0x13c>)
 8000dc6:	687a      	ldr	r2, [r7, #4]
 8000dc8:	4613      	mov	r3, r2
 8000dca:	005b      	lsls	r3, r3, #1
 8000dcc:	4413      	add	r3, r2
 8000dce:	009b      	lsls	r3, r3, #2
 8000dd0:	440b      	add	r3, r1
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d02f      	beq.n	8000e38 <CheckWinner+0x80>
            gameBoard[i][0] == gameBoard[i][1] &&
 8000dd8:	4946      	ldr	r1, [pc, #280]	@ (8000ef4 <CheckWinner+0x13c>)
 8000dda:	687a      	ldr	r2, [r7, #4]
 8000ddc:	4613      	mov	r3, r2
 8000dde:	005b      	lsls	r3, r3, #1
 8000de0:	4413      	add	r3, r2
 8000de2:	009b      	lsls	r3, r3, #2
 8000de4:	440b      	add	r3, r1
 8000de6:	6819      	ldr	r1, [r3, #0]
 8000de8:	4842      	ldr	r0, [pc, #264]	@ (8000ef4 <CheckWinner+0x13c>)
 8000dea:	687a      	ldr	r2, [r7, #4]
 8000dec:	4613      	mov	r3, r2
 8000dee:	005b      	lsls	r3, r3, #1
 8000df0:	4413      	add	r3, r2
 8000df2:	009b      	lsls	r3, r3, #2
 8000df4:	4403      	add	r3, r0
 8000df6:	3304      	adds	r3, #4
 8000df8:	681b      	ldr	r3, [r3, #0]
        if (gameBoard[i][0] != EMPTY &&
 8000dfa:	4299      	cmp	r1, r3
 8000dfc:	d11c      	bne.n	8000e38 <CheckWinner+0x80>
            gameBoard[i][1] == gameBoard[i][2]) {
 8000dfe:	493d      	ldr	r1, [pc, #244]	@ (8000ef4 <CheckWinner+0x13c>)
 8000e00:	687a      	ldr	r2, [r7, #4]
 8000e02:	4613      	mov	r3, r2
 8000e04:	005b      	lsls	r3, r3, #1
 8000e06:	4413      	add	r3, r2
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	440b      	add	r3, r1
 8000e0c:	3304      	adds	r3, #4
 8000e0e:	6819      	ldr	r1, [r3, #0]
 8000e10:	4838      	ldr	r0, [pc, #224]	@ (8000ef4 <CheckWinner+0x13c>)
 8000e12:	687a      	ldr	r2, [r7, #4]
 8000e14:	4613      	mov	r3, r2
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	4413      	add	r3, r2
 8000e1a:	009b      	lsls	r3, r3, #2
 8000e1c:	4403      	add	r3, r0
 8000e1e:	3308      	adds	r3, #8
 8000e20:	681b      	ldr	r3, [r3, #0]
            gameBoard[i][0] == gameBoard[i][1] &&
 8000e22:	4299      	cmp	r1, r3
 8000e24:	d108      	bne.n	8000e38 <CheckWinner+0x80>
            return gameBoard[i][0];
 8000e26:	4933      	ldr	r1, [pc, #204]	@ (8000ef4 <CheckWinner+0x13c>)
 8000e28:	687a      	ldr	r2, [r7, #4]
 8000e2a:	4613      	mov	r3, r2
 8000e2c:	005b      	lsls	r3, r3, #1
 8000e2e:	4413      	add	r3, r2
 8000e30:	009b      	lsls	r3, r3, #2
 8000e32:	440b      	add	r3, r1
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	e057      	b.n	8000ee8 <CheckWinner+0x130>
    for (int i = 0; i < 3; i++) {
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	607b      	str	r3, [r7, #4]
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	2b02      	cmp	r3, #2
 8000e42:	ddbf      	ble.n	8000dc4 <CheckWinner+0xc>
        }
    }

    for (int i = 0; i < 3; i++) {
 8000e44:	2300      	movs	r3, #0
 8000e46:	603b      	str	r3, [r7, #0]
 8000e48:	e024      	b.n	8000e94 <CheckWinner+0xdc>
        if (gameBoard[0][i] != EMPTY &&
 8000e4a:	4a2a      	ldr	r2, [pc, #168]	@ (8000ef4 <CheckWinner+0x13c>)
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d01b      	beq.n	8000e8e <CheckWinner+0xd6>
            gameBoard[0][i] == gameBoard[1][i] &&
 8000e56:	4a27      	ldr	r2, [pc, #156]	@ (8000ef4 <CheckWinner+0x13c>)
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e5e:	4925      	ldr	r1, [pc, #148]	@ (8000ef4 <CheckWinner+0x13c>)
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	3303      	adds	r3, #3
 8000e64:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
        if (gameBoard[0][i] != EMPTY &&
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	d110      	bne.n	8000e8e <CheckWinner+0xd6>
            gameBoard[1][i] == gameBoard[2][i]) {
 8000e6c:	4a21      	ldr	r2, [pc, #132]	@ (8000ef4 <CheckWinner+0x13c>)
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	3303      	adds	r3, #3
 8000e72:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e76:	491f      	ldr	r1, [pc, #124]	@ (8000ef4 <CheckWinner+0x13c>)
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	3306      	adds	r3, #6
 8000e7c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
            gameBoard[0][i] == gameBoard[1][i] &&
 8000e80:	429a      	cmp	r2, r3
 8000e82:	d104      	bne.n	8000e8e <CheckWinner+0xd6>
            return gameBoard[0][i];
 8000e84:	4a1b      	ldr	r2, [pc, #108]	@ (8000ef4 <CheckWinner+0x13c>)
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e8c:	e02c      	b.n	8000ee8 <CheckWinner+0x130>
    for (int i = 0; i < 3; i++) {
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	3301      	adds	r3, #1
 8000e92:	603b      	str	r3, [r7, #0]
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	2b02      	cmp	r3, #2
 8000e98:	ddd7      	ble.n	8000e4a <CheckWinner+0x92>
        }
    }

    if (gameBoard[0][0] != EMPTY &&
 8000e9a:	4b16      	ldr	r3, [pc, #88]	@ (8000ef4 <CheckWinner+0x13c>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d00e      	beq.n	8000ec0 <CheckWinner+0x108>
        gameBoard[0][0] == gameBoard[1][1] &&
 8000ea2:	4b14      	ldr	r3, [pc, #80]	@ (8000ef4 <CheckWinner+0x13c>)
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	4b13      	ldr	r3, [pc, #76]	@ (8000ef4 <CheckWinner+0x13c>)
 8000ea8:	691b      	ldr	r3, [r3, #16]
    if (gameBoard[0][0] != EMPTY &&
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	d108      	bne.n	8000ec0 <CheckWinner+0x108>
        gameBoard[1][1] == gameBoard[2][2]) {
 8000eae:	4b11      	ldr	r3, [pc, #68]	@ (8000ef4 <CheckWinner+0x13c>)
 8000eb0:	691a      	ldr	r2, [r3, #16]
 8000eb2:	4b10      	ldr	r3, [pc, #64]	@ (8000ef4 <CheckWinner+0x13c>)
 8000eb4:	6a1b      	ldr	r3, [r3, #32]
        gameBoard[0][0] == gameBoard[1][1] &&
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	d102      	bne.n	8000ec0 <CheckWinner+0x108>
        return gameBoard[0][0];
 8000eba:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef4 <CheckWinner+0x13c>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	e013      	b.n	8000ee8 <CheckWinner+0x130>
    }

    if (gameBoard[0][2] != EMPTY &&
 8000ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef4 <CheckWinner+0x13c>)
 8000ec2:	689b      	ldr	r3, [r3, #8]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d00e      	beq.n	8000ee6 <CheckWinner+0x12e>
        gameBoard[0][2] == gameBoard[1][1] &&
 8000ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8000ef4 <CheckWinner+0x13c>)
 8000eca:	689a      	ldr	r2, [r3, #8]
 8000ecc:	4b09      	ldr	r3, [pc, #36]	@ (8000ef4 <CheckWinner+0x13c>)
 8000ece:	691b      	ldr	r3, [r3, #16]
    if (gameBoard[0][2] != EMPTY &&
 8000ed0:	429a      	cmp	r2, r3
 8000ed2:	d108      	bne.n	8000ee6 <CheckWinner+0x12e>
        gameBoard[1][1] == gameBoard[2][0]) {
 8000ed4:	4b07      	ldr	r3, [pc, #28]	@ (8000ef4 <CheckWinner+0x13c>)
 8000ed6:	691a      	ldr	r2, [r3, #16]
 8000ed8:	4b06      	ldr	r3, [pc, #24]	@ (8000ef4 <CheckWinner+0x13c>)
 8000eda:	699b      	ldr	r3, [r3, #24]
        gameBoard[0][2] == gameBoard[1][1] &&
 8000edc:	429a      	cmp	r2, r3
 8000ede:	d102      	bne.n	8000ee6 <CheckWinner+0x12e>
        return gameBoard[0][2];
 8000ee0:	4b04      	ldr	r3, [pc, #16]	@ (8000ef4 <CheckWinner+0x13c>)
 8000ee2:	689b      	ldr	r3, [r3, #8]
 8000ee4:	e000      	b.n	8000ee8 <CheckWinner+0x130>
    }

    return 0;
 8000ee6:	2300      	movs	r3, #0
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	370c      	adds	r7, #12
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr
 8000ef4:	2400025c 	.word	0x2400025c

08000ef8 <Display_Init>:

void Display_Init(void) {
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
    uint32_t x_size, y_size;

    BSP_LCD_Init(0, LCD_ORIENTATION_LANDSCAPE);
 8000efe:	2101      	movs	r1, #1
 8000f00:	2000      	movs	r0, #0
 8000f02:	f001 fde1 	bl	8002ac8 <BSP_LCD_Init>
    BSP_LCD_GetXSize(0, &x_size);
 8000f06:	1d3b      	adds	r3, r7, #4
 8000f08:	4619      	mov	r1, r3
 8000f0a:	2000      	movs	r0, #0
 8000f0c:	f001 ffb8 	bl	8002e80 <BSP_LCD_GetXSize>
    BSP_LCD_GetYSize(0, &y_size);
 8000f10:	463b      	mov	r3, r7
 8000f12:	4619      	mov	r1, r3
 8000f14:	2000      	movs	r0, #0
 8000f16:	f001 ffd1 	bl	8002ebc <BSP_LCD_GetYSize>

    hTS.Width = x_size;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4a22      	ldr	r2, [pc, #136]	@ (8000fa8 <Display_Init+0xb0>)
 8000f1e:	6013      	str	r3, [r2, #0]
    hTS.Height = y_size;
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	4a21      	ldr	r2, [pc, #132]	@ (8000fa8 <Display_Init+0xb0>)
 8000f24:	6053      	str	r3, [r2, #4]
    hTS.Orientation = TS_SWAP_XY;
 8000f26:	4b20      	ldr	r3, [pc, #128]	@ (8000fa8 <Display_Init+0xb0>)
 8000f28:	2208      	movs	r2, #8
 8000f2a:	609a      	str	r2, [r3, #8]
    hTS.Accuracy = 5;
 8000f2c:	4b1e      	ldr	r3, [pc, #120]	@ (8000fa8 <Display_Init+0xb0>)
 8000f2e:	2205      	movs	r2, #5
 8000f30:	60da      	str	r2, [r3, #12]

    UTIL_LCD_SetFuncDriver(&LCD_Driver);
 8000f32:	481e      	ldr	r0, [pc, #120]	@ (8000fac <Display_Init+0xb4>)
 8000f34:	f000 fb56 	bl	80015e4 <UTIL_LCD_SetFuncDriver>
    UTIL_LCD_SetLayer(0);
 8000f38:	2000      	movs	r0, #0
 8000f3a:	f000 fba9 	bl	8001690 <UTIL_LCD_SetLayer>
    UTIL_LCD_SetFont(&Font16);
 8000f3e:	481c      	ldr	r0, [pc, #112]	@ (8000fb0 <Display_Init+0xb8>)
 8000f40:	f000 fbec 	bl	800171c <UTIL_LCD_SetFont>
    UTIL_LCD_SetBackColor(UTIL_LCD_COLOR_BLACK);
 8000f44:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000f48:	f000 fbd4 	bl	80016f4 <UTIL_LCD_SetBackColor>
    UTIL_LCD_SetTextColor(UTIL_LCD_COLOR_WHITE);
 8000f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f50:	f000 fbbc 	bl	80016cc <UTIL_LCD_SetTextColor>
    UTIL_LCD_Clear(UTIL_LCD_COLOR_BLACK);
 8000f54:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000f58:	f000 fc44 	bl	80017e4 <UTIL_LCD_Clear>

    if (BSP_TS_Init(0, &hTS) != BSP_ERROR_NONE) {
 8000f5c:	4912      	ldr	r1, [pc, #72]	@ (8000fa8 <Display_Init+0xb0>)
 8000f5e:	2000      	movs	r0, #0
 8000f60:	f002 fe34 	bl	8003bcc <BSP_TS_Init>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d007      	beq.n	8000f7a <Display_Init+0x82>
        UTIL_LCD_DisplayStringAt(0, 220, (uint8_t*)"Touch Init Failed!", CENTER_MODE);
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	4a11      	ldr	r2, [pc, #68]	@ (8000fb4 <Display_Init+0xbc>)
 8000f6e:	21dc      	movs	r1, #220	@ 0xdc
 8000f70:	2000      	movs	r0, #0
 8000f72:	f000 fc83 	bl	800187c <UTIL_LCD_DisplayStringAt>
        while (1);
 8000f76:	bf00      	nop
 8000f78:	e7fd      	b.n	8000f76 <Display_Init+0x7e>
    }

    UTIL_LCD_SetFont(&Font24);
 8000f7a:	480f      	ldr	r0, [pc, #60]	@ (8000fb8 <Display_Init+0xc0>)
 8000f7c:	f000 fbce 	bl	800171c <UTIL_LCD_SetFont>
    UTIL_LCD_DisplayStringAt(0, 10, (uint8_t*)"TIC TAC TOE", CENTER_MODE);
 8000f80:	2301      	movs	r3, #1
 8000f82:	4a0e      	ldr	r2, [pc, #56]	@ (8000fbc <Display_Init+0xc4>)
 8000f84:	210a      	movs	r1, #10
 8000f86:	2000      	movs	r0, #0
 8000f88:	f000 fc78 	bl	800187c <UTIL_LCD_DisplayStringAt>
    UTIL_LCD_SetFont(&Font16);
 8000f8c:	4808      	ldr	r0, [pc, #32]	@ (8000fb0 <Display_Init+0xb8>)
 8000f8e:	f000 fbc5 	bl	800171c <UTIL_LCD_SetFont>
    UTIL_LCD_DisplayStringAt(0, 300, (uint8_t*)"Touch a square to play!", CENTER_MODE);
 8000f92:	2301      	movs	r3, #1
 8000f94:	4a0a      	ldr	r2, [pc, #40]	@ (8000fc0 <Display_Init+0xc8>)
 8000f96:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8000f9a:	2000      	movs	r0, #0
 8000f9c:	f000 fc6e 	bl	800187c <UTIL_LCD_DisplayStringAt>
}
 8000fa0:	bf00      	nop
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	24001000 	.word	0x24001000
 8000fac:	0800ea40 	.word	0x0800ea40
 8000fb0:	2400003c 	.word	0x2400003c
 8000fb4:	0800c2d0 	.word	0x0800c2d0
 8000fb8:	24000034 	.word	0x24000034
 8000fbc:	0800c2e4 	.word	0x0800c2e4
 8000fc0:	0800c2f0 	.word	0x0800c2f0

08000fc4 <DrawGrid>:

void DrawGrid(void) {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af02      	add	r7, sp, #8
    UTIL_LCD_SetTextColor(UTIL_LCD_COLOR_BLACK);
 8000fca:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000fce:	f000 fb7d 	bl	80016cc <UTIL_LCD_SetTextColor>
    UTIL_LCD_FillRect(GRID_X, GRID_Y, GRID_SIZE, GRID_SIZE, UTIL_LCD_COLOR_BLACK);
 8000fd2:	f04f 437f 	mov.w	r3, #4278190080	@ 0xff000000
 8000fd6:	9300      	str	r3, [sp, #0]
 8000fd8:	23dc      	movs	r3, #220	@ 0xdc
 8000fda:	22dc      	movs	r2, #220	@ 0xdc
 8000fdc:	2132      	movs	r1, #50	@ 0x32
 8000fde:	2032      	movs	r0, #50	@ 0x32
 8000fe0:	f000 fec0 	bl	8001d64 <UTIL_LCD_FillRect>

    UTIL_LCD_SetTextColor(UTIL_LCD_COLOR_WHITE);
 8000fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fe8:	f000 fb70 	bl	80016cc <UTIL_LCD_SetTextColor>

    UTIL_LCD_FillRect(GRID_X + CELL_SIZE - LINE_THICKNESS/2, GRID_Y,
 8000fec:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff0:	9300      	str	r3, [sp, #0]
 8000ff2:	23dc      	movs	r3, #220	@ 0xdc
 8000ff4:	2203      	movs	r2, #3
 8000ff6:	2132      	movs	r1, #50	@ 0x32
 8000ff8:	207a      	movs	r0, #122	@ 0x7a
 8000ffa:	f000 feb3 	bl	8001d64 <UTIL_LCD_FillRect>
                     LINE_THICKNESS, GRID_SIZE, UTIL_LCD_COLOR_WHITE);
    UTIL_LCD_FillRect(GRID_X + 2*CELL_SIZE - LINE_THICKNESS/2, GRID_Y,
 8000ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8001002:	9300      	str	r3, [sp, #0]
 8001004:	23dc      	movs	r3, #220	@ 0xdc
 8001006:	2203      	movs	r2, #3
 8001008:	2132      	movs	r1, #50	@ 0x32
 800100a:	20c3      	movs	r0, #195	@ 0xc3
 800100c:	f000 feaa 	bl	8001d64 <UTIL_LCD_FillRect>
                     LINE_THICKNESS, GRID_SIZE, UTIL_LCD_COLOR_WHITE);

    UTIL_LCD_FillRect(GRID_X, GRID_Y + CELL_SIZE - LINE_THICKNESS/2,
 8001010:	f04f 33ff 	mov.w	r3, #4294967295
 8001014:	9300      	str	r3, [sp, #0]
 8001016:	2303      	movs	r3, #3
 8001018:	22dc      	movs	r2, #220	@ 0xdc
 800101a:	217a      	movs	r1, #122	@ 0x7a
 800101c:	2032      	movs	r0, #50	@ 0x32
 800101e:	f000 fea1 	bl	8001d64 <UTIL_LCD_FillRect>
                     GRID_SIZE, LINE_THICKNESS, UTIL_LCD_COLOR_WHITE);
    UTIL_LCD_FillRect(GRID_X, GRID_Y + 2*CELL_SIZE - LINE_THICKNESS/2,
 8001022:	f04f 33ff 	mov.w	r3, #4294967295
 8001026:	9300      	str	r3, [sp, #0]
 8001028:	2303      	movs	r3, #3
 800102a:	22dc      	movs	r2, #220	@ 0xdc
 800102c:	21c3      	movs	r1, #195	@ 0xc3
 800102e:	2032      	movs	r0, #50	@ 0x32
 8001030:	f000 fe98 	bl	8001d64 <UTIL_LCD_FillRect>
                     GRID_SIZE, LINE_THICKNESS, UTIL_LCD_COLOR_WHITE);
}
 8001034:	bf00      	nop
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
	...

0800103c <DrawSymbol>:

void DrawSymbol(int row, int col, int symbol) {
 800103c:	b590      	push	{r4, r7, lr}
 800103e:	b08b      	sub	sp, #44	@ 0x2c
 8001040:	af02      	add	r7, sp, #8
 8001042:	60f8      	str	r0, [r7, #12]
 8001044:	60b9      	str	r1, [r7, #8]
 8001046:	607a      	str	r2, [r7, #4]
    int x = GRID_X + col * CELL_SIZE;
 8001048:	68ba      	ldr	r2, [r7, #8]
 800104a:	4613      	mov	r3, r2
 800104c:	00db      	lsls	r3, r3, #3
 800104e:	4413      	add	r3, r2
 8001050:	00db      	lsls	r3, r3, #3
 8001052:	4413      	add	r3, r2
 8001054:	3332      	adds	r3, #50	@ 0x32
 8001056:	61fb      	str	r3, [r7, #28]
    int y = GRID_Y + row * CELL_SIZE;
 8001058:	68fa      	ldr	r2, [r7, #12]
 800105a:	4613      	mov	r3, r2
 800105c:	00db      	lsls	r3, r3, #3
 800105e:	4413      	add	r3, r2
 8001060:	00db      	lsls	r3, r3, #3
 8001062:	4413      	add	r3, r2
 8001064:	3332      	adds	r3, #50	@ 0x32
 8001066:	61bb      	str	r3, [r7, #24]
    int padding = 10;
 8001068:	230a      	movs	r3, #10
 800106a:	617b      	str	r3, [r7, #20]

    if (symbol == PLAYER_X) {
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2b01      	cmp	r3, #1
 8001070:	d137      	bne.n	80010e2 <DrawSymbol+0xa6>
        UTIL_LCD_SetTextColor(UTIL_LCD_COLOR_RED);
 8001072:	4827      	ldr	r0, [pc, #156]	@ (8001110 <DrawSymbol+0xd4>)
 8001074:	f000 fb2a 	bl	80016cc <UTIL_LCD_SetTextColor>
        UTIL_LCD_DrawLine(x + padding, y + padding,
 8001078:	69fa      	ldr	r2, [r7, #28]
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	4413      	add	r3, r2
 800107e:	4618      	mov	r0, r3
 8001080:	69ba      	ldr	r2, [r7, #24]
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	4413      	add	r3, r2
 8001086:	4619      	mov	r1, r3
                         x + CELL_SIZE - padding, y + CELL_SIZE - padding,
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	f103 0249 	add.w	r2, r3, #73	@ 0x49
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	1ad3      	subs	r3, r2, r3
        UTIL_LCD_DrawLine(x + padding, y + padding,
 8001092:	461c      	mov	r4, r3
                         x + CELL_SIZE - padding, y + CELL_SIZE - padding,
 8001094:	69bb      	ldr	r3, [r7, #24]
 8001096:	f103 0249 	add.w	r2, r3, #73	@ 0x49
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	1ad3      	subs	r3, r2, r3
        UTIL_LCD_DrawLine(x + padding, y + padding,
 800109e:	461a      	mov	r2, r3
 80010a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001110 <DrawSymbol+0xd4>)
 80010a2:	9300      	str	r3, [sp, #0]
 80010a4:	4613      	mov	r3, r2
 80010a6:	4622      	mov	r2, r4
 80010a8:	f000 fc96 	bl	80019d8 <UTIL_LCD_DrawLine>
                         UTIL_LCD_COLOR_RED);
        UTIL_LCD_DrawLine(x + CELL_SIZE - padding, y + padding,
 80010ac:	69fb      	ldr	r3, [r7, #28]
 80010ae:	f103 0249 	add.w	r2, r3, #73	@ 0x49
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	4618      	mov	r0, r3
 80010b8:	69ba      	ldr	r2, [r7, #24]
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	4413      	add	r3, r2
 80010be:	4619      	mov	r1, r3
                         x + padding, y + CELL_SIZE - padding,
 80010c0:	69fa      	ldr	r2, [r7, #28]
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	4413      	add	r3, r2
        UTIL_LCD_DrawLine(x + CELL_SIZE - padding, y + padding,
 80010c6:	461c      	mov	r4, r3
                         x + padding, y + CELL_SIZE - padding,
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	f103 0249 	add.w	r2, r3, #73	@ 0x49
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	1ad3      	subs	r3, r2, r3
        UTIL_LCD_DrawLine(x + CELL_SIZE - padding, y + padding,
 80010d2:	461a      	mov	r2, r3
 80010d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001110 <DrawSymbol+0xd4>)
 80010d6:	9300      	str	r3, [sp, #0]
 80010d8:	4613      	mov	r3, r2
 80010da:	4622      	mov	r2, r4
 80010dc:	f000 fc7c 	bl	80019d8 <UTIL_LCD_DrawLine>
    } else if (symbol == PLAYER_O) {
        UTIL_LCD_SetTextColor(UTIL_LCD_COLOR_BLUE);
        UTIL_LCD_DrawCircle(x + CELL_SIZE/2, y + CELL_SIZE/2,
                           CELL_SIZE/2 - padding, UTIL_LCD_COLOR_BLUE);
    }
}
 80010e0:	e012      	b.n	8001108 <DrawSymbol+0xcc>
    } else if (symbol == PLAYER_O) {
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	2b02      	cmp	r3, #2
 80010e6:	d10f      	bne.n	8001108 <DrawSymbol+0xcc>
        UTIL_LCD_SetTextColor(UTIL_LCD_COLOR_BLUE);
 80010e8:	480a      	ldr	r0, [pc, #40]	@ (8001114 <DrawSymbol+0xd8>)
 80010ea:	f000 faef 	bl	80016cc <UTIL_LCD_SetTextColor>
        UTIL_LCD_DrawCircle(x + CELL_SIZE/2, y + CELL_SIZE/2,
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	3324      	adds	r3, #36	@ 0x24
 80010f2:	4618      	mov	r0, r3
 80010f4:	69bb      	ldr	r3, [r7, #24]
 80010f6:	3324      	adds	r3, #36	@ 0x24
 80010f8:	4619      	mov	r1, r3
                           CELL_SIZE/2 - padding, UTIL_LCD_COLOR_BLUE);
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	f1c3 0324 	rsb	r3, r3, #36	@ 0x24
        UTIL_LCD_DrawCircle(x + CELL_SIZE/2, y + CELL_SIZE/2,
 8001100:	461a      	mov	r2, r3
 8001102:	4b04      	ldr	r3, [pc, #16]	@ (8001114 <DrawSymbol+0xd8>)
 8001104:	f000 fd24 	bl	8001b50 <UTIL_LCD_DrawCircle>
}
 8001108:	bf00      	nop
 800110a:	3724      	adds	r7, #36	@ 0x24
 800110c:	46bd      	mov	sp, r7
 800110e:	bd90      	pop	{r4, r7, pc}
 8001110:	ffff0000 	.word	0xffff0000
 8001114:	ff0000ff 	.word	0xff0000ff

08001118 <DrawBoard>:

void DrawBoard(void) {
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af02      	add	r7, sp, #8
    DrawGrid();
 800111e:	f7ff ff51 	bl	8000fc4 <DrawGrid>

    for (int row = 0; row < 3; row++) {
 8001122:	2300      	movs	r3, #0
 8001124:	607b      	str	r3, [r7, #4]
 8001126:	e024      	b.n	8001172 <DrawBoard+0x5a>
        for (int col = 0; col < 3; col++) {
 8001128:	2300      	movs	r3, #0
 800112a:	603b      	str	r3, [r7, #0]
 800112c:	e01b      	b.n	8001166 <DrawBoard+0x4e>
            if (gameBoard[row][col] != EMPTY) {
 800112e:	4920      	ldr	r1, [pc, #128]	@ (80011b0 <DrawBoard+0x98>)
 8001130:	687a      	ldr	r2, [r7, #4]
 8001132:	4613      	mov	r3, r2
 8001134:	005b      	lsls	r3, r3, #1
 8001136:	4413      	add	r3, r2
 8001138:	683a      	ldr	r2, [r7, #0]
 800113a:	4413      	add	r3, r2
 800113c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d00d      	beq.n	8001160 <DrawBoard+0x48>
                DrawSymbol(row, col, gameBoard[row][col]);
 8001144:	491a      	ldr	r1, [pc, #104]	@ (80011b0 <DrawBoard+0x98>)
 8001146:	687a      	ldr	r2, [r7, #4]
 8001148:	4613      	mov	r3, r2
 800114a:	005b      	lsls	r3, r3, #1
 800114c:	4413      	add	r3, r2
 800114e:	683a      	ldr	r2, [r7, #0]
 8001150:	4413      	add	r3, r2
 8001152:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001156:	461a      	mov	r2, r3
 8001158:	6839      	ldr	r1, [r7, #0]
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f7ff ff6e 	bl	800103c <DrawSymbol>
        for (int col = 0; col < 3; col++) {
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	3301      	adds	r3, #1
 8001164:	603b      	str	r3, [r7, #0]
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	2b02      	cmp	r3, #2
 800116a:	dde0      	ble.n	800112e <DrawBoard+0x16>
    for (int row = 0; row < 3; row++) {
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	3301      	adds	r3, #1
 8001170:	607b      	str	r3, [r7, #4]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2b02      	cmp	r3, #2
 8001176:	ddd7      	ble.n	8001128 <DrawBoard+0x10>
            }
        }
    }

    UTIL_LCD_SetTextColor(UTIL_LCD_COLOR_BLACK);
 8001178:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800117c:	f000 faa6 	bl	80016cc <UTIL_LCD_SetTextColor>
    UTIL_LCD_FillRect(0, 280, 320, 20, UTIL_LCD_COLOR_BLACK);
 8001180:	f04f 437f 	mov.w	r3, #4278190080	@ 0xff000000
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	2314      	movs	r3, #20
 8001188:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800118c:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8001190:	2000      	movs	r0, #0
 8001192:	f000 fde7 	bl	8001d64 <UTIL_LCD_FillRect>
    UTIL_LCD_SetTextColor(UTIL_LCD_COLOR_WHITE);
 8001196:	f04f 30ff 	mov.w	r0, #4294967295
 800119a:	f000 fa97 	bl	80016cc <UTIL_LCD_SetTextColor>


    LED_SetTurn(currentPlayer);
 800119e:	4b05      	ldr	r3, [pc, #20]	@ (80011b4 <DrawBoard+0x9c>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff fdb2 	bl	8000d0c <LED_SetTurn>
}
 80011a8:	bf00      	nop
 80011aa:	3708      	adds	r7, #8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	2400025c 	.word	0x2400025c
 80011b4:	24000030 	.word	0x24000030

080011b8 <HandleTouchInput>:

void HandleTouchInput(void) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b088      	sub	sp, #32
 80011bc:	af00      	add	r7, sp, #0
    TS_State_t ts;
    BSP_TS_GetState(0, &ts);
 80011be:	1d3b      	adds	r3, r7, #4
 80011c0:	4619      	mov	r1, r3
 80011c2:	2000      	movs	r0, #0
 80011c4:	f002 fda8 	bl	8003d18 <BSP_TS_GetState>

    if (ts.TouchDetected) {
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	f000 8082 	beq.w	80012d4 <HandleTouchInput+0x11c>
        uint16_t x = ts.TouchX;
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	83fb      	strh	r3, [r7, #30]
        uint16_t y = ts.TouchY;
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	83bb      	strh	r3, [r7, #28]

        if (x >= GRID_X && x <= (GRID_X + GRID_SIZE) &&
 80011d8:	8bfb      	ldrh	r3, [r7, #30]
 80011da:	2b31      	cmp	r3, #49	@ 0x31
 80011dc:	d977      	bls.n	80012ce <HandleTouchInput+0x116>
 80011de:	8bfb      	ldrh	r3, [r7, #30]
 80011e0:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 80011e4:	d873      	bhi.n	80012ce <HandleTouchInput+0x116>
 80011e6:	8bbb      	ldrh	r3, [r7, #28]
 80011e8:	2b31      	cmp	r3, #49	@ 0x31
 80011ea:	d970      	bls.n	80012ce <HandleTouchInput+0x116>
            y >= GRID_Y && y <= (GRID_Y + GRID_SIZE)) {
 80011ec:	8bbb      	ldrh	r3, [r7, #28]
 80011ee:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 80011f2:	d86c      	bhi.n	80012ce <HandleTouchInput+0x116>

            int col = (x - GRID_X) / CELL_SIZE;
 80011f4:	8bfb      	ldrh	r3, [r7, #30]
 80011f6:	3b32      	subs	r3, #50	@ 0x32
 80011f8:	4a38      	ldr	r2, [pc, #224]	@ (80012dc <HandleTouchInput+0x124>)
 80011fa:	fb82 1203 	smull	r1, r2, r2, r3
 80011fe:	441a      	add	r2, r3
 8001200:	1192      	asrs	r2, r2, #6
 8001202:	17db      	asrs	r3, r3, #31
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	61bb      	str	r3, [r7, #24]
            int row = (y - GRID_Y) / CELL_SIZE;
 8001208:	8bbb      	ldrh	r3, [r7, #28]
 800120a:	3b32      	subs	r3, #50	@ 0x32
 800120c:	4a33      	ldr	r2, [pc, #204]	@ (80012dc <HandleTouchInput+0x124>)
 800120e:	fb82 1203 	smull	r1, r2, r2, r3
 8001212:	441a      	add	r2, r3
 8001214:	1192      	asrs	r2, r2, #6
 8001216:	17db      	asrs	r3, r3, #31
 8001218:	1ad3      	subs	r3, r2, r3
 800121a:	617b      	str	r3, [r7, #20]

            if (gameBoard[row][col] == EMPTY) {
 800121c:	4930      	ldr	r1, [pc, #192]	@ (80012e0 <HandleTouchInput+0x128>)
 800121e:	697a      	ldr	r2, [r7, #20]
 8001220:	4613      	mov	r3, r2
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	4413      	add	r3, r2
 8001226:	69ba      	ldr	r2, [r7, #24]
 8001228:	4413      	add	r3, r2
 800122a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d14d      	bne.n	80012ce <HandleTouchInput+0x116>
                gameBoard[row][col] = currentPlayer;
 8001232:	4b2c      	ldr	r3, [pc, #176]	@ (80012e4 <HandleTouchInput+0x12c>)
 8001234:	6819      	ldr	r1, [r3, #0]
 8001236:	482a      	ldr	r0, [pc, #168]	@ (80012e0 <HandleTouchInput+0x128>)
 8001238:	697a      	ldr	r2, [r7, #20]
 800123a:	4613      	mov	r3, r2
 800123c:	005b      	lsls	r3, r3, #1
 800123e:	4413      	add	r3, r2
 8001240:	69ba      	ldr	r2, [r7, #24]
 8001242:	4413      	add	r3, r2
 8001244:	f840 1023 	str.w	r1, [r0, r3, lsl #2]

                DrawBoard();
 8001248:	f7ff ff66 	bl	8001118 <DrawBoard>

                int winner = CheckWinner();
 800124c:	f7ff fdb4 	bl	8000db8 <CheckWinner>
 8001250:	6138      	str	r0, [r7, #16]
                if (winner) {
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d024      	beq.n	80012a2 <HandleTouchInput+0xea>
                    HAL_Delay(1000);
 8001258:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800125c:	f003 f8fc 	bl	8004458 <HAL_Delay>
                    UTIL_LCD_Clear(UTIL_LCD_COLOR_BLACK);
 8001260:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001264:	f000 fabe 	bl	80017e4 <UTIL_LCD_Clear>

                    UTIL_LCD_SetTextColor(UTIL_LCD_COLOR_GREEN);
 8001268:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 800126c:	f000 fa2e 	bl	80016cc <UTIL_LCD_SetTextColor>
                    UTIL_LCD_SetFont(&Font24);
 8001270:	481d      	ldr	r0, [pc, #116]	@ (80012e8 <HandleTouchInput+0x130>)
 8001272:	f000 fa53 	bl	800171c <UTIL_LCD_SetFont>

                    if (winner == PLAYER_X) {
 8001276:	693b      	ldr	r3, [r7, #16]
 8001278:	2b01      	cmp	r3, #1
 800127a:	d106      	bne.n	800128a <HandleTouchInput+0xd2>
                        UTIL_LCD_DisplayStringAt(0, 120, (uint8_t*)"X WINS!", CENTER_MODE);
 800127c:	2301      	movs	r3, #1
 800127e:	4a1b      	ldr	r2, [pc, #108]	@ (80012ec <HandleTouchInput+0x134>)
 8001280:	2178      	movs	r1, #120	@ 0x78
 8001282:	2000      	movs	r0, #0
 8001284:	f000 fafa 	bl	800187c <UTIL_LCD_DisplayStringAt>
 8001288:	e005      	b.n	8001296 <HandleTouchInput+0xde>
                    } else {
                        UTIL_LCD_DisplayStringAt(0, 120, (uint8_t*)"O WINS!", CENTER_MODE);
 800128a:	2301      	movs	r3, #1
 800128c:	4a18      	ldr	r2, [pc, #96]	@ (80012f0 <HandleTouchInput+0x138>)
 800128e:	2178      	movs	r1, #120	@ 0x78
 8001290:	2000      	movs	r0, #0
 8001292:	f000 faf3 	bl	800187c <UTIL_LCD_DisplayStringAt>
                    }

                    UTIL_LCD_SetFont(&Font16);
 8001296:	4817      	ldr	r0, [pc, #92]	@ (80012f4 <HandleTouchInput+0x13c>)
 8001298:	f000 fa40 	bl	800171c <UTIL_LCD_SetFont>

                    // === LEDs for game over ===
                    LED_GameOver();
 800129c:	f7ff fd6c 	bl	8000d78 <LED_GameOver>
 80012a0:	e018      	b.n	80012d4 <HandleTouchInput+0x11c>
                    return;
                }

                if (currentPlayer == PLAYER_X) {
 80012a2:	4b10      	ldr	r3, [pc, #64]	@ (80012e4 <HandleTouchInput+0x12c>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d103      	bne.n	80012b2 <HandleTouchInput+0xfa>
                    currentPlayer = PLAYER_O;
 80012aa:	4b0e      	ldr	r3, [pc, #56]	@ (80012e4 <HandleTouchInput+0x12c>)
 80012ac:	2202      	movs	r2, #2
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	e002      	b.n	80012b8 <HandleTouchInput+0x100>
                } else {
                    currentPlayer = PLAYER_X;
 80012b2:	4b0c      	ldr	r3, [pc, #48]	@ (80012e4 <HandleTouchInput+0x12c>)
 80012b4:	2201      	movs	r2, #1
 80012b6:	601a      	str	r2, [r3, #0]
                }

                DrawBoard();
 80012b8:	f7ff ff2e 	bl	8001118 <DrawBoard>
            }
        }

        while (ts.TouchDetected) {
 80012bc:	e007      	b.n	80012ce <HandleTouchInput+0x116>
            HAL_Delay(50);
 80012be:	2032      	movs	r0, #50	@ 0x32
 80012c0:	f003 f8ca 	bl	8004458 <HAL_Delay>
            BSP_TS_GetState(0, &ts);
 80012c4:	1d3b      	adds	r3, r7, #4
 80012c6:	4619      	mov	r1, r3
 80012c8:	2000      	movs	r0, #0
 80012ca:	f002 fd25 	bl	8003d18 <BSP_TS_GetState>
        while (ts.TouchDetected) {
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d1f4      	bne.n	80012be <HandleTouchInput+0x106>
        }
    }
}
 80012d4:	3720      	adds	r7, #32
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	e070381d 	.word	0xe070381d
 80012e0:	2400025c 	.word	0x2400025c
 80012e4:	24000030 	.word	0x24000030
 80012e8:	24000034 	.word	0x24000034
 80012ec:	0800c308 	.word	0x0800c308
 80012f0:	0800c310 	.word	0x0800c310
 80012f4:	2400003c 	.word	0x2400003c

080012f8 <ResetGame>:

void ResetGame(void) {
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
    for (int row = 0; row < 3; row++) {
 80012fe:	2300      	movs	r3, #0
 8001300:	607b      	str	r3, [r7, #4]
 8001302:	e015      	b.n	8001330 <ResetGame+0x38>
        for (int col = 0; col < 3; col++) {
 8001304:	2300      	movs	r3, #0
 8001306:	603b      	str	r3, [r7, #0]
 8001308:	e00c      	b.n	8001324 <ResetGame+0x2c>
            gameBoard[row][col] = EMPTY;
 800130a:	4915      	ldr	r1, [pc, #84]	@ (8001360 <ResetGame+0x68>)
 800130c:	687a      	ldr	r2, [r7, #4]
 800130e:	4613      	mov	r3, r2
 8001310:	005b      	lsls	r3, r3, #1
 8001312:	4413      	add	r3, r2
 8001314:	683a      	ldr	r2, [r7, #0]
 8001316:	4413      	add	r3, r2
 8001318:	2200      	movs	r2, #0
 800131a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for (int col = 0; col < 3; col++) {
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	3301      	adds	r3, #1
 8001322:	603b      	str	r3, [r7, #0]
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	2b02      	cmp	r3, #2
 8001328:	ddef      	ble.n	800130a <ResetGame+0x12>
    for (int row = 0; row < 3; row++) {
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	3301      	adds	r3, #1
 800132e:	607b      	str	r3, [r7, #4]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2b02      	cmp	r3, #2
 8001334:	dde6      	ble.n	8001304 <ResetGame+0xc>
        }
    }

    currentPlayer = PLAYER_X;
 8001336:	4b0b      	ldr	r3, [pc, #44]	@ (8001364 <ResetGame+0x6c>)
 8001338:	2201      	movs	r2, #1
 800133a:	601a      	str	r2, [r3, #0]

    UTIL_LCD_Clear(UTIL_LCD_COLOR_BLACK);
 800133c:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001340:	f000 fa50 	bl	80017e4 <UTIL_LCD_Clear>
    Display_Init();
 8001344:	f7ff fdd8 	bl	8000ef8 <Display_Init>
    DrawBoard();
 8001348:	f7ff fee6 	bl	8001118 <DrawBoard>

    LED_SetTurn(currentPlayer);
 800134c:	4b05      	ldr	r3, [pc, #20]	@ (8001364 <ResetGame+0x6c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff fcdb 	bl	8000d0c <LED_SetTurn>
}
 8001356:	bf00      	nop
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	2400025c 	.word	0x2400025c
 8001364:	24000030 	.word	0x24000030

08001368 <main>:
  * @brief Main program
  * @param None
  * @retval None
  */
int main(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
  /* System Init, System clock, voltage scaling and L1-Cache configuration are done by CPU1 (Cortex-M7)
     in the meantime Domain D2 is put in STOP mode(Cortex-M4 in deep-sleep)
  */

  /* Enable the CPU Cache */
  CPU_CACHE_Enable();
 800136c:	f000 f8cc 	bl	8001508 <CPU_CACHE_Enable>
         duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and
         handled in milliseconds basis.
       - Set NVIC Group Priority to 4
       - Low Level Initialization
  */
  HAL_Init();
 8001370:	f003 f816 	bl	80043a0 <HAL_Init>

  /* Configure the system clock to 400 MHz */
  SystemClock_Config();
 8001374:	f000 f82a 	bl	80013cc <SystemClock_Config>

  LED_Init();
 8001378:	f7ff fc76 	bl	8000c68 <LED_Init>
  LED_SetTurn(currentPlayer);
 800137c:	4b12      	ldr	r3, [pc, #72]	@ (80013c8 <main+0x60>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4618      	mov	r0, r3
 8001382:	f7ff fcc3 	bl	8000d0c <LED_SetTurn>
  Display_Init();
 8001386:	f7ff fdb7 	bl	8000ef8 <Display_Init>
  DrawBoard();
 800138a:	f7ff fec5 	bl	8001118 <DrawBoard>

  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 800138e:	2100      	movs	r1, #0
 8001390:	2000      	movs	r0, #0
 8001392:	f000 fe99 	bl	80020c8 <BSP_PB_Init>

  /* Main game loop */
  while (1)
  {
    HandleTouchInput();
 8001396:	f7ff ff0f 	bl	80011b8 <HandleTouchInput>
    if (BSP_PB_GetState(BUTTON_USER)) {
 800139a:	2000      	movs	r0, #0
 800139c:	f000 ff04 	bl	80021a8 <BSP_PB_GetState>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d00b      	beq.n	80013be <main+0x56>
        ResetGame();
 80013a6:	f7ff ffa7 	bl	80012f8 <ResetGame>
        while (BSP_PB_GetState(BUTTON_USER)) {
 80013aa:	e002      	b.n	80013b2 <main+0x4a>
            HAL_Delay(50);
 80013ac:	2032      	movs	r0, #50	@ 0x32
 80013ae:	f003 f853 	bl	8004458 <HAL_Delay>
        while (BSP_PB_GetState(BUTTON_USER)) {
 80013b2:	2000      	movs	r0, #0
 80013b4:	f000 fef8 	bl	80021a8 <BSP_PB_GetState>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d1f6      	bne.n	80013ac <main+0x44>
        }
    }
    HAL_Delay(100);
 80013be:	2064      	movs	r0, #100	@ 0x64
 80013c0:	f003 f84a 	bl	8004458 <HAL_Delay>
    HandleTouchInput();
 80013c4:	e7e7      	b.n	8001396 <main+0x2e>
 80013c6:	bf00      	nop
 80013c8:	24000030 	.word	0x24000030

080013cc <SystemClock_Config>:
  * Flash Latency(WS) = 4
  * @param None
  * @retval None
  */
static void SystemClock_Config(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b09e      	sub	sp, #120	@ 0x78
 80013d0:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef ret = HAL_OK;
 80013d2:	2300      	movs	r3, #0
 80013d4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

  /*!< Supply configuration update enable */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80013d8:	2002      	movs	r0, #2
 80013da:	f005 f9dd 	bl	8006798 <HAL_PWREx_ConfigSupply>

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013de:	2300      	movs	r3, #0
 80013e0:	607b      	str	r3, [r7, #4]
 80013e2:	4b42      	ldr	r3, [pc, #264]	@ (80014ec <SystemClock_Config+0x120>)
 80013e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013e6:	4a41      	ldr	r2, [pc, #260]	@ (80014ec <SystemClock_Config+0x120>)
 80013e8:	f023 0301 	bic.w	r3, r3, #1
 80013ec:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80013ee:	4b3f      	ldr	r3, [pc, #252]	@ (80014ec <SystemClock_Config+0x120>)
 80013f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013f2:	f003 0301 	and.w	r3, r3, #1
 80013f6:	607b      	str	r3, [r7, #4]
 80013f8:	4b3d      	ldr	r3, [pc, #244]	@ (80014f0 <SystemClock_Config+0x124>)
 80013fa:	699b      	ldr	r3, [r3, #24]
 80013fc:	4a3c      	ldr	r2, [pc, #240]	@ (80014f0 <SystemClock_Config+0x124>)
 80013fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001402:	6193      	str	r3, [r2, #24]
 8001404:	4b3a      	ldr	r3, [pc, #232]	@ (80014f0 <SystemClock_Config+0x124>)
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800140c:	607b      	str	r3, [r7, #4]
 800140e:	687b      	ldr	r3, [r7, #4]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001410:	bf00      	nop
 8001412:	4b37      	ldr	r3, [pc, #220]	@ (80014f0 <SystemClock_Config+0x124>)
 8001414:	699b      	ldr	r3, [r3, #24]
 8001416:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800141a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800141e:	d1f8      	bne.n	8001412 <SystemClock_Config+0x46>

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001420:	2301      	movs	r3, #1
 8001422:	60bb      	str	r3, [r7, #8]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001424:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001428:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
 800142a:	2300      	movs	r3, #0
 800142c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.CSIState = RCC_CSI_OFF;
 800142e:	2300      	movs	r3, #0
 8001430:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001432:	2302      	movs	r3, #2
 8001434:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001436:	2302      	movs	r3, #2
 8001438:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLM = 5;
 800143a:	2305      	movs	r3, #5
 800143c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLN = 160;
 800143e:	23a0      	movs	r3, #160	@ 0xa0
 8001440:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001442:	2300      	movs	r3, #0
 8001444:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001446:	2302      	movs	r3, #2
 8001448:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800144a:	2302      	movs	r3, #2
 800144c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800144e:	2304      	movs	r3, #4
 8001450:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001452:	2300      	movs	r3, #0
 8001454:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001456:	2308      	movs	r3, #8
 8001458:	64bb      	str	r3, [r7, #72]	@ 0x48
  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800145a:	f107 0308 	add.w	r3, r7, #8
 800145e:	4618      	mov	r0, r3
 8001460:	f005 f9d4 	bl	800680c <HAL_RCC_OscConfig>
 8001464:	4603      	mov	r3, r0
 8001466:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
  if(ret != HAL_OK) {
 800146a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <SystemClock_Config+0xaa>
    Error_Handler();
 8001472:	f000 f841 	bl	80014f8 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 |
 8001476:	233f      	movs	r3, #63	@ 0x3f
 8001478:	657b      	str	r3, [r7, #84]	@ 0x54
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1);
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800147a:	2303      	movs	r3, #3
 800147c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800147e:	2300      	movs	r3, #0
 8001480:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001482:	2308      	movs	r3, #8
 8001484:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001486:	2340      	movs	r3, #64	@ 0x40
 8001488:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800148a:	2340      	movs	r3, #64	@ 0x40
 800148c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800148e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001492:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001494:	2340      	movs	r3, #64	@ 0x40
 8001496:	673b      	str	r3, [r7, #112]	@ 0x70
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 8001498:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800149c:	2104      	movs	r1, #4
 800149e:	4618      	mov	r0, r3
 80014a0:	f005 fe0e 	bl	80070c0 <HAL_RCC_ClockConfig>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
  if(ret != HAL_OK) {
 80014aa:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <SystemClock_Config+0xea>
    Error_Handler();
 80014b2:	f000 f821 	bl	80014f8 <Error_Handler>
  }

  __HAL_RCC_CSI_ENABLE();
 80014b6:	4b0f      	ldr	r3, [pc, #60]	@ (80014f4 <SystemClock_Config+0x128>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a0e      	ldr	r2, [pc, #56]	@ (80014f4 <SystemClock_Config+0x128>)
 80014bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014c0:	6013      	str	r3, [r2, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014c2:	4b0c      	ldr	r3, [pc, #48]	@ (80014f4 <SystemClock_Config+0x128>)
 80014c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80014c8:	4a0a      	ldr	r2, [pc, #40]	@ (80014f4 <SystemClock_Config+0x128>)
 80014ca:	f043 0302 	orr.w	r3, r3, #2
 80014ce:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80014d2:	4b08      	ldr	r3, [pc, #32]	@ (80014f4 <SystemClock_Config+0x128>)
 80014d4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80014d8:	f003 0302 	and.w	r3, r3, #2
 80014dc:	603b      	str	r3, [r7, #0]
 80014de:	683b      	ldr	r3, [r7, #0]
  HAL_EnableCompensationCell();
 80014e0:	f002 ffea 	bl	80044b8 <HAL_EnableCompensationCell>
}
 80014e4:	bf00      	nop
 80014e6:	3778      	adds	r7, #120	@ 0x78
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	58000400 	.word	0x58000400
 80014f0:	58024800 	.word	0x58024800
 80014f4:	58024400 	.word	0x58024400

080014f8 <Error_Handler>:
  * @brief This function is executed in case of error occurrence.
  * @param None
  * @retval None
  */
void Error_Handler(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
  BSP_LED_On(LED_RED);
 80014fc:	2001      	movs	r0, #1
 80014fe:	f000 fdc5 	bl	800208c <BSP_LED_On>
  while(1) {}
 8001502:	bf00      	nop
 8001504:	e7fd      	b.n	8001502 <Error_Handler+0xa>
	...

08001508 <CPU_CACHE_Enable>:
  * @brief CPU L1-Cache enable.
  * @param None
  * @retval None
  */
static void CPU_CACHE_Enable(void)
{
 8001508:	b480      	push	{r7}
 800150a:	b085      	sub	sp, #20
 800150c:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800150e:	4b34      	ldr	r3, [pc, #208]	@ (80015e0 <CPU_CACHE_Enable+0xd8>)
 8001510:	695b      	ldr	r3, [r3, #20]
 8001512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001516:	2b00      	cmp	r3, #0
 8001518:	d11b      	bne.n	8001552 <CPU_CACHE_Enable+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800151a:	f3bf 8f4f 	dsb	sy
}
 800151e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001520:	f3bf 8f6f 	isb	sy
}
 8001524:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001526:	4b2e      	ldr	r3, [pc, #184]	@ (80015e0 <CPU_CACHE_Enable+0xd8>)
 8001528:	2200      	movs	r2, #0
 800152a:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800152e:	f3bf 8f4f 	dsb	sy
}
 8001532:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001534:	f3bf 8f6f 	isb	sy
}
 8001538:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800153a:	4b29      	ldr	r3, [pc, #164]	@ (80015e0 <CPU_CACHE_Enable+0xd8>)
 800153c:	695b      	ldr	r3, [r3, #20]
 800153e:	4a28      	ldr	r2, [pc, #160]	@ (80015e0 <CPU_CACHE_Enable+0xd8>)
 8001540:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001544:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001546:	f3bf 8f4f 	dsb	sy
}
 800154a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800154c:	f3bf 8f6f 	isb	sy
}
 8001550:	e000      	b.n	8001554 <CPU_CACHE_Enable+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001552:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001554:	4b22      	ldr	r3, [pc, #136]	@ (80015e0 <CPU_CACHE_Enable+0xd8>)
 8001556:	695b      	ldr	r3, [r3, #20]
 8001558:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800155c:	2b00      	cmp	r3, #0
 800155e:	d138      	bne.n	80015d2 <CPU_CACHE_Enable+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8001560:	4b1f      	ldr	r3, [pc, #124]	@ (80015e0 <CPU_CACHE_Enable+0xd8>)
 8001562:	2200      	movs	r2, #0
 8001564:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001568:	f3bf 8f4f 	dsb	sy
}
 800156c:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800156e:	4b1c      	ldr	r3, [pc, #112]	@ (80015e0 <CPU_CACHE_Enable+0xd8>)
 8001570:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001574:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	0b5b      	lsrs	r3, r3, #13
 800157a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800157e:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	08db      	lsrs	r3, r3, #3
 8001584:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001588:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800158a:	68bb      	ldr	r3, [r7, #8]
 800158c:	015a      	lsls	r2, r3, #5
 800158e:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8001592:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001594:	687a      	ldr	r2, [r7, #4]
 8001596:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001598:	4911      	ldr	r1, [pc, #68]	@ (80015e0 <CPU_CACHE_Enable+0xd8>)
 800159a:	4313      	orrs	r3, r2
 800159c:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	1e5a      	subs	r2, r3, #1
 80015a4:	607a      	str	r2, [r7, #4]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d1ef      	bne.n	800158a <CPU_CACHE_Enable+0x82>
    } while(sets-- != 0U);
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	1e5a      	subs	r2, r3, #1
 80015ae:	60ba      	str	r2, [r7, #8]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d1e5      	bne.n	8001580 <CPU_CACHE_Enable+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 80015b4:	f3bf 8f4f 	dsb	sy
}
 80015b8:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80015ba:	4b09      	ldr	r3, [pc, #36]	@ (80015e0 <CPU_CACHE_Enable+0xd8>)
 80015bc:	695b      	ldr	r3, [r3, #20]
 80015be:	4a08      	ldr	r2, [pc, #32]	@ (80015e0 <CPU_CACHE_Enable+0xd8>)
 80015c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015c4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80015c6:	f3bf 8f4f 	dsb	sy
}
 80015ca:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80015cc:	f3bf 8f6f 	isb	sy
}
 80015d0:	e000      	b.n	80015d4 <CPU_CACHE_Enable+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80015d2:	bf00      	nop
  SCB_EnableICache();
  SCB_EnableDCache();
}
 80015d4:	bf00      	nop
 80015d6:	3714      	adds	r7, #20
 80015d8:	46bd      	mov	sp, r7
 80015da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015de:	4770      	bx	lr
 80015e0:	e000ed00 	.word	0xe000ed00

080015e4 <UTIL_LCD_SetFuncDriver>:
/**
  * @brief  Link board LCD drivers to STM32 LCD Utility drivers
  * @param  pDrv Structure of LCD functions
  */
void UTIL_LCD_SetFuncDriver(const LCD_UTILS_Drv_t *pDrv)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  FuncDriver.DrawBitmap     = pDrv->DrawBitmap;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a22      	ldr	r2, [pc, #136]	@ (800167c <UTIL_LCD_SetFuncDriver+0x98>)
 80015f2:	6013      	str	r3, [r2, #0]
  FuncDriver.FillRGBRect    = pDrv->FillRGBRect;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	4a20      	ldr	r2, [pc, #128]	@ (800167c <UTIL_LCD_SetFuncDriver+0x98>)
 80015fa:	6053      	str	r3, [r2, #4]
  FuncDriver.DrawHLine      = pDrv->DrawHLine;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	4a1e      	ldr	r2, [pc, #120]	@ (800167c <UTIL_LCD_SetFuncDriver+0x98>)
 8001602:	6093      	str	r3, [r2, #8]
  FuncDriver.DrawVLine      = pDrv->DrawVLine;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	4a1c      	ldr	r2, [pc, #112]	@ (800167c <UTIL_LCD_SetFuncDriver+0x98>)
 800160a:	60d3      	str	r3, [r2, #12]
  FuncDriver.FillRect       = pDrv->FillRect;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	691b      	ldr	r3, [r3, #16]
 8001610:	4a1a      	ldr	r2, [pc, #104]	@ (800167c <UTIL_LCD_SetFuncDriver+0x98>)
 8001612:	6113      	str	r3, [r2, #16]
  FuncDriver.GetPixel       = pDrv->GetPixel;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	695b      	ldr	r3, [r3, #20]
 8001618:	4a18      	ldr	r2, [pc, #96]	@ (800167c <UTIL_LCD_SetFuncDriver+0x98>)
 800161a:	6153      	str	r3, [r2, #20]
  FuncDriver.SetPixel       = pDrv->SetPixel;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	699b      	ldr	r3, [r3, #24]
 8001620:	4a16      	ldr	r2, [pc, #88]	@ (800167c <UTIL_LCD_SetFuncDriver+0x98>)
 8001622:	6193      	str	r3, [r2, #24]
  FuncDriver.GetXSize       = pDrv->GetXSize;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	69db      	ldr	r3, [r3, #28]
 8001628:	4a14      	ldr	r2, [pc, #80]	@ (800167c <UTIL_LCD_SetFuncDriver+0x98>)
 800162a:	61d3      	str	r3, [r2, #28]
  FuncDriver.GetYSize       = pDrv->GetYSize;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6a1b      	ldr	r3, [r3, #32]
 8001630:	4a12      	ldr	r2, [pc, #72]	@ (800167c <UTIL_LCD_SetFuncDriver+0x98>)
 8001632:	6213      	str	r3, [r2, #32]
  FuncDriver.SetLayer       = pDrv->SetLayer;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001638:	4a10      	ldr	r2, [pc, #64]	@ (800167c <UTIL_LCD_SetFuncDriver+0x98>)
 800163a:	6253      	str	r3, [r2, #36]	@ 0x24
  FuncDriver.GetFormat      = pDrv->GetFormat;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001640:	4a0e      	ldr	r2, [pc, #56]	@ (800167c <UTIL_LCD_SetFuncDriver+0x98>)
 8001642:	6293      	str	r3, [r2, #40]	@ 0x28

  DrawProp->LcdLayer = 0;
 8001644:	4b0e      	ldr	r3, [pc, #56]	@ (8001680 <UTIL_LCD_SetFuncDriver+0x9c>)
 8001646:	2200      	movs	r2, #0
 8001648:	60da      	str	r2, [r3, #12]
  DrawProp->LcdDevice = 0;
 800164a:	4b0d      	ldr	r3, [pc, #52]	@ (8001680 <UTIL_LCD_SetFuncDriver+0x9c>)
 800164c:	2200      	movs	r2, #0
 800164e:	611a      	str	r2, [r3, #16]
  FuncDriver.GetXSize(0, &DrawProp->LcdXsize);
 8001650:	4b0a      	ldr	r3, [pc, #40]	@ (800167c <UTIL_LCD_SetFuncDriver+0x98>)
 8001652:	69db      	ldr	r3, [r3, #28]
 8001654:	4a0b      	ldr	r2, [pc, #44]	@ (8001684 <UTIL_LCD_SetFuncDriver+0xa0>)
 8001656:	4611      	mov	r1, r2
 8001658:	2000      	movs	r0, #0
 800165a:	4798      	blx	r3
  FuncDriver.GetYSize(0, &DrawProp->LcdYsize);
 800165c:	4b07      	ldr	r3, [pc, #28]	@ (800167c <UTIL_LCD_SetFuncDriver+0x98>)
 800165e:	6a1b      	ldr	r3, [r3, #32]
 8001660:	4a09      	ldr	r2, [pc, #36]	@ (8001688 <UTIL_LCD_SetFuncDriver+0xa4>)
 8001662:	4611      	mov	r1, r2
 8001664:	2000      	movs	r0, #0
 8001666:	4798      	blx	r3
  FuncDriver.GetFormat(0, &DrawProp->LcdPixelFormat);
 8001668:	4b04      	ldr	r3, [pc, #16]	@ (800167c <UTIL_LCD_SetFuncDriver+0x98>)
 800166a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800166c:	4a07      	ldr	r2, [pc, #28]	@ (800168c <UTIL_LCD_SetFuncDriver+0xa8>)
 800166e:	4611      	mov	r1, r2
 8001670:	2000      	movs	r0, #0
 8001672:	4798      	blx	r3
}
 8001674:	bf00      	nop
 8001676:	3708      	adds	r7, #8
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	240002c0 	.word	0x240002c0
 8001680:	24000280 	.word	0x24000280
 8001684:	24000294 	.word	0x24000294
 8001688:	24000298 	.word	0x24000298
 800168c:	2400029c 	.word	0x2400029c

08001690 <UTIL_LCD_SetLayer>:
/**
  * @brief  Set the LCD layer.
  * @param  Layer  LCD layer
  */
void UTIL_LCD_SetLayer(uint32_t Layer)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  if(FuncDriver.SetLayer != NULL)
 8001698:	4b0a      	ldr	r3, [pc, #40]	@ (80016c4 <UTIL_LCD_SetLayer+0x34>)
 800169a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800169c:	2b00      	cmp	r3, #0
 800169e:	d00c      	beq.n	80016ba <UTIL_LCD_SetLayer+0x2a>
  {
    if(FuncDriver.SetLayer(DrawProp->LcdDevice, Layer) == 0)
 80016a0:	4b08      	ldr	r3, [pc, #32]	@ (80016c4 <UTIL_LCD_SetLayer+0x34>)
 80016a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016a4:	4a08      	ldr	r2, [pc, #32]	@ (80016c8 <UTIL_LCD_SetLayer+0x38>)
 80016a6:	6912      	ldr	r2, [r2, #16]
 80016a8:	6879      	ldr	r1, [r7, #4]
 80016aa:	4610      	mov	r0, r2
 80016ac:	4798      	blx	r3
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d102      	bne.n	80016ba <UTIL_LCD_SetLayer+0x2a>
    {
      DrawProp->LcdLayer = Layer;
 80016b4:	4a04      	ldr	r2, [pc, #16]	@ (80016c8 <UTIL_LCD_SetLayer+0x38>)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	60d3      	str	r3, [r2, #12]
    }
  }
}
 80016ba:	bf00      	nop
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	240002c0 	.word	0x240002c0
 80016c8:	24000280 	.word	0x24000280

080016cc <UTIL_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color  Text color code
  */
void UTIL_LCD_SetTextColor(uint32_t Color)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].TextColor = Color;
 80016d4:	4b06      	ldr	r3, [pc, #24]	@ (80016f0 <UTIL_LCD_SetTextColor+0x24>)
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	4a05      	ldr	r2, [pc, #20]	@ (80016f0 <UTIL_LCD_SetTextColor+0x24>)
 80016da:	015b      	lsls	r3, r3, #5
 80016dc:	4413      	add	r3, r2
 80016de:	687a      	ldr	r2, [r7, #4]
 80016e0:	601a      	str	r2, [r3, #0]
}
 80016e2:	bf00      	nop
 80016e4:	370c      	adds	r7, #12
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	24000280 	.word	0x24000280

080016f4 <UTIL_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color  Layer background color code
  */
void UTIL_LCD_SetBackColor(uint32_t Color)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].BackColor = Color;
 80016fc:	4b06      	ldr	r3, [pc, #24]	@ (8001718 <UTIL_LCD_SetBackColor+0x24>)
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	4a05      	ldr	r2, [pc, #20]	@ (8001718 <UTIL_LCD_SetBackColor+0x24>)
 8001702:	015b      	lsls	r3, r3, #5
 8001704:	4413      	add	r3, r2
 8001706:	3304      	adds	r3, #4
 8001708:	687a      	ldr	r2, [r7, #4]
 800170a:	601a      	str	r2, [r3, #0]
}
 800170c:	bf00      	nop
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	24000280 	.word	0x24000280

0800171c <UTIL_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts  Layer font to be used
  */
void UTIL_LCD_SetFont(sFONT *fonts)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].pFont = fonts;
 8001724:	4b06      	ldr	r3, [pc, #24]	@ (8001740 <UTIL_LCD_SetFont+0x24>)
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	4a05      	ldr	r2, [pc, #20]	@ (8001740 <UTIL_LCD_SetFont+0x24>)
 800172a:	015b      	lsls	r3, r3, #5
 800172c:	4413      	add	r3, r2
 800172e:	3308      	adds	r3, #8
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	601a      	str	r2, [r3, #0]
}
 8001734:	bf00      	nop
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr
 8001740:	24000280 	.word	0x24000280

08001744 <UTIL_LCD_FillRGBRect>:
  * @param  Xpos    X position
  * @param  Ypos    Y position
  * @param  Length  Line length
  */
void UTIL_LCD_FillRGBRect(uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8001744:	b590      	push	{r4, r7, lr}
 8001746:	b087      	sub	sp, #28
 8001748:	af02      	add	r7, sp, #8
 800174a:	60f8      	str	r0, [r7, #12]
 800174c:	60b9      	str	r1, [r7, #8]
 800174e:	607a      	str	r2, [r7, #4]
 8001750:	603b      	str	r3, [r7, #0]
  /* Write RGB rectangle data */
  FuncDriver.FillRGBRect(DrawProp->LcdDevice, Xpos, Ypos, pData, Width, Height);
 8001752:	4b08      	ldr	r3, [pc, #32]	@ (8001774 <UTIL_LCD_FillRGBRect+0x30>)
 8001754:	685c      	ldr	r4, [r3, #4]
 8001756:	4b08      	ldr	r3, [pc, #32]	@ (8001778 <UTIL_LCD_FillRGBRect+0x34>)
 8001758:	6918      	ldr	r0, [r3, #16]
 800175a:	6a3b      	ldr	r3, [r7, #32]
 800175c:	9301      	str	r3, [sp, #4]
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	9300      	str	r3, [sp, #0]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	68ba      	ldr	r2, [r7, #8]
 8001766:	68f9      	ldr	r1, [r7, #12]
 8001768:	47a0      	blx	r4
}
 800176a:	bf00      	nop
 800176c:	3714      	adds	r7, #20
 800176e:	46bd      	mov	sp, r7
 8001770:	bd90      	pop	{r4, r7, pc}
 8001772:	bf00      	nop
 8001774:	240002c0 	.word	0x240002c0
 8001778:	24000280 	.word	0x24000280

0800177c <UTIL_LCD_SetPixel>:
  * @param  Xpos     X position
  * @param  Ypos     Y position
  * @param  Color    Pixel color
  */
void UTIL_LCD_SetPixel(uint16_t Xpos, uint16_t Ypos, uint32_t Color)
{
 800177c:	b5b0      	push	{r4, r5, r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	4603      	mov	r3, r0
 8001784:	603a      	str	r2, [r7, #0]
 8001786:	80fb      	strh	r3, [r7, #6]
 8001788:	460b      	mov	r3, r1
 800178a:	80bb      	strh	r3, [r7, #4]
  /* Set Pixel */
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 800178c:	4b13      	ldr	r3, [pc, #76]	@ (80017dc <UTIL_LCD_SetPixel+0x60>)
 800178e:	69db      	ldr	r3, [r3, #28]
 8001790:	2b02      	cmp	r3, #2
 8001792:	d117      	bne.n	80017c4 <UTIL_LCD_SetPixel+0x48>
  {
    FuncDriver.SetPixel(DrawProp->LcdDevice, Xpos, Ypos, CONVERTARGB88882RGB565(Color));
 8001794:	4b12      	ldr	r3, [pc, #72]	@ (80017e0 <UTIL_LCD_SetPixel+0x64>)
 8001796:	699c      	ldr	r4, [r3, #24]
 8001798:	4b10      	ldr	r3, [pc, #64]	@ (80017dc <UTIL_LCD_SetPixel+0x60>)
 800179a:	6918      	ldr	r0, [r3, #16]
 800179c:	88f9      	ldrh	r1, [r7, #6]
 800179e:	88bd      	ldrh	r5, [r7, #4]
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	08db      	lsrs	r3, r3, #3
 80017a4:	f003 021f 	and.w	r2, r3, #31
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	0a9b      	lsrs	r3, r3, #10
 80017ac:	015b      	lsls	r3, r3, #5
 80017ae:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 80017b2:	431a      	orrs	r2, r3
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	0cdb      	lsrs	r3, r3, #19
 80017b8:	02db      	lsls	r3, r3, #11
 80017ba:	b29b      	uxth	r3, r3
 80017bc:	4313      	orrs	r3, r2
 80017be:	462a      	mov	r2, r5
 80017c0:	47a0      	blx	r4
  }
  else
  {
    FuncDriver.SetPixel(DrawProp->LcdDevice, Xpos, Ypos, Color);
  }
}
 80017c2:	e007      	b.n	80017d4 <UTIL_LCD_SetPixel+0x58>
    FuncDriver.SetPixel(DrawProp->LcdDevice, Xpos, Ypos, Color);
 80017c4:	4b06      	ldr	r3, [pc, #24]	@ (80017e0 <UTIL_LCD_SetPixel+0x64>)
 80017c6:	699c      	ldr	r4, [r3, #24]
 80017c8:	4b04      	ldr	r3, [pc, #16]	@ (80017dc <UTIL_LCD_SetPixel+0x60>)
 80017ca:	6918      	ldr	r0, [r3, #16]
 80017cc:	88f9      	ldrh	r1, [r7, #6]
 80017ce:	88ba      	ldrh	r2, [r7, #4]
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	47a0      	blx	r4
}
 80017d4:	bf00      	nop
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bdb0      	pop	{r4, r5, r7, pc}
 80017dc:	24000280 	.word	0x24000280
 80017e0:	240002c0 	.word	0x240002c0

080017e4 <UTIL_LCD_Clear>:
/**
  * @brief  Clears the whole currently active layer of LTDC.
  * @param  Color  Color of the background
  */
void UTIL_LCD_Clear(uint32_t Color)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b084      	sub	sp, #16
 80017e8:	af02      	add	r7, sp, #8
 80017ea:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  UTIL_LCD_FillRect(0, 0, DrawProp->LcdXsize, DrawProp->LcdYsize, Color);
 80017ec:	4b07      	ldr	r3, [pc, #28]	@ (800180c <UTIL_LCD_Clear+0x28>)
 80017ee:	695a      	ldr	r2, [r3, #20]
 80017f0:	4b06      	ldr	r3, [pc, #24]	@ (800180c <UTIL_LCD_Clear+0x28>)
 80017f2:	6999      	ldr	r1, [r3, #24]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	9300      	str	r3, [sp, #0]
 80017f8:	460b      	mov	r3, r1
 80017fa:	2100      	movs	r1, #0
 80017fc:	2000      	movs	r0, #0
 80017fe:	f000 fab1 	bl	8001d64 <UTIL_LCD_FillRect>
}
 8001802:	bf00      	nop
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	24000280 	.word	0x24000280

08001810 <UTIL_LCD_DisplayChar>:
  * @param  Ypos Line where to display the character shape.
  * @param  Ascii Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void UTIL_LCD_DisplayChar(uint32_t Xpos, uint32_t Ypos, uint8_t Ascii)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	60f8      	str	r0, [r7, #12]
 8001818:	60b9      	str	r1, [r7, #8]
 800181a:	4613      	mov	r3, r2
 800181c:	71fb      	strb	r3, [r7, #7]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 800181e:	4b16      	ldr	r3, [pc, #88]	@ (8001878 <UTIL_LCD_DisplayChar+0x68>)
 8001820:	68db      	ldr	r3, [r3, #12]
 8001822:	4a15      	ldr	r2, [pc, #84]	@ (8001878 <UTIL_LCD_DisplayChar+0x68>)
 8001824:	015b      	lsls	r3, r3, #5
 8001826:	4413      	add	r3, r2
 8001828:	3308      	adds	r3, #8
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	79fb      	ldrb	r3, [r7, #7]
 8001830:	3b20      	subs	r3, #32
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 8001832:	4911      	ldr	r1, [pc, #68]	@ (8001878 <UTIL_LCD_DisplayChar+0x68>)
 8001834:	68c9      	ldr	r1, [r1, #12]
 8001836:	4810      	ldr	r0, [pc, #64]	@ (8001878 <UTIL_LCD_DisplayChar+0x68>)
 8001838:	0149      	lsls	r1, r1, #5
 800183a:	4401      	add	r1, r0
 800183c:	3108      	adds	r1, #8
 800183e:	6809      	ldr	r1, [r1, #0]
 8001840:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 8001842:	fb03 f101 	mul.w	r1, r3, r1
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 8001846:	4b0c      	ldr	r3, [pc, #48]	@ (8001878 <UTIL_LCD_DisplayChar+0x68>)
 8001848:	68db      	ldr	r3, [r3, #12]
 800184a:	480b      	ldr	r0, [pc, #44]	@ (8001878 <UTIL_LCD_DisplayChar+0x68>)
 800184c:	015b      	lsls	r3, r3, #5
 800184e:	4403      	add	r3, r0
 8001850:	3308      	adds	r3, #8
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	889b      	ldrh	r3, [r3, #4]
 8001856:	3307      	adds	r3, #7
 8001858:	2b00      	cmp	r3, #0
 800185a:	da00      	bge.n	800185e <UTIL_LCD_DisplayChar+0x4e>
 800185c:	3307      	adds	r3, #7
 800185e:	10db      	asrs	r3, r3, #3
 8001860:	fb01 f303 	mul.w	r3, r1, r3
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 8001864:	4413      	add	r3, r2
 8001866:	461a      	mov	r2, r3
 8001868:	68b9      	ldr	r1, [r7, #8]
 800186a:	68f8      	ldr	r0, [r7, #12]
 800186c:	f000 fab4 	bl	8001dd8 <DrawChar>
}
 8001870:	bf00      	nop
 8001872:	3710      	adds	r7, #16
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	24000280 	.word	0x24000280

0800187c <UTIL_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void UTIL_LCD_DisplayStringAt(uint32_t Xpos, uint32_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b08a      	sub	sp, #40	@ 0x28
 8001880:	af00      	add	r7, sp, #0
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	607a      	str	r2, [r7, #4]
 8001888:	70fb      	strb	r3, [r7, #3]
  uint32_t refcolumn = 1, i = 0;
 800188a:	2301      	movs	r3, #1
 800188c:	627b      	str	r3, [r7, #36]	@ 0x24
 800188e:	2300      	movs	r3, #0
 8001890:	623b      	str	r3, [r7, #32]
  uint32_t size = 0, xsize = 0;
 8001892:	2300      	movs	r3, #0
 8001894:	61fb      	str	r3, [r7, #28]
 8001896:	2300      	movs	r3, #0
 8001898:	617b      	str	r3, [r7, #20]
  uint8_t  *ptr = Text;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	61bb      	str	r3, [r7, #24]

  /* Get the text size */
  while (*ptr++) size ++ ;
 800189e:	e002      	b.n	80018a6 <UTIL_LCD_DisplayStringAt+0x2a>
 80018a0:	69fb      	ldr	r3, [r7, #28]
 80018a2:	3301      	adds	r3, #1
 80018a4:	61fb      	str	r3, [r7, #28]
 80018a6:	69bb      	ldr	r3, [r7, #24]
 80018a8:	1c5a      	adds	r2, r3, #1
 80018aa:	61ba      	str	r2, [r7, #24]
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d1f6      	bne.n	80018a0 <UTIL_LCD_DisplayStringAt+0x24>

  /* Characters number per line */
  xsize = (DrawProp->LcdXsize/DrawProp[DrawProp->LcdLayer].pFont->Width);
 80018b2:	4b48      	ldr	r3, [pc, #288]	@ (80019d4 <UTIL_LCD_DisplayStringAt+0x158>)
 80018b4:	695b      	ldr	r3, [r3, #20]
 80018b6:	4a47      	ldr	r2, [pc, #284]	@ (80019d4 <UTIL_LCD_DisplayStringAt+0x158>)
 80018b8:	68d2      	ldr	r2, [r2, #12]
 80018ba:	4946      	ldr	r1, [pc, #280]	@ (80019d4 <UTIL_LCD_DisplayStringAt+0x158>)
 80018bc:	0152      	lsls	r2, r2, #5
 80018be:	440a      	add	r2, r1
 80018c0:	3208      	adds	r2, #8
 80018c2:	6812      	ldr	r2, [r2, #0]
 80018c4:	8892      	ldrh	r2, [r2, #4]
 80018c6:	fbb3 f3f2 	udiv	r3, r3, r2
 80018ca:	617b      	str	r3, [r7, #20]

  switch (Mode)
 80018cc:	78fb      	ldrb	r3, [r7, #3]
 80018ce:	2b03      	cmp	r3, #3
 80018d0:	d018      	beq.n	8001904 <UTIL_LCD_DisplayStringAt+0x88>
 80018d2:	2b03      	cmp	r3, #3
 80018d4:	dc2a      	bgt.n	800192c <UTIL_LCD_DisplayStringAt+0xb0>
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d002      	beq.n	80018e0 <UTIL_LCD_DisplayStringAt+0x64>
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d015      	beq.n	800190a <UTIL_LCD_DisplayStringAt+0x8e>
 80018de:	e025      	b.n	800192c <UTIL_LCD_DisplayStringAt+0xb0>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[DrawProp->LcdLayer].pFont->Width) / 2;
 80018e0:	697a      	ldr	r2, [r7, #20]
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	4a3b      	ldr	r2, [pc, #236]	@ (80019d4 <UTIL_LCD_DisplayStringAt+0x158>)
 80018e8:	68d2      	ldr	r2, [r2, #12]
 80018ea:	493a      	ldr	r1, [pc, #232]	@ (80019d4 <UTIL_LCD_DisplayStringAt+0x158>)
 80018ec:	0152      	lsls	r2, r2, #5
 80018ee:	440a      	add	r2, r1
 80018f0:	3208      	adds	r2, #8
 80018f2:	6812      	ldr	r2, [r2, #0]
 80018f4:	8892      	ldrh	r2, [r2, #4]
 80018f6:	fb02 f303 	mul.w	r3, r2, r3
 80018fa:	085b      	lsrs	r3, r3, #1
 80018fc:	68fa      	ldr	r2, [r7, #12]
 80018fe:	4413      	add	r3, r2
 8001900:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8001902:	e016      	b.n	8001932 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8001908:	e013      	b.n	8001932 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[DrawProp->LcdLayer].pFont->Width);
 800190a:	697a      	ldr	r2, [r7, #20]
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	1ad3      	subs	r3, r2, r3
 8001910:	4a30      	ldr	r2, [pc, #192]	@ (80019d4 <UTIL_LCD_DisplayStringAt+0x158>)
 8001912:	68d2      	ldr	r2, [r2, #12]
 8001914:	492f      	ldr	r1, [pc, #188]	@ (80019d4 <UTIL_LCD_DisplayStringAt+0x158>)
 8001916:	0152      	lsls	r2, r2, #5
 8001918:	440a      	add	r2, r1
 800191a:	3208      	adds	r2, #8
 800191c:	6812      	ldr	r2, [r2, #0]
 800191e:	8892      	ldrh	r2, [r2, #4]
 8001920:	fb03 f202 	mul.w	r2, r3, r2
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	1ad3      	subs	r3, r2, r3
 8001928:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800192a:	e002      	b.n	8001932 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  default:
    {
      refcolumn = Xpos;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8001930:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8001932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001934:	2b00      	cmp	r3, #0
 8001936:	d003      	beq.n	8001940 <UTIL_LCD_DisplayStringAt+0xc4>
 8001938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800193a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800193e:	d31b      	bcc.n	8001978 <UTIL_LCD_DisplayStringAt+0xfc>
  {
    refcolumn = 1;
 8001940:	2301      	movs	r3, #1
 8001942:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 8001944:	e018      	b.n	8001978 <UTIL_LCD_DisplayStringAt+0xfc>
  {
    /* Display one character on LCD */
    UTIL_LCD_DisplayChar(refcolumn, Ypos, *Text);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	461a      	mov	r2, r3
 800194c:	68b9      	ldr	r1, [r7, #8]
 800194e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001950:	f7ff ff5e 	bl	8001810 <UTIL_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[DrawProp->LcdLayer].pFont->Width;
 8001954:	4b1f      	ldr	r3, [pc, #124]	@ (80019d4 <UTIL_LCD_DisplayStringAt+0x158>)
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	4a1e      	ldr	r2, [pc, #120]	@ (80019d4 <UTIL_LCD_DisplayStringAt+0x158>)
 800195a:	015b      	lsls	r3, r3, #5
 800195c:	4413      	add	r3, r2
 800195e:	3308      	adds	r3, #8
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	889b      	ldrh	r3, [r3, #4]
 8001964:	461a      	mov	r2, r3
 8001966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001968:	4413      	add	r3, r2
 800196a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Point on the next character */
    Text++;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	3301      	adds	r3, #1
 8001970:	607b      	str	r3, [r7, #4]
    i++;
 8001972:	6a3b      	ldr	r3, [r7, #32]
 8001974:	3301      	adds	r3, #1
 8001976:	623b      	str	r3, [r7, #32]
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	2b00      	cmp	r3, #0
 800197e:	bf14      	ite	ne
 8001980:	2301      	movne	r3, #1
 8001982:	2300      	moveq	r3, #0
 8001984:	b2da      	uxtb	r2, r3
 8001986:	4b13      	ldr	r3, [pc, #76]	@ (80019d4 <UTIL_LCD_DisplayStringAt+0x158>)
 8001988:	6959      	ldr	r1, [r3, #20]
 800198a:	4b12      	ldr	r3, [pc, #72]	@ (80019d4 <UTIL_LCD_DisplayStringAt+0x158>)
 800198c:	68db      	ldr	r3, [r3, #12]
 800198e:	4811      	ldr	r0, [pc, #68]	@ (80019d4 <UTIL_LCD_DisplayStringAt+0x158>)
 8001990:	015b      	lsls	r3, r3, #5
 8001992:	4403      	add	r3, r0
 8001994:	3308      	adds	r3, #8
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	889b      	ldrh	r3, [r3, #4]
 800199a:	4618      	mov	r0, r3
 800199c:	6a3b      	ldr	r3, [r7, #32]
 800199e:	fb00 f303 	mul.w	r3, r0, r3
 80019a2:	1acb      	subs	r3, r1, r3
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	490b      	ldr	r1, [pc, #44]	@ (80019d4 <UTIL_LCD_DisplayStringAt+0x158>)
 80019a8:	68c9      	ldr	r1, [r1, #12]
 80019aa:	480a      	ldr	r0, [pc, #40]	@ (80019d4 <UTIL_LCD_DisplayStringAt+0x158>)
 80019ac:	0149      	lsls	r1, r1, #5
 80019ae:	4401      	add	r1, r0
 80019b0:	3108      	adds	r1, #8
 80019b2:	6809      	ldr	r1, [r1, #0]
 80019b4:	8889      	ldrh	r1, [r1, #4]
 80019b6:	428b      	cmp	r3, r1
 80019b8:	bf2c      	ite	cs
 80019ba:	2301      	movcs	r3, #1
 80019bc:	2300      	movcc	r3, #0
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	4013      	ands	r3, r2
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d1be      	bne.n	8001946 <UTIL_LCD_DisplayStringAt+0xca>
  }
}
 80019c8:	bf00      	nop
 80019ca:	bf00      	nop
 80019cc:	3728      	adds	r7, #40	@ 0x28
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	24000280 	.word	0x24000280

080019d8 <UTIL_LCD_DrawLine>:
  * @param  Xpos2 Point 2 X position
  * @param  Ypos2 Point 2 Y position
  * @param  Color Draw color
  */
void UTIL_LCD_DrawLine(uint32_t Xpos1, uint32_t Ypos1, uint32_t Xpos2, uint32_t Ypos2, uint32_t Color)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b08e      	sub	sp, #56	@ 0x38
 80019dc:	af00      	add	r7, sp, #0
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	60b9      	str	r1, [r7, #8]
 80019e2:	607a      	str	r2, [r7, #4]
 80019e4:	603b      	str	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0,
 80019e6:	2300      	movs	r3, #0
 80019e8:	843b      	strh	r3, [r7, #32]
 80019ea:	2300      	movs	r3, #0
 80019ec:	83fb      	strh	r3, [r7, #30]
 80019ee:	2300      	movs	r3, #0
 80019f0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80019f2:	2300      	movs	r3, #0
 80019f4:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80019f6:	2300      	movs	r3, #0
 80019f8:	867b      	strh	r3, [r7, #50]	@ 0x32
 80019fa:	2300      	movs	r3, #0
 80019fc:	863b      	strh	r3, [r7, #48]	@ 0x30
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0,
 80019fe:	2300      	movs	r3, #0
 8001a00:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001a02:	2300      	movs	r3, #0
 8001a04:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8001a06:	2300      	movs	r3, #0
 8001a08:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	853b      	strh	r3, [r7, #40]	@ 0x28
 8001a0e:	2300      	movs	r3, #0
 8001a10:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001a12:	2300      	movs	r3, #0
 8001a14:	84bb      	strh	r3, [r7, #36]	@ 0x24
  curpixel = 0;
 8001a16:	2300      	movs	r3, #0
 8001a18:	847b      	strh	r3, [r7, #34]	@ 0x22
  int32_t x_diff, y_diff;

  x_diff = Xpos2 - Xpos1;
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	61bb      	str	r3, [r7, #24]
  y_diff = Ypos2 - Ypos1;
 8001a22:	683a      	ldr	r2, [r7, #0]
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	617b      	str	r3, [r7, #20]

  deltax = ABS(x_diff);         /* The absolute difference between the x's */
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	bfb8      	it	lt
 8001a30:	425b      	neglt	r3, r3
 8001a32:	843b      	strh	r3, [r7, #32]
  deltay = ABS(y_diff);         /* The absolute difference between the y's */
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	bfb8      	it	lt
 8001a3a:	425b      	neglt	r3, r3
 8001a3c:	83fb      	strh	r3, [r7, #30]
  x = Xpos1;                       /* Start x off at the first pixel */
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	86fb      	strh	r3, [r7, #54]	@ 0x36
  y = Ypos1;                       /* Start y off at the first pixel */
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	86bb      	strh	r3, [r7, #52]	@ 0x34

  if (Xpos2 >= Xpos1)                 /* The x-values are increasing */
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	429a      	cmp	r2, r3
 8001a4c:	d304      	bcc.n	8001a58 <UTIL_LCD_DrawLine+0x80>
  {
    xinc1 = 1;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	867b      	strh	r3, [r7, #50]	@ 0x32
    xinc2 = 1;
 8001a52:	2301      	movs	r3, #1
 8001a54:	863b      	strh	r3, [r7, #48]	@ 0x30
 8001a56:	e005      	b.n	8001a64 <UTIL_LCD_DrawLine+0x8c>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 8001a58:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a5c:	867b      	strh	r3, [r7, #50]	@ 0x32
    xinc2 = -1;
 8001a5e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a62:	863b      	strh	r3, [r7, #48]	@ 0x30
  }

  if (Ypos2 >= Ypos1)                 /* The y-values are increasing */
 8001a64:	683a      	ldr	r2, [r7, #0]
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d304      	bcc.n	8001a76 <UTIL_LCD_DrawLine+0x9e>
  {
    yinc1 = 1;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    yinc2 = 1;
 8001a70:	2301      	movs	r3, #1
 8001a72:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8001a74:	e005      	b.n	8001a82 <UTIL_LCD_DrawLine+0xaa>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 8001a76:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a7a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    yinc2 = -1;
 8001a7c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a80:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  }

  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 8001a82:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8001a86:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	db11      	blt.n	8001ab2 <UTIL_LCD_DrawLine+0xda>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 8001a8e:	2300      	movs	r3, #0
 8001a90:	867b      	strh	r3, [r7, #50]	@ 0x32
    yinc2 = 0;                  /* Don't change the y for every iteration */
 8001a92:	2300      	movs	r3, #0
 8001a94:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    den = deltax;
 8001a96:	8c3b      	ldrh	r3, [r7, #32]
 8001a98:	857b      	strh	r3, [r7, #42]	@ 0x2a
    num = deltax / 2;
 8001a9a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	da00      	bge.n	8001aa4 <UTIL_LCD_DrawLine+0xcc>
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	105b      	asrs	r3, r3, #1
 8001aa6:	853b      	strh	r3, [r7, #40]	@ 0x28
    numadd = deltay;
 8001aa8:	8bfb      	ldrh	r3, [r7, #30]
 8001aaa:	84fb      	strh	r3, [r7, #38]	@ 0x26
    numpixels = deltax;         /* There are more x-values than y-values */
 8001aac:	8c3b      	ldrh	r3, [r7, #32]
 8001aae:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001ab0:	e010      	b.n	8001ad4 <UTIL_LCD_DrawLine+0xfc>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	863b      	strh	r3, [r7, #48]	@ 0x30
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    den = deltay;
 8001aba:	8bfb      	ldrh	r3, [r7, #30]
 8001abc:	857b      	strh	r3, [r7, #42]	@ 0x2a
    num = deltay / 2;
 8001abe:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	da00      	bge.n	8001ac8 <UTIL_LCD_DrawLine+0xf0>
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	105b      	asrs	r3, r3, #1
 8001aca:	853b      	strh	r3, [r7, #40]	@ 0x28
    numadd = deltax;
 8001acc:	8c3b      	ldrh	r3, [r7, #32]
 8001ace:	84fb      	strh	r3, [r7, #38]	@ 0x26
    numpixels = deltay;         /* There are more y-values than x-values */
 8001ad0:	8bfb      	ldrh	r3, [r7, #30]
 8001ad2:	84bb      	strh	r3, [r7, #36]	@ 0x24
  }

  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	847b      	strh	r3, [r7, #34]	@ 0x22
 8001ad8:	e02f      	b.n	8001b3a <UTIL_LCD_DrawLine+0x162>
  {
    UTIL_LCD_SetPixel(x, y, Color);   /* Draw the current pixel */
 8001ada:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001adc:	8eb9      	ldrh	r1, [r7, #52]	@ 0x34
 8001ade:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff fe4b 	bl	800177c <UTIL_LCD_SetPixel>
    num += numadd;                            /* Increase the numerator by the top of the fraction */
 8001ae6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001ae8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001aea:	4413      	add	r3, r2
 8001aec:	b29b      	uxth	r3, r3
 8001aee:	853b      	strh	r3, [r7, #40]	@ 0x28
    if (num >= den)                           /* Check if numerator >= denominator */
 8001af0:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	@ 0x28
 8001af4:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8001af8:	429a      	cmp	r2, r3
 8001afa:	db0e      	blt.n	8001b1a <UTIL_LCD_DrawLine+0x142>
    {
      num -= den;                             /* Calculate the new numerator value */
 8001afc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001afe:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	b29b      	uxth	r3, r3
 8001b04:	853b      	strh	r3, [r7, #40]	@ 0x28
      x += xinc1;                             /* Change the x as appropriate */
 8001b06:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8001b08:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001b0a:	4413      	add	r3, r2
 8001b0c:	b29b      	uxth	r3, r3
 8001b0e:	86fb      	strh	r3, [r7, #54]	@ 0x36
      y += yinc1;                             /* Change the y as appropriate */
 8001b10:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001b12:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001b14:	4413      	add	r3, r2
 8001b16:	b29b      	uxth	r3, r3
 8001b18:	86bb      	strh	r3, [r7, #52]	@ 0x34
    }
    x += xinc2;                               /* Change the x as appropriate */
 8001b1a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8001b1c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001b1e:	4413      	add	r3, r2
 8001b20:	b29b      	uxth	r3, r3
 8001b22:	86fb      	strh	r3, [r7, #54]	@ 0x36
    y += yinc2;                               /* Change the y as appropriate */
 8001b24:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001b26:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001b28:	4413      	add	r3, r2
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	86bb      	strh	r3, [r7, #52]	@ 0x34
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8001b2e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	3301      	adds	r3, #1
 8001b36:	b29b      	uxth	r3, r3
 8001b38:	847b      	strh	r3, [r7, #34]	@ 0x22
 8001b3a:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 8001b3e:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001b42:	429a      	cmp	r2, r3
 8001b44:	ddc9      	ble.n	8001ada <UTIL_LCD_DrawLine+0x102>
  }
}
 8001b46:	bf00      	nop
 8001b48:	bf00      	nop
 8001b4a:	3738      	adds	r7, #56	@ 0x38
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <UTIL_LCD_DrawCircle>:
  * @param  Ypos    Y position
  * @param  Radius  Circle radius
  * @param  Color   Draw color
  */
void UTIL_LCD_DrawCircle(uint32_t Xpos, uint32_t Ypos, uint32_t Radius, uint32_t Color)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b088      	sub	sp, #32
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	60f8      	str	r0, [r7, #12]
 8001b58:	60b9      	str	r1, [r7, #8]
 8001b5a:	607a      	str	r2, [r7, #4]
 8001b5c:	603b      	str	r3, [r7, #0]
  int32_t   decision;  /* Decision Variable */
  uint32_t  current_x; /* Current X Value */
  uint32_t  current_y; /* Current Y Value */

  decision = 3 - (Radius << 1);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	005b      	lsls	r3, r3, #1
 8001b62:	f1c3 0303 	rsb	r3, r3, #3
 8001b66:	61fb      	str	r3, [r7, #28]
  current_x = 0;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	61bb      	str	r3, [r7, #24]
  current_y = Radius;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	617b      	str	r3, [r7, #20]

  while (current_x <= current_y)
 8001b70:	e0eb      	b.n	8001d4a <UTIL_LCD_DrawCircle+0x1fa>
  {
    if((Ypos - current_y) < DrawProp->LcdYsize)
 8001b72:	68ba      	ldr	r2, [r7, #8]
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	1ad2      	subs	r2, r2, r3
 8001b78:	4b79      	ldr	r3, [pc, #484]	@ (8001d60 <UTIL_LCD_DrawCircle+0x210>)
 8001b7a:	699b      	ldr	r3, [r3, #24]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d22d      	bcs.n	8001bdc <UTIL_LCD_DrawCircle+0x8c>
    {
      if((Xpos + current_x) < DrawProp->LcdXsize)
 8001b80:	68fa      	ldr	r2, [r7, #12]
 8001b82:	69bb      	ldr	r3, [r7, #24]
 8001b84:	441a      	add	r2, r3
 8001b86:	4b76      	ldr	r3, [pc, #472]	@ (8001d60 <UTIL_LCD_DrawCircle+0x210>)
 8001b88:	695b      	ldr	r3, [r3, #20]
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d20f      	bcs.n	8001bae <UTIL_LCD_DrawCircle+0x5e>
      {
        UTIL_LCD_SetPixel((Xpos + current_x), (Ypos - current_y), Color);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	b29a      	uxth	r2, r3
 8001b92:	69bb      	ldr	r3, [r7, #24]
 8001b94:	b29b      	uxth	r3, r3
 8001b96:	4413      	add	r3, r2
 8001b98:	b298      	uxth	r0, r3
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	b29a      	uxth	r2, r3
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	b29b      	uxth	r3, r3
 8001ba2:	1ad3      	subs	r3, r2, r3
 8001ba4:	b29b      	uxth	r3, r3
 8001ba6:	683a      	ldr	r2, [r7, #0]
 8001ba8:	4619      	mov	r1, r3
 8001baa:	f7ff fde7 	bl	800177c <UTIL_LCD_SetPixel>
      }
      if((Xpos - current_x) < DrawProp->LcdXsize)
 8001bae:	68fa      	ldr	r2, [r7, #12]
 8001bb0:	69bb      	ldr	r3, [r7, #24]
 8001bb2:	1ad2      	subs	r2, r2, r3
 8001bb4:	4b6a      	ldr	r3, [pc, #424]	@ (8001d60 <UTIL_LCD_DrawCircle+0x210>)
 8001bb6:	695b      	ldr	r3, [r3, #20]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d20f      	bcs.n	8001bdc <UTIL_LCD_DrawCircle+0x8c>
      {
        UTIL_LCD_SetPixel((Xpos - current_x), (Ypos - current_y), Color);
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	b29a      	uxth	r2, r3
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	b29b      	uxth	r3, r3
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	b298      	uxth	r0, r3
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	b29a      	uxth	r2, r3
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	b29b      	uxth	r3, r3
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	683a      	ldr	r2, [r7, #0]
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	f7ff fdd0 	bl	800177c <UTIL_LCD_SetPixel>
      }
    }

    if((Ypos - current_x) < DrawProp->LcdYsize)
 8001bdc:	68ba      	ldr	r2, [r7, #8]
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	1ad2      	subs	r2, r2, r3
 8001be2:	4b5f      	ldr	r3, [pc, #380]	@ (8001d60 <UTIL_LCD_DrawCircle+0x210>)
 8001be4:	699b      	ldr	r3, [r3, #24]
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d22d      	bcs.n	8001c46 <UTIL_LCD_DrawCircle+0xf6>
    {
      if((Xpos + current_y) < DrawProp->LcdXsize)
 8001bea:	68fa      	ldr	r2, [r7, #12]
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	441a      	add	r2, r3
 8001bf0:	4b5b      	ldr	r3, [pc, #364]	@ (8001d60 <UTIL_LCD_DrawCircle+0x210>)
 8001bf2:	695b      	ldr	r3, [r3, #20]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d20f      	bcs.n	8001c18 <UTIL_LCD_DrawCircle+0xc8>
      {
        UTIL_LCD_SetPixel((Xpos + current_y), (Ypos - current_x), Color);
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	b29a      	uxth	r2, r3
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	b29b      	uxth	r3, r3
 8001c00:	4413      	add	r3, r2
 8001c02:	b298      	uxth	r0, r3
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	b29a      	uxth	r2, r3
 8001c08:	69bb      	ldr	r3, [r7, #24]
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	683a      	ldr	r2, [r7, #0]
 8001c12:	4619      	mov	r1, r3
 8001c14:	f7ff fdb2 	bl	800177c <UTIL_LCD_SetPixel>
      }
      if((Xpos - current_y) < DrawProp->LcdXsize)
 8001c18:	68fa      	ldr	r2, [r7, #12]
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	1ad2      	subs	r2, r2, r3
 8001c1e:	4b50      	ldr	r3, [pc, #320]	@ (8001d60 <UTIL_LCD_DrawCircle+0x210>)
 8001c20:	695b      	ldr	r3, [r3, #20]
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d20f      	bcs.n	8001c46 <UTIL_LCD_DrawCircle+0xf6>
      {
        UTIL_LCD_SetPixel((Xpos - current_y), (Ypos - current_x), Color);
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	b29a      	uxth	r2, r3
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	b29b      	uxth	r3, r3
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	b298      	uxth	r0, r3
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	b29a      	uxth	r2, r3
 8001c36:	69bb      	ldr	r3, [r7, #24]
 8001c38:	b29b      	uxth	r3, r3
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	b29b      	uxth	r3, r3
 8001c3e:	683a      	ldr	r2, [r7, #0]
 8001c40:	4619      	mov	r1, r3
 8001c42:	f7ff fd9b 	bl	800177c <UTIL_LCD_SetPixel>
      }
    }

    if((Ypos + current_y) < DrawProp->LcdYsize)
 8001c46:	68ba      	ldr	r2, [r7, #8]
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	441a      	add	r2, r3
 8001c4c:	4b44      	ldr	r3, [pc, #272]	@ (8001d60 <UTIL_LCD_DrawCircle+0x210>)
 8001c4e:	699b      	ldr	r3, [r3, #24]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d22d      	bcs.n	8001cb0 <UTIL_LCD_DrawCircle+0x160>
    {
      if((Xpos + current_x) < DrawProp->LcdXsize)
 8001c54:	68fa      	ldr	r2, [r7, #12]
 8001c56:	69bb      	ldr	r3, [r7, #24]
 8001c58:	441a      	add	r2, r3
 8001c5a:	4b41      	ldr	r3, [pc, #260]	@ (8001d60 <UTIL_LCD_DrawCircle+0x210>)
 8001c5c:	695b      	ldr	r3, [r3, #20]
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	d20f      	bcs.n	8001c82 <UTIL_LCD_DrawCircle+0x132>
      {
        UTIL_LCD_SetPixel((Xpos + current_x), (Ypos + current_y), Color);
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	b29a      	uxth	r2, r3
 8001c66:	69bb      	ldr	r3, [r7, #24]
 8001c68:	b29b      	uxth	r3, r3
 8001c6a:	4413      	add	r3, r2
 8001c6c:	b298      	uxth	r0, r3
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	b29a      	uxth	r2, r3
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	b29b      	uxth	r3, r3
 8001c76:	4413      	add	r3, r2
 8001c78:	b29b      	uxth	r3, r3
 8001c7a:	683a      	ldr	r2, [r7, #0]
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	f7ff fd7d 	bl	800177c <UTIL_LCD_SetPixel>
      }
      if((Xpos - current_x) < DrawProp->LcdXsize)
 8001c82:	68fa      	ldr	r2, [r7, #12]
 8001c84:	69bb      	ldr	r3, [r7, #24]
 8001c86:	1ad2      	subs	r2, r2, r3
 8001c88:	4b35      	ldr	r3, [pc, #212]	@ (8001d60 <UTIL_LCD_DrawCircle+0x210>)
 8001c8a:	695b      	ldr	r3, [r3, #20]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d20f      	bcs.n	8001cb0 <UTIL_LCD_DrawCircle+0x160>
      {
        UTIL_LCD_SetPixel((Xpos - current_x), (Ypos + current_y), Color);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	b29a      	uxth	r2, r3
 8001c94:	69bb      	ldr	r3, [r7, #24]
 8001c96:	b29b      	uxth	r3, r3
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	b298      	uxth	r0, r3
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	b29a      	uxth	r2, r3
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	b29b      	uxth	r3, r3
 8001ca4:	4413      	add	r3, r2
 8001ca6:	b29b      	uxth	r3, r3
 8001ca8:	683a      	ldr	r2, [r7, #0]
 8001caa:	4619      	mov	r1, r3
 8001cac:	f7ff fd66 	bl	800177c <UTIL_LCD_SetPixel>
      }
    }

    if((Ypos + current_x) < DrawProp->LcdYsize)
 8001cb0:	68ba      	ldr	r2, [r7, #8]
 8001cb2:	69bb      	ldr	r3, [r7, #24]
 8001cb4:	441a      	add	r2, r3
 8001cb6:	4b2a      	ldr	r3, [pc, #168]	@ (8001d60 <UTIL_LCD_DrawCircle+0x210>)
 8001cb8:	699b      	ldr	r3, [r3, #24]
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	d22d      	bcs.n	8001d1a <UTIL_LCD_DrawCircle+0x1ca>
    {
      if((Xpos + current_y) < DrawProp->LcdXsize)
 8001cbe:	68fa      	ldr	r2, [r7, #12]
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	441a      	add	r2, r3
 8001cc4:	4b26      	ldr	r3, [pc, #152]	@ (8001d60 <UTIL_LCD_DrawCircle+0x210>)
 8001cc6:	695b      	ldr	r3, [r3, #20]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d20f      	bcs.n	8001cec <UTIL_LCD_DrawCircle+0x19c>
      {
        UTIL_LCD_SetPixel((Xpos + current_y), (Ypos + current_x), Color);
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	b29a      	uxth	r2, r3
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	b29b      	uxth	r3, r3
 8001cd4:	4413      	add	r3, r2
 8001cd6:	b298      	uxth	r0, r3
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	b29b      	uxth	r3, r3
 8001ce0:	4413      	add	r3, r2
 8001ce2:	b29b      	uxth	r3, r3
 8001ce4:	683a      	ldr	r2, [r7, #0]
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	f7ff fd48 	bl	800177c <UTIL_LCD_SetPixel>
      }
      if((Xpos - current_y) < DrawProp->LcdXsize)
 8001cec:	68fa      	ldr	r2, [r7, #12]
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	1ad2      	subs	r2, r2, r3
 8001cf2:	4b1b      	ldr	r3, [pc, #108]	@ (8001d60 <UTIL_LCD_DrawCircle+0x210>)
 8001cf4:	695b      	ldr	r3, [r3, #20]
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d20f      	bcs.n	8001d1a <UTIL_LCD_DrawCircle+0x1ca>
      {
        UTIL_LCD_SetPixel((Xpos - current_y), (Ypos + current_x), Color);
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	b29a      	uxth	r2, r3
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	b29b      	uxth	r3, r3
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	b298      	uxth	r0, r3
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	b29a      	uxth	r2, r3
 8001d0a:	69bb      	ldr	r3, [r7, #24]
 8001d0c:	b29b      	uxth	r3, r3
 8001d0e:	4413      	add	r3, r2
 8001d10:	b29b      	uxth	r3, r3
 8001d12:	683a      	ldr	r2, [r7, #0]
 8001d14:	4619      	mov	r1, r3
 8001d16:	f7ff fd31 	bl	800177c <UTIL_LCD_SetPixel>
      }
    }

    if (decision < 0)
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	da06      	bge.n	8001d2e <UTIL_LCD_DrawCircle+0x1de>
    {
      decision += (current_x << 2) + 6;
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	009a      	lsls	r2, r3, #2
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	4413      	add	r3, r2
 8001d28:	3306      	adds	r3, #6
 8001d2a:	61fb      	str	r3, [r7, #28]
 8001d2c:	e00a      	b.n	8001d44 <UTIL_LCD_DrawCircle+0x1f4>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	009a      	lsls	r2, r3, #2
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	4413      	add	r3, r2
 8001d3a:	330a      	adds	r3, #10
 8001d3c:	61fb      	str	r3, [r7, #28]
      current_y--;
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	3b01      	subs	r3, #1
 8001d42:	617b      	str	r3, [r7, #20]
    }
    current_x++;
 8001d44:	69bb      	ldr	r3, [r7, #24]
 8001d46:	3301      	adds	r3, #1
 8001d48:	61bb      	str	r3, [r7, #24]
  while (current_x <= current_y)
 8001d4a:	69ba      	ldr	r2, [r7, #24]
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	f67f af0f 	bls.w	8001b72 <UTIL_LCD_DrawCircle+0x22>
  }
}
 8001d54:	bf00      	nop
 8001d56:	bf00      	nop
 8001d58:	3720      	adds	r7, #32
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	24000280 	.word	0x24000280

08001d64 <UTIL_LCD_FillRect>:
  * @param  Width  Rectangle width
  * @param  Height Rectangle height
  * @param  Color  Draw color
  */
void UTIL_LCD_FillRect(uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8001d64:	b590      	push	{r4, r7, lr}
 8001d66:	b087      	sub	sp, #28
 8001d68:	af02      	add	r7, sp, #8
 8001d6a:	60f8      	str	r0, [r7, #12]
 8001d6c:	60b9      	str	r1, [r7, #8]
 8001d6e:	607a      	str	r2, [r7, #4]
 8001d70:	603b      	str	r3, [r7, #0]
  /* Fill the rectangle */
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 8001d72:	4b17      	ldr	r3, [pc, #92]	@ (8001dd0 <UTIL_LCD_FillRect+0x6c>)
 8001d74:	69db      	ldr	r3, [r3, #28]
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d11a      	bne.n	8001db0 <UTIL_LCD_FillRect+0x4c>
  {
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, CONVERTARGB88882RGB565(Color));
 8001d7a:	4b16      	ldr	r3, [pc, #88]	@ (8001dd4 <UTIL_LCD_FillRect+0x70>)
 8001d7c:	691c      	ldr	r4, [r3, #16]
 8001d7e:	4b14      	ldr	r3, [pc, #80]	@ (8001dd0 <UTIL_LCD_FillRect+0x6c>)
 8001d80:	6918      	ldr	r0, [r3, #16]
 8001d82:	6a3b      	ldr	r3, [r7, #32]
 8001d84:	08db      	lsrs	r3, r3, #3
 8001d86:	f003 021f 	and.w	r2, r3, #31
 8001d8a:	6a3b      	ldr	r3, [r7, #32]
 8001d8c:	0a9b      	lsrs	r3, r3, #10
 8001d8e:	015b      	lsls	r3, r3, #5
 8001d90:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8001d94:	431a      	orrs	r2, r3
 8001d96:	6a3b      	ldr	r3, [r7, #32]
 8001d98:	0cdb      	lsrs	r3, r3, #19
 8001d9a:	02db      	lsls	r3, r3, #11
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	9301      	str	r3, [sp, #4]
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	9300      	str	r3, [sp, #0]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	68ba      	ldr	r2, [r7, #8]
 8001daa:	68f9      	ldr	r1, [r7, #12]
 8001dac:	47a0      	blx	r4
  }
  else
  {
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, Color);
  }
}
 8001dae:	e00b      	b.n	8001dc8 <UTIL_LCD_FillRect+0x64>
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, Color);
 8001db0:	4b08      	ldr	r3, [pc, #32]	@ (8001dd4 <UTIL_LCD_FillRect+0x70>)
 8001db2:	691c      	ldr	r4, [r3, #16]
 8001db4:	4b06      	ldr	r3, [pc, #24]	@ (8001dd0 <UTIL_LCD_FillRect+0x6c>)
 8001db6:	6918      	ldr	r0, [r3, #16]
 8001db8:	6a3b      	ldr	r3, [r7, #32]
 8001dba:	9301      	str	r3, [sp, #4]
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	9300      	str	r3, [sp, #0]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	68ba      	ldr	r2, [r7, #8]
 8001dc4:	68f9      	ldr	r1, [r7, #12]
 8001dc6:	47a0      	blx	r4
}
 8001dc8:	bf00      	nop
 8001dca:	3714      	adds	r7, #20
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd90      	pop	{r4, r7, pc}
 8001dd0:	24000280 	.word	0x24000280
 8001dd4:	240002c0 	.word	0x240002c0

08001dd8 <DrawChar>:
  * @param  Xpos  Line where to display the character shape
  * @param  Ypos  Start column address
  * @param  pData Pointer to the character data
  */
static void DrawChar(uint32_t Xpos, uint32_t Ypos, const uint8_t *pData)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b0b2      	sub	sp, #200	@ 0xc8
 8001ddc:	af02      	add	r7, sp, #8
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	607a      	str	r2, [r7, #4]
  uint32_t i = 0, j = 0, offset;
 8001de4:	2300      	movs	r3, #0
 8001de6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001dea:	2300      	movs	r3, #0
 8001dec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t height, width;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[DrawProp->LcdLayer].pFont->Height;
 8001df0:	4ba5      	ldr	r3, [pc, #660]	@ (8002088 <DrawChar+0x2b0>)
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	4aa4      	ldr	r2, [pc, #656]	@ (8002088 <DrawChar+0x2b0>)
 8001df6:	015b      	lsls	r3, r3, #5
 8001df8:	4413      	add	r3, r2
 8001dfa:	3308      	adds	r3, #8
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	88db      	ldrh	r3, [r3, #6]
 8001e00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  width  = DrawProp[DrawProp->LcdLayer].pFont->Width;
 8001e04:	4ba0      	ldr	r3, [pc, #640]	@ (8002088 <DrawChar+0x2b0>)
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	4a9f      	ldr	r2, [pc, #636]	@ (8002088 <DrawChar+0x2b0>)
 8001e0a:	015b      	lsls	r3, r3, #5
 8001e0c:	4413      	add	r3, r2
 8001e0e:	3308      	adds	r3, #8
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	889b      	ldrh	r3, [r3, #4]
 8001e14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint16_t rgb565[24];
  uint32_t argb8888[24];

  offset =  8 *((width + 7)/8) -  width ;
 8001e18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e1c:	3307      	adds	r3, #7
 8001e1e:	f023 0207 	bic.w	r2, r3, #7
 8001e22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e26:	1ad3      	subs	r3, r2, r3
 8001e28:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  for(i = 0; i < height; i++)
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001e32:	e11c      	b.n	800206e <DrawChar+0x296>
  {
    pchar = ((uint8_t *)pData + (width + 7)/8 * i);
 8001e34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e38:	3307      	adds	r3, #7
 8001e3a:	08db      	lsrs	r3, r3, #3
 8001e3c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001e40:	fb02 f303 	mul.w	r3, r2, r3
 8001e44:	687a      	ldr	r2, [r7, #4]
 8001e46:	4413      	add	r3, r2
 8001e48:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

    switch(((width + 7)/8))
 8001e4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e50:	3307      	adds	r3, #7
 8001e52:	08db      	lsrs	r3, r3, #3
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d002      	beq.n	8001e5e <DrawChar+0x86>
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d006      	beq.n	8001e6a <DrawChar+0x92>
 8001e5c:	e011      	b.n	8001e82 <DrawChar+0xaa>
    {

    case 1:
      line =  pchar[0];
 8001e5e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 8001e68:	e01d      	b.n	8001ea6 <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8001e6a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	021b      	lsls	r3, r3, #8
 8001e72:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8001e76:	3201      	adds	r2, #1
 8001e78:	7812      	ldrb	r2, [r2, #0]
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 8001e80:	e011      	b.n	8001ea6 <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8001e82:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001e86:	781b      	ldrb	r3, [r3, #0]
 8001e88:	041a      	lsls	r2, r3, #16
 8001e8a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001e8e:	3301      	adds	r3, #1
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	021b      	lsls	r3, r3, #8
 8001e94:	4313      	orrs	r3, r2
 8001e96:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8001e9a:	3202      	adds	r2, #2
 8001e9c:	7812      	ldrb	r2, [r2, #0]
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 8001ea4:	bf00      	nop
    }

    if(DrawProp[DrawProp->LcdLayer].LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 8001ea6:	4b78      	ldr	r3, [pc, #480]	@ (8002088 <DrawChar+0x2b0>)
 8001ea8:	68db      	ldr	r3, [r3, #12]
 8001eaa:	4a77      	ldr	r2, [pc, #476]	@ (8002088 <DrawChar+0x2b0>)
 8001eac:	015b      	lsls	r3, r3, #5
 8001eae:	4413      	add	r3, r2
 8001eb0:	331c      	adds	r3, #28
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	f040 808c 	bne.w	8001fd2 <DrawChar+0x1fa>
    {
      for (j = 0; j < width; j++)
 8001eba:	2300      	movs	r3, #0
 8001ebc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001ec0:	e074      	b.n	8001fac <DrawChar+0x1d4>
      {
        if(line & (1 << (width- j + offset- 1)))
 8001ec2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8001ec6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001eca:	1ad2      	subs	r2, r2, r3
 8001ecc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001ed0:	4413      	add	r3, r2
 8001ed2:	3b01      	subs	r3, #1
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	461a      	mov	r2, r3
 8001edc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d02d      	beq.n	8001f42 <DrawChar+0x16a>
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].TextColor);
 8001ee6:	4b68      	ldr	r3, [pc, #416]	@ (8002088 <DrawChar+0x2b0>)
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	4a67      	ldr	r2, [pc, #412]	@ (8002088 <DrawChar+0x2b0>)
 8001eec:	015b      	lsls	r3, r3, #5
 8001eee:	4413      	add	r3, r2
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	08db      	lsrs	r3, r3, #3
 8001ef4:	b29b      	uxth	r3, r3
 8001ef6:	f003 031f 	and.w	r3, r3, #31
 8001efa:	b29a      	uxth	r2, r3
 8001efc:	4b62      	ldr	r3, [pc, #392]	@ (8002088 <DrawChar+0x2b0>)
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	4961      	ldr	r1, [pc, #388]	@ (8002088 <DrawChar+0x2b0>)
 8001f02:	015b      	lsls	r3, r3, #5
 8001f04:	440b      	add	r3, r1
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	0a9b      	lsrs	r3, r3, #10
 8001f0a:	b29b      	uxth	r3, r3
 8001f0c:	015b      	lsls	r3, r3, #5
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	4313      	orrs	r3, r2
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	4b5b      	ldr	r3, [pc, #364]	@ (8002088 <DrawChar+0x2b0>)
 8001f1c:	68db      	ldr	r3, [r3, #12]
 8001f1e:	495a      	ldr	r1, [pc, #360]	@ (8002088 <DrawChar+0x2b0>)
 8001f20:	015b      	lsls	r3, r3, #5
 8001f22:	440b      	add	r3, r1
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	0cdb      	lsrs	r3, r3, #19
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	02db      	lsls	r3, r3, #11
 8001f2c:	b29b      	uxth	r3, r3
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	b29a      	uxth	r2, r3
 8001f32:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	33c0      	adds	r3, #192	@ 0xc0
 8001f3a:	443b      	add	r3, r7
 8001f3c:	f823 2c4c 	strh.w	r2, [r3, #-76]
 8001f40:	e02f      	b.n	8001fa2 <DrawChar+0x1ca>
        }
        else
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].BackColor);
 8001f42:	4b51      	ldr	r3, [pc, #324]	@ (8002088 <DrawChar+0x2b0>)
 8001f44:	68db      	ldr	r3, [r3, #12]
 8001f46:	4a50      	ldr	r2, [pc, #320]	@ (8002088 <DrawChar+0x2b0>)
 8001f48:	015b      	lsls	r3, r3, #5
 8001f4a:	4413      	add	r3, r2
 8001f4c:	3304      	adds	r3, #4
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	08db      	lsrs	r3, r3, #3
 8001f52:	b29b      	uxth	r3, r3
 8001f54:	f003 031f 	and.w	r3, r3, #31
 8001f58:	b29a      	uxth	r2, r3
 8001f5a:	4b4b      	ldr	r3, [pc, #300]	@ (8002088 <DrawChar+0x2b0>)
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	494a      	ldr	r1, [pc, #296]	@ (8002088 <DrawChar+0x2b0>)
 8001f60:	015b      	lsls	r3, r3, #5
 8001f62:	440b      	add	r3, r1
 8001f64:	3304      	adds	r3, #4
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	0a9b      	lsrs	r3, r3, #10
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	015b      	lsls	r3, r3, #5
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8001f74:	b29b      	uxth	r3, r3
 8001f76:	4313      	orrs	r3, r2
 8001f78:	b29a      	uxth	r2, r3
 8001f7a:	4b43      	ldr	r3, [pc, #268]	@ (8002088 <DrawChar+0x2b0>)
 8001f7c:	68db      	ldr	r3, [r3, #12]
 8001f7e:	4942      	ldr	r1, [pc, #264]	@ (8002088 <DrawChar+0x2b0>)
 8001f80:	015b      	lsls	r3, r3, #5
 8001f82:	440b      	add	r3, r1
 8001f84:	3304      	adds	r3, #4
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	0cdb      	lsrs	r3, r3, #19
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	02db      	lsls	r3, r3, #11
 8001f8e:	b29b      	uxth	r3, r3
 8001f90:	4313      	orrs	r3, r2
 8001f92:	b29a      	uxth	r2, r3
 8001f94:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001f98:	005b      	lsls	r3, r3, #1
 8001f9a:	33c0      	adds	r3, #192	@ 0xc0
 8001f9c:	443b      	add	r3, r7
 8001f9e:	f823 2c4c 	strh.w	r2, [r3, #-76]
      for (j = 0; j < width; j++)
 8001fa2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001fac:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8001fb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d384      	bcc.n	8001ec2 <DrawChar+0xea>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&rgb565[0], width, 1);
 8001fb8:	68b9      	ldr	r1, [r7, #8]
 8001fba:	1c4b      	adds	r3, r1, #1
 8001fbc:	60bb      	str	r3, [r7, #8]
 8001fbe:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	9300      	str	r3, [sp, #0]
 8001fc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001fca:	68f8      	ldr	r0, [r7, #12]
 8001fcc:	f7ff fbba 	bl	8001744 <UTIL_LCD_FillRGBRect>
 8001fd0:	e048      	b.n	8002064 <DrawChar+0x28c>
    }
    else
    {
      for (j = 0; j < width; j++)
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001fd8:	e032      	b.n	8002040 <DrawChar+0x268>
      {
        if(line & (1 << (width- j + offset- 1)))
 8001fda:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8001fde:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001fe2:	1ad2      	subs	r2, r2, r3
 8001fe4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001fe8:	4413      	add	r3, r2
 8001fea:	3b01      	subs	r3, #1
 8001fec:	2201      	movs	r2, #1
 8001fee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d00d      	beq.n	800201a <DrawChar+0x242>
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].TextColor;
 8001ffe:	4b22      	ldr	r3, [pc, #136]	@ (8002088 <DrawChar+0x2b0>)
 8002000:	68db      	ldr	r3, [r3, #12]
 8002002:	4a21      	ldr	r2, [pc, #132]	@ (8002088 <DrawChar+0x2b0>)
 8002004:	015b      	lsls	r3, r3, #5
 8002006:	4413      	add	r3, r2
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	33c0      	adds	r3, #192	@ 0xc0
 8002012:	443b      	add	r3, r7
 8002014:	f843 2cac 	str.w	r2, [r3, #-172]
 8002018:	e00d      	b.n	8002036 <DrawChar+0x25e>
        }
        else
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].BackColor;
 800201a:	4b1b      	ldr	r3, [pc, #108]	@ (8002088 <DrawChar+0x2b0>)
 800201c:	68db      	ldr	r3, [r3, #12]
 800201e:	4a1a      	ldr	r2, [pc, #104]	@ (8002088 <DrawChar+0x2b0>)
 8002020:	015b      	lsls	r3, r3, #5
 8002022:	4413      	add	r3, r2
 8002024:	3304      	adds	r3, #4
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	33c0      	adds	r3, #192	@ 0xc0
 8002030:	443b      	add	r3, r7
 8002032:	f843 2cac 	str.w	r2, [r3, #-172]
      for (j = 0; j < width; j++)
 8002036:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800203a:	3301      	adds	r3, #1
 800203c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002040:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002044:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002048:	429a      	cmp	r2, r3
 800204a:	d3c6      	bcc.n	8001fda <DrawChar+0x202>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&argb8888[0], width, 1);
 800204c:	68b9      	ldr	r1, [r7, #8]
 800204e:	1c4b      	adds	r3, r1, #1
 8002050:	60bb      	str	r3, [r7, #8]
 8002052:	f107 0214 	add.w	r2, r7, #20
 8002056:	2301      	movs	r3, #1
 8002058:	9300      	str	r3, [sp, #0]
 800205a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800205e:	68f8      	ldr	r0, [r7, #12]
 8002060:	f7ff fb70 	bl	8001744 <UTIL_LCD_FillRGBRect>
  for(i = 0; i < height; i++)
 8002064:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002068:	3301      	adds	r3, #1
 800206a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800206e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8002072:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002076:	429a      	cmp	r2, r3
 8002078:	f4ff aedc 	bcc.w	8001e34 <DrawChar+0x5c>
    }
  }
}
 800207c:	bf00      	nop
 800207e:	bf00      	nop
 8002080:	37c0      	adds	r7, #192	@ 0xc0
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	24000280 	.word	0x24000280

0800208c <BSP_LED_On>:
  *            @arg  LED1
  *            @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b084      	sub	sp, #16
 8002090:	af00      	add	r7, sp, #0
 8002092:	4603      	mov	r3, r0
 8002094:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8002096:	2300      	movs	r3, #0
 8002098:	60fb      	str	r3, [r7, #12]

  HAL_GPIO_WritePin (LED_PORT [Led], (uint16_t)LED_PIN [Led], GPIO_PIN_RESET);
 800209a:	79fb      	ldrb	r3, [r7, #7]
 800209c:	4a08      	ldr	r2, [pc, #32]	@ (80020c0 <BSP_LED_On+0x34>)
 800209e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80020a2:	79fb      	ldrb	r3, [r7, #7]
 80020a4:	4a07      	ldr	r2, [pc, #28]	@ (80020c4 <BSP_LED_On+0x38>)
 80020a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	2200      	movs	r2, #0
 80020ae:	4619      	mov	r1, r3
 80020b0:	f003 f8fe 	bl	80052b0 <HAL_GPIO_WritePin>
  return ret;
 80020b4:	68fb      	ldr	r3, [r7, #12]
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3710      	adds	r7, #16
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	24000044 	.word	0x24000044
 80020c4:	0800e9b0 	.word	0x0800e9b0

080020c8 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b088      	sub	sp, #32
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	4603      	mov	r3, r0
 80020d0:	460a      	mov	r2, r1
 80020d2:	71fb      	strb	r3, [r7, #7]
 80020d4:	4613      	mov	r3, r2
 80020d6:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure;
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={BUTTON_USER_EXTI_LINE};
  /* Enable the BUTTON clock*/
  BUTTON_USER_GPIO_CLK_ENABLE();
 80020d8:	4b2d      	ldr	r3, [pc, #180]	@ (8002190 <BSP_PB_Init+0xc8>)
 80020da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020de:	4a2c      	ldr	r2, [pc, #176]	@ (8002190 <BSP_PB_Init+0xc8>)
 80020e0:	f043 0304 	orr.w	r3, r3, #4
 80020e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020e8:	4b29      	ldr	r3, [pc, #164]	@ (8002190 <BSP_PB_Init+0xc8>)
 80020ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020ee:	f003 0304 	and.w	r3, r3, #4
 80020f2:	60bb      	str	r3, [r7, #8]
 80020f4:	68bb      	ldr	r3, [r7, #8]
  gpio_init_structure.Pin = BUTTON_PIN [Button];
 80020f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020fa:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80020fc:	2302      	movs	r3, #2
 80020fe:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002100:	2302      	movs	r3, #2
 8002102:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8002104:	79bb      	ldrb	r3, [r7, #6]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d10c      	bne.n	8002124 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800210a:	2300      	movs	r3, #0
 800210c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 800210e:	79fb      	ldrb	r3, [r7, #7]
 8002110:	4a20      	ldr	r2, [pc, #128]	@ (8002194 <BSP_PB_Init+0xcc>)
 8002112:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002116:	f107 020c 	add.w	r2, r7, #12
 800211a:	4611      	mov	r1, r2
 800211c:	4618      	mov	r0, r3
 800211e:	f002 fdf5 	bl	8004d0c <HAL_GPIO_Init>
 8002122:	e02f      	b.n	8002184 <BSP_PB_Init+0xbc>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8002124:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002128:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800212a:	79fb      	ldrb	r3, [r7, #7]
 800212c:	4a19      	ldr	r2, [pc, #100]	@ (8002194 <BSP_PB_Init+0xcc>)
 800212e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002132:	f107 020c 	add.w	r2, r7, #12
 8002136:	4611      	mov	r1, r2
 8002138:	4618      	mov	r0, r3
 800213a:	f002 fde7 	bl	8004d0c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 800213e:	79fb      	ldrb	r3, [r7, #7]
 8002140:	00db      	lsls	r3, r3, #3
 8002142:	4a15      	ldr	r2, [pc, #84]	@ (8002198 <BSP_PB_Init+0xd0>)
 8002144:	441a      	add	r2, r3
 8002146:	79fb      	ldrb	r3, [r7, #7]
 8002148:	4914      	ldr	r1, [pc, #80]	@ (800219c <BSP_PB_Init+0xd4>)
 800214a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800214e:	4619      	mov	r1, r3
 8002150:	4610      	mov	r0, r2
 8002152:	f002 fd96 	bl	8004c82 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8002156:	79fb      	ldrb	r3, [r7, #7]
 8002158:	00db      	lsls	r3, r3, #3
 800215a:	4a0f      	ldr	r2, [pc, #60]	@ (8002198 <BSP_PB_Init+0xd0>)
 800215c:	1898      	adds	r0, r3, r2
 800215e:	79fb      	ldrb	r3, [r7, #7]
 8002160:	4a0f      	ldr	r2, [pc, #60]	@ (80021a0 <BSP_PB_Init+0xd8>)
 8002162:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002166:	461a      	mov	r2, r3
 8002168:	2100      	movs	r1, #0
 800216a:	f002 fd6b 	bl	8004c44 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[BUTTONn], 0x00);
 800216e:	2028      	movs	r0, #40	@ 0x28
 8002170:	4b0c      	ldr	r3, [pc, #48]	@ (80021a4 <BSP_PB_Init+0xdc>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	2200      	movs	r2, #0
 8002176:	4619      	mov	r1, r3
 8002178:	f002 fa66 	bl	8004648 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800217c:	2328      	movs	r3, #40	@ 0x28
 800217e:	4618      	mov	r0, r3
 8002180:	f002 fa7c 	bl	800467c <HAL_NVIC_EnableIRQ>
  }
  return BSP_ERROR_NONE;
 8002184:	2300      	movs	r3, #0
}
 8002186:	4618      	mov	r0, r3
 8002188:	3720      	adds	r7, #32
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	58024400 	.word	0x58024400
 8002194:	2400004c 	.word	0x2400004c
 8002198:	240002ec 	.word	0x240002ec
 800219c:	0800e9b8 	.word	0x0800e9b8
 80021a0:	24000050 	.word	0x24000050
 80021a4:	24000054 	.word	0x24000054

080021a8 <BSP_PB_GetState>:
  *          This parameter can be one of the following values:
  *            @arg  BUTTON_USER: User Push Button
  * @retval The Button GPIO pin value
  */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	4603      	mov	r3, r0
 80021b0:	71fb      	strb	r3, [r7, #7]
  return (int32_t)HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 80021b2:	79fb      	ldrb	r3, [r7, #7]
 80021b4:	4a06      	ldr	r2, [pc, #24]	@ (80021d0 <BSP_PB_GetState+0x28>)
 80021b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80021be:	4611      	mov	r1, r2
 80021c0:	4618      	mov	r0, r3
 80021c2:	f003 f85d 	bl	8005280 <HAL_GPIO_ReadPin>
 80021c6:	4603      	mov	r3, r0
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3708      	adds	r7, #8
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	2400004c 	.word	0x2400004c

080021d4 <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	4603      	mov	r3, r0
 80021dc:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80021de:	79fb      	ldrb	r3, [r7, #7]
 80021e0:	00db      	lsls	r3, r3, #3
 80021e2:	4a04      	ldr	r2, [pc, #16]	@ (80021f4 <BSP_PB_IRQHandler+0x20>)
 80021e4:	4413      	add	r3, r2
 80021e6:	4618      	mov	r0, r3
 80021e8:	f002 fd60 	bl	8004cac <HAL_EXTI_IRQHandler>
}
 80021ec:	bf00      	nop
 80021ee:	3708      	adds	r7, #8
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	240002ec 	.word	0x240002ec

080021f8 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  KEY EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80021fc:	2000      	movs	r0, #0
 80021fe:	f000 f802 	bl	8002206 <BSP_PB_Callback>
}
 8002202:	bf00      	nop
 8002204:	bd80      	pop	{r7, pc}

08002206 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8002206:	b480      	push	{r7}
 8002208:	b083      	sub	sp, #12
 800220a:	af00      	add	r7, sp, #0
 800220c:	4603      	mov	r3, r0
 800220e:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);
  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8002210:	bf00      	nop
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <BSP_I2C4_Init>:
/**
  * @brief  Initializes I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C4_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8002222:	2300      	movs	r3, #0
 8002224:	607b      	str	r3, [r7, #4]

  hbus_i2c4.Instance = BUS_I2C4;
 8002226:	4b16      	ldr	r3, [pc, #88]	@ (8002280 <BSP_I2C4_Init+0x64>)
 8002228:	4a16      	ldr	r2, [pc, #88]	@ (8002284 <BSP_I2C4_Init+0x68>)
 800222a:	601a      	str	r2, [r3, #0]

  if (I2c4InitCounter == 0U)
 800222c:	4b16      	ldr	r3, [pc, #88]	@ (8002288 <BSP_I2C4_Init+0x6c>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d11f      	bne.n	8002274 <BSP_I2C4_Init+0x58>
  {
    I2c4InitCounter++;
 8002234:	4b14      	ldr	r3, [pc, #80]	@ (8002288 <BSP_I2C4_Init+0x6c>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	3301      	adds	r3, #1
 800223a:	4a13      	ldr	r2, [pc, #76]	@ (8002288 <BSP_I2C4_Init+0x6c>)
 800223c:	6013      	str	r3, [r2, #0]

    if (HAL_I2C_GetState(&hbus_i2c4) == HAL_I2C_STATE_RESET)
 800223e:	4810      	ldr	r0, [pc, #64]	@ (8002280 <BSP_I2C4_Init+0x64>)
 8002240:	f003 fb52 	bl	80058e8 <HAL_I2C_GetState>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d114      	bne.n	8002274 <BSP_I2C4_Init+0x58>
    {
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      /* Init the I2C4 Msp */
      I2C4_MspInit(&hbus_i2c4);
 800224a:	480d      	ldr	r0, [pc, #52]	@ (8002280 <BSP_I2C4_Init+0x64>)
 800224c:	f000 fb60 	bl	8002910 <I2C4_MspInit>
        }
      }
      if (ret == BSP_ERROR_NONE)
      {
#endif
        if (MX_I2C4_Init(&hbus_i2c4, I2C_GetTiming(HAL_RCC_GetPCLK2Freq(), BUS_I2C4_FREQUENCY)) != HAL_OK)
 8002250:	f005 faac 	bl	80077ac <HAL_RCC_GetPCLK2Freq>
 8002254:	4603      	mov	r3, r0
 8002256:	490d      	ldr	r1, [pc, #52]	@ (800228c <BSP_I2C4_Init+0x70>)
 8002258:	4618      	mov	r0, r3
 800225a:	f000 f8e3 	bl	8002424 <I2C_GetTiming>
 800225e:	4603      	mov	r3, r0
 8002260:	4619      	mov	r1, r3
 8002262:	4807      	ldr	r0, [pc, #28]	@ (8002280 <BSP_I2C4_Init+0x64>)
 8002264:	f000 f838 	bl	80022d8 <MX_I2C4_Init>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d002      	beq.n	8002274 <BSP_I2C4_Init+0x58>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 800226e:	f06f 0307 	mvn.w	r3, #7
 8002272:	607b      	str	r3, [r7, #4]
      }
#endif
    }
  }

  return ret;
 8002274:	687b      	ldr	r3, [r7, #4]
}
 8002276:	4618      	mov	r0, r3
 8002278:	3708      	adds	r7, #8
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	24000cfc 	.word	0x24000cfc
 8002284:	58001c00 	.word	0x58001c00
 8002288:	240002f4 	.word	0x240002f4
 800228c:	00061a80 	.word	0x00061a80

08002290 <BSP_I2C4_DeInit>:
/**
  * @brief  DeInitializes I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C4_DeInit(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
  int32_t ret  = BSP_ERROR_NONE;
 8002296:	2300      	movs	r3, #0
 8002298:	607b      	str	r3, [r7, #4]

  I2c4InitCounter--;
 800229a:	4b0d      	ldr	r3, [pc, #52]	@ (80022d0 <BSP_I2C4_DeInit+0x40>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	3b01      	subs	r3, #1
 80022a0:	4a0b      	ldr	r2, [pc, #44]	@ (80022d0 <BSP_I2C4_DeInit+0x40>)
 80022a2:	6013      	str	r3, [r2, #0]

  if (I2c4InitCounter == 0U)
 80022a4:	4b0a      	ldr	r3, [pc, #40]	@ (80022d0 <BSP_I2C4_DeInit+0x40>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d10b      	bne.n	80022c4 <BSP_I2C4_DeInit+0x34>
  {
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
    I2C4_MspDeInit(&hbus_i2c4);
 80022ac:	4809      	ldr	r0, [pc, #36]	@ (80022d4 <BSP_I2C4_DeInit+0x44>)
 80022ae:	f000 fb9b 	bl	80029e8 <I2C4_MspDeInit>
#endif /* (USE_HAL_I2C_REGISTER_CALLBACKS == 0) */

    /* Init the I2C */
    if (HAL_I2C_DeInit(&hbus_i2c4) != HAL_OK)
 80022b2:	4808      	ldr	r0, [pc, #32]	@ (80022d4 <BSP_I2C4_DeInit+0x44>)
 80022b4:	f003 f8a6 	bl	8005404 <HAL_I2C_DeInit>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d002      	beq.n	80022c4 <BSP_I2C4_DeInit+0x34>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 80022be:	f06f 0307 	mvn.w	r3, #7
 80022c2:	607b      	str	r3, [r7, #4]
    }
  }

  return ret;
 80022c4:	687b      	ldr	r3, [r7, #4]
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3708      	adds	r7, #8
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	240002f4 	.word	0x240002f4
 80022d4:	24000cfc 	.word	0x24000cfc

080022d8 <MX_I2C4_Init>:
  * @param  hI2c I2C handle
  * @param  timing I2C timing
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_I2C4_Init(I2C_HandleTypeDef *hI2c, uint32_t timing)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022e2:	2300      	movs	r3, #0
 80022e4:	73fb      	strb	r3, [r7, #15]

  hI2c->Init.Timing           = timing;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	683a      	ldr	r2, [r7, #0]
 80022ea:	605a      	str	r2, [r3, #4]
  hI2c->Init.OwnAddress1      = 0;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	609a      	str	r2, [r3, #8]
  hI2c->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2201      	movs	r2, #1
 80022f6:	60da      	str	r2, [r3, #12]
  hI2c->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2200      	movs	r2, #0
 80022fc:	611a      	str	r2, [r3, #16]
  hI2c->Init.OwnAddress2      = 0;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2200      	movs	r2, #0
 8002302:	615a      	str	r2, [r3, #20]
  hI2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2200      	movs	r2, #0
 8002308:	619a      	str	r2, [r3, #24]
  hI2c->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2200      	movs	r2, #0
 800230e:	61da      	str	r2, [r3, #28]
  hI2c->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2200      	movs	r2, #0
 8002314:	621a      	str	r2, [r3, #32]

  if (HAL_I2C_Init(hI2c) != HAL_OK)
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f002 ffe4 	bl	80052e4 <HAL_I2C_Init>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d002      	beq.n	8002328 <MX_I2C4_Init+0x50>
  {
    status = HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	73fb      	strb	r3, [r7, #15]
 8002326:	e014      	b.n	8002352 <MX_I2C4_Init+0x7a>
  }
  else
  {
    uint32_t analog_filter;

    analog_filter = I2C_ANALOGFILTER_ENABLE;
 8002328:	2300      	movs	r3, #0
 800232a:	60bb      	str	r3, [r7, #8]
    if (HAL_I2CEx_ConfigAnalogFilter(hI2c, analog_filter) != HAL_OK)
 800232c:	68b9      	ldr	r1, [r7, #8]
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f003 fdac 	bl	8005e8c <HAL_I2CEx_ConfigAnalogFilter>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d002      	beq.n	8002340 <MX_I2C4_Init+0x68>
    {
      status = HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	73fb      	strb	r3, [r7, #15]
 800233e:	e008      	b.n	8002352 <MX_I2C4_Init+0x7a>
    }
    else
    {
      if (HAL_I2CEx_ConfigDigitalFilter(hI2c, I2C_DIGITAL_FILTER_COEF) != HAL_OK)
 8002340:	2100      	movs	r1, #0
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f003 fded 	bl	8005f22 <HAL_I2CEx_ConfigDigitalFilter>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <MX_I2C4_Init+0x7a>
      {
        status = HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	73fb      	strb	r3, [r7, #15]
      }
    }
  }

  return status;
 8002352:	7bfb      	ldrb	r3, [r7, #15]
}
 8002354:	4618      	mov	r0, r3
 8002356:	3710      	adds	r7, #16
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}

0800235c <BSP_I2C4_WriteReg>:
  * @param  pData  The target register value to be written
  * @param  Length buffer size to be written
  * @retval BSP status
  */
int32_t BSP_I2C4_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b088      	sub	sp, #32
 8002360:	af02      	add	r7, sp, #8
 8002362:	60ba      	str	r2, [r7, #8]
 8002364:	461a      	mov	r2, r3
 8002366:	4603      	mov	r3, r0
 8002368:	81fb      	strh	r3, [r7, #14]
 800236a:	460b      	mov	r3, r1
 800236c:	81bb      	strh	r3, [r7, #12]
 800236e:	4613      	mov	r3, r2
 8002370:	80fb      	strh	r3, [r7, #6]
  int32_t ret;

  if(I2C4_WriteReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length) == 0)
 8002372:	89b9      	ldrh	r1, [r7, #12]
 8002374:	89f8      	ldrh	r0, [r7, #14]
 8002376:	88fb      	ldrh	r3, [r7, #6]
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	2201      	movs	r2, #1
 800237e:	f000 fb57 	bl	8002a30 <I2C4_WriteReg>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d102      	bne.n	800238e <BSP_I2C4_WriteReg+0x32>
  {
    ret = BSP_ERROR_NONE;
 8002388:	2300      	movs	r3, #0
 800238a:	617b      	str	r3, [r7, #20]
 800238c:	e00c      	b.n	80023a8 <BSP_I2C4_WriteReg+0x4c>
  }
  else
  {
    if( HAL_I2C_GetError(&hbus_i2c4) == HAL_I2C_ERROR_AF)
 800238e:	4809      	ldr	r0, [pc, #36]	@ (80023b4 <BSP_I2C4_WriteReg+0x58>)
 8002390:	f003 fab8 	bl	8005904 <HAL_I2C_GetError>
 8002394:	4603      	mov	r3, r0
 8002396:	2b04      	cmp	r3, #4
 8002398:	d103      	bne.n	80023a2 <BSP_I2C4_WriteReg+0x46>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 800239a:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 800239e:	617b      	str	r3, [r7, #20]
 80023a0:	e002      	b.n	80023a8 <BSP_I2C4_WriteReg+0x4c>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 80023a2:	f06f 0303 	mvn.w	r3, #3
 80023a6:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 80023a8:	697b      	ldr	r3, [r7, #20]
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3718      	adds	r7, #24
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	24000cfc 	.word	0x24000cfc

080023b8 <BSP_I2C4_ReadReg>:
  * @param  pData   Pointer to data buffer
  * @param  Length  Length of the data
  * @retval BSP status
  */
int32_t BSP_I2C4_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b088      	sub	sp, #32
 80023bc:	af02      	add	r7, sp, #8
 80023be:	60ba      	str	r2, [r7, #8]
 80023c0:	461a      	mov	r2, r3
 80023c2:	4603      	mov	r3, r0
 80023c4:	81fb      	strh	r3, [r7, #14]
 80023c6:	460b      	mov	r3, r1
 80023c8:	81bb      	strh	r3, [r7, #12]
 80023ca:	4613      	mov	r3, r2
 80023cc:	80fb      	strh	r3, [r7, #6]
  int32_t ret;

  if(I2C4_ReadReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length) == 0)
 80023ce:	89b9      	ldrh	r1, [r7, #12]
 80023d0:	89f8      	ldrh	r0, [r7, #14]
 80023d2:	88fb      	ldrh	r3, [r7, #6]
 80023d4:	9300      	str	r3, [sp, #0]
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	2201      	movs	r2, #1
 80023da:	f000 fb4f 	bl	8002a7c <I2C4_ReadReg>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d102      	bne.n	80023ea <BSP_I2C4_ReadReg+0x32>
  {
    ret = BSP_ERROR_NONE;
 80023e4:	2300      	movs	r3, #0
 80023e6:	617b      	str	r3, [r7, #20]
 80023e8:	e00c      	b.n	8002404 <BSP_I2C4_ReadReg+0x4c>
  }
  else
  {
    if( HAL_I2C_GetError(&hbus_i2c4) == HAL_I2C_ERROR_AF)
 80023ea:	4809      	ldr	r0, [pc, #36]	@ (8002410 <BSP_I2C4_ReadReg+0x58>)
 80023ec:	f003 fa8a 	bl	8005904 <HAL_I2C_GetError>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b04      	cmp	r3, #4
 80023f4:	d103      	bne.n	80023fe <BSP_I2C4_ReadReg+0x46>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 80023f6:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 80023fa:	617b      	str	r3, [r7, #20]
 80023fc:	e002      	b.n	8002404 <BSP_I2C4_ReadReg+0x4c>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 80023fe:	f06f 0303 	mvn.w	r3, #3
 8002402:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8002404:	697b      	ldr	r3, [r7, #20]
}
 8002406:	4618      	mov	r0, r3
 8002408:	3718      	adds	r7, #24
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	24000cfc 	.word	0x24000cfc

08002414 <BSP_GetTick>:
/**
  * @brief  Delay function
  * @retval Tick value
  */
int32_t BSP_GetTick(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
  return (int32_t)HAL_GetTick();
 8002418:	f002 f812 	bl	8004440 <HAL_GetTick>
 800241c:	4603      	mov	r3, r0
}
 800241e:	4618      	mov	r0, r3
 8002420:	bd80      	pop	{r7, pc}
	...

08002424 <I2C_GetTiming>:
  * @param  clock_src_freq I2C clock source in Hz.
  * @param  i2c_freq Required I2C clock in Hz.
  * @retval I2C timing or 0 in case of error.
  */
static uint32_t I2C_GetTiming(uint32_t clock_src_freq, uint32_t i2c_freq)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b086      	sub	sp, #24
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  uint32_t ret = 0;
 800242e:	2300      	movs	r3, #0
 8002430:	617b      	str	r3, [r7, #20]
  uint32_t speed;
  uint32_t idx;

  if((clock_src_freq != 0U) && (i2c_freq != 0U))
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d06b      	beq.n	8002510 <I2C_GetTiming+0xec>
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d068      	beq.n	8002510 <I2C_GetTiming+0xec>
  {
    for ( speed = 0 ; speed <=  (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 800243e:	2300      	movs	r3, #0
 8002440:	613b      	str	r3, [r7, #16]
 8002442:	e060      	b.n	8002506 <I2C_GetTiming+0xe2>
    {
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 8002444:	4a35      	ldr	r2, [pc, #212]	@ (800251c <I2C_GetTiming+0xf8>)
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	212c      	movs	r1, #44	@ 0x2c
 800244a:	fb01 f303 	mul.w	r3, r1, r3
 800244e:	4413      	add	r3, r2
 8002450:	3304      	adds	r3, #4
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	683a      	ldr	r2, [r7, #0]
 8002456:	429a      	cmp	r2, r3
 8002458:	d352      	bcc.n	8002500 <I2C_GetTiming+0xdc>
          (i2c_freq <= I2C_Charac[speed].freq_max))
 800245a:	4a30      	ldr	r2, [pc, #192]	@ (800251c <I2C_GetTiming+0xf8>)
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	212c      	movs	r1, #44	@ 0x2c
 8002460:	fb01 f303 	mul.w	r3, r1, r3
 8002464:	4413      	add	r3, r2
 8002466:	3308      	adds	r3, #8
 8002468:	681b      	ldr	r3, [r3, #0]
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 800246a:	683a      	ldr	r2, [r7, #0]
 800246c:	429a      	cmp	r2, r3
 800246e:	d847      	bhi.n	8002500 <I2C_GetTiming+0xdc>
      {
        I2C_Compute_PRESC_SCLDEL_SDADEL(clock_src_freq, speed);
 8002470:	6939      	ldr	r1, [r7, #16]
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f000 f856 	bl	8002524 <I2C_Compute_PRESC_SCLDEL_SDADEL>
        idx = I2C_Compute_SCLL_SCLH(clock_src_freq, speed);
 8002478:	6939      	ldr	r1, [r7, #16]
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f000 f940 	bl	8002700 <I2C_Compute_SCLL_SCLH>
 8002480:	60f8      	str	r0, [r7, #12]

        if (idx < I2C_VALID_TIMING_NBR)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2b7f      	cmp	r3, #127	@ 0x7f
 8002486:	d842      	bhi.n	800250e <I2C_GetTiming+0xea>
        {
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 8002488:	4925      	ldr	r1, [pc, #148]	@ (8002520 <I2C_GetTiming+0xfc>)
 800248a:	68fa      	ldr	r2, [r7, #12]
 800248c:	4613      	mov	r3, r2
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	4413      	add	r3, r2
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	440b      	add	r3, r1
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	0719      	lsls	r1, r3, #28
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) |\
 800249a:	4821      	ldr	r0, [pc, #132]	@ (8002520 <I2C_GetTiming+0xfc>)
 800249c:	68fa      	ldr	r2, [r7, #12]
 800249e:	4613      	mov	r3, r2
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	4413      	add	r3, r2
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	4403      	add	r3, r0
 80024a8:	3304      	adds	r3, #4
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	051b      	lsls	r3, r3, #20
 80024ae:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 80024b2:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) |\
 80024b4:	481a      	ldr	r0, [pc, #104]	@ (8002520 <I2C_GetTiming+0xfc>)
 80024b6:	68fa      	ldr	r2, [r7, #12]
 80024b8:	4613      	mov	r3, r2
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	4413      	add	r3, r2
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	4403      	add	r3, r0
 80024c2:	3308      	adds	r3, #8
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	041b      	lsls	r3, r3, #16
 80024c8:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) |\
 80024cc:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].sclh & 0xFFU) << 8) |\
 80024ce:	4814      	ldr	r0, [pc, #80]	@ (8002520 <I2C_GetTiming+0xfc>)
 80024d0:	68fa      	ldr	r2, [r7, #12]
 80024d2:	4613      	mov	r3, r2
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	4413      	add	r3, r2
 80024d8:	009b      	lsls	r3, r3, #2
 80024da:	4403      	add	r3, r0
 80024dc:	330c      	adds	r3, #12
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	021b      	lsls	r3, r3, #8
 80024e2:	b29b      	uxth	r3, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) |\
 80024e4:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].scll & 0xFFU) << 0);
 80024e6:	480e      	ldr	r0, [pc, #56]	@ (8002520 <I2C_GetTiming+0xfc>)
 80024e8:	68fa      	ldr	r2, [r7, #12]
 80024ea:	4613      	mov	r3, r2
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	4413      	add	r3, r2
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	4403      	add	r3, r0
 80024f4:	3310      	adds	r3, #16
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	b2db      	uxtb	r3, r3
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 80024fa:	430b      	orrs	r3, r1
 80024fc:	617b      	str	r3, [r7, #20]
        }
        break;
 80024fe:	e006      	b.n	800250e <I2C_GetTiming+0xea>
    for ( speed = 0 ; speed <=  (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	3301      	adds	r3, #1
 8002504:	613b      	str	r3, [r7, #16]
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	2b02      	cmp	r3, #2
 800250a:	d99b      	bls.n	8002444 <I2C_GetTiming+0x20>
 800250c:	e000      	b.n	8002510 <I2C_GetTiming+0xec>
        break;
 800250e:	bf00      	nop
      }
    }
  }

  return ret;
 8002510:	697b      	ldr	r3, [r7, #20]
}
 8002512:	4618      	mov	r0, r3
 8002514:	3718      	adds	r7, #24
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	0800e9bc 	.word	0x0800e9bc
 8002520:	240002f8 	.word	0x240002f8

08002524 <I2C_Compute_PRESC_SCLDEL_SDADEL>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval None.
  */
static void I2C_Compute_PRESC_SCLDEL_SDADEL(uint32_t clock_src_freq, uint32_t I2C_speed)
{
 8002524:	b480      	push	{r7}
 8002526:	b08f      	sub	sp, #60	@ 0x3c
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	6039      	str	r1, [r7, #0]
  uint32_t prev_presc = I2C_PRESC_MAX;
 800252e:	2310      	movs	r3, #16
 8002530:	637b      	str	r3, [r7, #52]	@ 0x34
  int32_t  tsdadel_min, tsdadel_max;
  int32_t  tscldel_min;
  uint32_t presc, scldel, sdadel;
  uint32_t tafdel_min, tafdel_max;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U))/ clock_src_freq;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	085a      	lsrs	r2, r3, #1
 8002536:	4b6e      	ldr	r3, [pc, #440]	@ (80026f0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1cc>)
 8002538:	4413      	add	r3, r2
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002540:	61fb      	str	r3, [r7, #28]

  tafdel_min = I2C_ANALOG_FILTER_DELAY_MIN;
 8002542:	2332      	movs	r3, #50	@ 0x32
 8002544:	61bb      	str	r3, [r7, #24]
  tafdel_max = I2C_ANALOG_FILTER_DELAY_MAX;
 8002546:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800254a:	617b      	str	r3, [r7, #20]
  /* tDNF = DNF x tI2CCLK
     tPRESC = (PRESC+1) x tI2CCLK
     SDADEL >= {tf +tHD;DAT(min) - tAF(min) - tDNF - [3 x tI2CCLK]} / {tPRESC}
     SDADEL <= {tVD;DAT(max) - tr - tAF(max) - tDNF- [4 x tI2CCLK]} / {tPRESC} */

  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 800254c:	4a69      	ldr	r2, [pc, #420]	@ (80026f4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	212c      	movs	r1, #44	@ 0x2c
 8002552:	fb01 f303 	mul.w	r3, r1, r3
 8002556:	4413      	add	r3, r2
 8002558:	3324      	adds	r3, #36	@ 0x24
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4618      	mov	r0, r3
 800255e:	4a65      	ldr	r2, [pc, #404]	@ (80026f4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	212c      	movs	r1, #44	@ 0x2c
 8002564:	fb01 f303 	mul.w	r3, r1, r3
 8002568:	4413      	add	r3, r2
 800256a:	330c      	adds	r3, #12
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	18c2      	adds	r2, r0, r3
    (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 8002570:	69bb      	ldr	r3, [r7, #24]
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 8002572:	1ad2      	subs	r2, r2, r3
    (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 8002574:	495f      	ldr	r1, [pc, #380]	@ (80026f4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	202c      	movs	r0, #44	@ 0x2c
 800257a:	fb00 f303 	mul.w	r3, r0, r3
 800257e:	440b      	add	r3, r1
 8002580:	3328      	adds	r3, #40	@ 0x28
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	3303      	adds	r3, #3
 8002586:	69f9      	ldr	r1, [r7, #28]
 8002588:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	633b      	str	r3, [r7, #48]	@ 0x30

  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 8002590:	4a58      	ldr	r2, [pc, #352]	@ (80026f4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	212c      	movs	r1, #44	@ 0x2c
 8002596:	fb01 f303 	mul.w	r3, r1, r3
 800259a:	4413      	add	r3, r2
 800259c:	3310      	adds	r3, #16
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4618      	mov	r0, r3
 80025a2:	4a54      	ldr	r2, [pc, #336]	@ (80026f4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	212c      	movs	r1, #44	@ 0x2c
 80025a8:	fb01 f303 	mul.w	r3, r1, r3
 80025ac:	4413      	add	r3, r2
 80025ae:	3320      	adds	r3, #32
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	1ac2      	subs	r2, r0, r3
    (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 80025b4:	697b      	ldr	r3, [r7, #20]
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 80025b6:	1ad2      	subs	r2, r2, r3
    (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 80025b8:	494e      	ldr	r1, [pc, #312]	@ (80026f4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	202c      	movs	r0, #44	@ 0x2c
 80025be:	fb00 f303 	mul.w	r3, r0, r3
 80025c2:	440b      	add	r3, r1
 80025c4:	3328      	adds	r3, #40	@ 0x28
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	3304      	adds	r3, #4
 80025ca:	69f9      	ldr	r1, [r7, #28]
 80025cc:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	62fb      	str	r3, [r7, #44]	@ 0x2c


  /* {[tr+ tSU;DAT(min)] / [tPRESC]} - 1 <= SCLDEL */
  tscldel_min = (int32_t)I2C_Charac[I2C_speed].trise + (int32_t)I2C_Charac[I2C_speed].sudat_min;
 80025d4:	4a47      	ldr	r2, [pc, #284]	@ (80026f4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	212c      	movs	r1, #44	@ 0x2c
 80025da:	fb01 f303 	mul.w	r3, r1, r3
 80025de:	4413      	add	r3, r2
 80025e0:	3320      	adds	r3, #32
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4618      	mov	r0, r3
 80025e6:	4a43      	ldr	r2, [pc, #268]	@ (80026f4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	212c      	movs	r1, #44	@ 0x2c
 80025ec:	fb01 f303 	mul.w	r3, r1, r3
 80025f0:	4413      	add	r3, r2
 80025f2:	3314      	adds	r3, #20
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4403      	add	r3, r0
 80025f8:	613b      	str	r3, [r7, #16]

  if (tsdadel_min <= 0)
 80025fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	dc01      	bgt.n	8002604 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xe0>
  {
    tsdadel_min = 0;
 8002600:	2300      	movs	r3, #0
 8002602:	633b      	str	r3, [r7, #48]	@ 0x30
  }

  if (tsdadel_max <= 0)
 8002604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002606:	2b00      	cmp	r3, #0
 8002608:	dc01      	bgt.n	800260e <I2C_Compute_PRESC_SCLDEL_SDADEL+0xea>
  {
    tsdadel_max = 0;
 800260a:	2300      	movs	r3, #0
 800260c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 800260e:	2300      	movs	r3, #0
 8002610:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002612:	e062      	b.n	80026da <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1b6>
  {
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 8002614:	2300      	movs	r3, #0
 8002616:	627b      	str	r3, [r7, #36]	@ 0x24
 8002618:	e059      	b.n	80026ce <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1aa>
    {
      /* TSCLDEL = (SCLDEL+1) * (PRESC+1) * TI2CCLK */
      uint32_t tscldel = (scldel + 1U) * (presc + 1U) * ti2cclk;
 800261a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800261c:	3301      	adds	r3, #1
 800261e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002620:	3201      	adds	r2, #1
 8002622:	fb03 f202 	mul.w	r2, r3, r2
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	fb02 f303 	mul.w	r3, r2, r3
 800262c:	60fb      	str	r3, [r7, #12]

      if (tscldel >= (uint32_t)tscldel_min)
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	68fa      	ldr	r2, [r7, #12]
 8002632:	429a      	cmp	r2, r3
 8002634:	d348      	bcc.n	80026c8 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1a4>
      {
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 8002636:	2300      	movs	r3, #0
 8002638:	623b      	str	r3, [r7, #32]
 800263a:	e042      	b.n	80026c2 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x19e>
        {
          /* TSDADEL = SDADEL * (PRESC+1) * TI2CCLK */
          uint32_t tsdadel = (sdadel * (presc + 1U)) * ti2cclk;
 800263c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800263e:	3301      	adds	r3, #1
 8002640:	6a3a      	ldr	r2, [r7, #32]
 8002642:	fb03 f202 	mul.w	r2, r3, r2
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	fb02 f303 	mul.w	r3, r2, r3
 800264c:	60bb      	str	r3, [r7, #8]

          if ((tsdadel >= (uint32_t)tsdadel_min) && (tsdadel <= (uint32_t)tsdadel_max))
 800264e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002650:	68ba      	ldr	r2, [r7, #8]
 8002652:	429a      	cmp	r2, r3
 8002654:	d332      	bcc.n	80026bc <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
 8002656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002658:	68ba      	ldr	r2, [r7, #8]
 800265a:	429a      	cmp	r2, r3
 800265c:	d82e      	bhi.n	80026bc <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
          {
            if(presc != prev_presc)
 800265e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002660:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002662:	429a      	cmp	r2, r3
 8002664:	d02a      	beq.n	80026bc <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
            {
              I2c_valid_timing[I2c_valid_timing_nbr].presc = presc;
 8002666:	4b24      	ldr	r3, [pc, #144]	@ (80026f8 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	4924      	ldr	r1, [pc, #144]	@ (80026fc <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 800266c:	4613      	mov	r3, r2
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	4413      	add	r3, r2
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	440b      	add	r3, r1
 8002676:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002678:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tscldel = scldel;
 800267a:	4b1f      	ldr	r3, [pc, #124]	@ (80026f8 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	491f      	ldr	r1, [pc, #124]	@ (80026fc <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 8002680:	4613      	mov	r3, r2
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	4413      	add	r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	440b      	add	r3, r1
 800268a:	3304      	adds	r3, #4
 800268c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800268e:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tsdadel = sdadel;
 8002690:	4b19      	ldr	r3, [pc, #100]	@ (80026f8 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	4919      	ldr	r1, [pc, #100]	@ (80026fc <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 8002696:	4613      	mov	r3, r2
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	4413      	add	r3, r2
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	440b      	add	r3, r1
 80026a0:	3308      	adds	r3, #8
 80026a2:	6a3a      	ldr	r2, [r7, #32]
 80026a4:	601a      	str	r2, [r3, #0]
              prev_presc = presc;
 80026a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026a8:	637b      	str	r3, [r7, #52]	@ 0x34
              I2c_valid_timing_nbr ++;
 80026aa:	4b13      	ldr	r3, [pc, #76]	@ (80026f8 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	3301      	adds	r3, #1
 80026b0:	4a11      	ldr	r2, [pc, #68]	@ (80026f8 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 80026b2:	6013      	str	r3, [r2, #0]

              if(I2c_valid_timing_nbr >= I2C_VALID_TIMING_NBR)
 80026b4:	4b10      	ldr	r3, [pc, #64]	@ (80026f8 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2b7f      	cmp	r3, #127	@ 0x7f
 80026ba:	d812      	bhi.n	80026e2 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1be>
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 80026bc:	6a3b      	ldr	r3, [r7, #32]
 80026be:	3301      	adds	r3, #1
 80026c0:	623b      	str	r3, [r7, #32]
 80026c2:	6a3b      	ldr	r3, [r7, #32]
 80026c4:	2b0f      	cmp	r3, #15
 80026c6:	d9b9      	bls.n	800263c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x118>
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 80026c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ca:	3301      	adds	r3, #1
 80026cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80026ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d0:	2b0f      	cmp	r3, #15
 80026d2:	d9a2      	bls.n	800261a <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf6>
  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 80026d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026d6:	3301      	adds	r3, #1
 80026d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80026da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026dc:	2b0f      	cmp	r3, #15
 80026de:	d999      	bls.n	8002614 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf0>
 80026e0:	e000      	b.n	80026e4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1c0>
              {
                return;
 80026e2:	bf00      	nop
          }
        }
      }
    }
  }
}
 80026e4:	373c      	adds	r7, #60	@ 0x3c
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	3b9aca00 	.word	0x3b9aca00
 80026f4:	0800e9bc 	.word	0x0800e9bc
 80026f8:	24000cf8 	.word	0x24000cf8
 80026fc:	240002f8 	.word	0x240002f8

08002700 <I2C_Compute_SCLL_SCLH>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval config index (0 to I2C_VALID_TIMING_NBR], 0xFFFFFFFF for no valid config.
  */
static uint32_t I2C_Compute_SCLL_SCLH (uint32_t clock_src_freq, uint32_t I2C_speed)
{
 8002700:	b480      	push	{r7}
 8002702:	b093      	sub	sp, #76	@ 0x4c
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	6039      	str	r1, [r7, #0]
 uint32_t ret = 0xFFFFFFFFU;
 800270a:	f04f 33ff 	mov.w	r3, #4294967295
 800270e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t dnf_delay;
  uint32_t clk_min, clk_max;
  uint32_t scll, sclh;
  uint32_t tafdel_min;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U))/ clock_src_freq;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	085a      	lsrs	r2, r3, #1
 8002714:	4b7a      	ldr	r3, [pc, #488]	@ (8002900 <I2C_Compute_SCLL_SCLH+0x200>)
 8002716:	4413      	add	r3, r2
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	fbb3 f3f2 	udiv	r3, r3, r2
 800271e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ti2cspeed   = (SEC2NSEC + (I2C_Charac[I2C_speed].freq / 2U))/ I2C_Charac[I2C_speed].freq;
 8002720:	4a78      	ldr	r2, [pc, #480]	@ (8002904 <I2C_Compute_SCLL_SCLH+0x204>)
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	212c      	movs	r1, #44	@ 0x2c
 8002726:	fb01 f303 	mul.w	r3, r1, r3
 800272a:	4413      	add	r3, r2
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	085a      	lsrs	r2, r3, #1
 8002730:	4b73      	ldr	r3, [pc, #460]	@ (8002900 <I2C_Compute_SCLL_SCLH+0x200>)
 8002732:	4413      	add	r3, r2
 8002734:	4973      	ldr	r1, [pc, #460]	@ (8002904 <I2C_Compute_SCLL_SCLH+0x204>)
 8002736:	683a      	ldr	r2, [r7, #0]
 8002738:	202c      	movs	r0, #44	@ 0x2c
 800273a:	fb00 f202 	mul.w	r2, r0, r2
 800273e:	440a      	add	r2, r1
 8002740:	6812      	ldr	r2, [r2, #0]
 8002742:	fbb3 f3f2 	udiv	r3, r3, r2
 8002746:	62bb      	str	r3, [r7, #40]	@ 0x28

  tafdel_min = I2C_ANALOG_FILTER_DELAY_MIN;
 8002748:	2332      	movs	r3, #50	@ 0x32
 800274a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* tDNF = DNF x tI2CCLK */
  dnf_delay = I2C_Charac[I2C_speed].dnf * ti2cclk;
 800274c:	4a6d      	ldr	r2, [pc, #436]	@ (8002904 <I2C_Compute_SCLL_SCLH+0x204>)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	212c      	movs	r1, #44	@ 0x2c
 8002752:	fb01 f303 	mul.w	r3, r1, r3
 8002756:	4413      	add	r3, r2
 8002758:	3328      	adds	r3, #40	@ 0x28
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800275e:	fb02 f303 	mul.w	r3, r2, r3
 8002762:	623b      	str	r3, [r7, #32]

  clk_max = SEC2NSEC / I2C_Charac[I2C_speed].freq_min;
 8002764:	4a67      	ldr	r2, [pc, #412]	@ (8002904 <I2C_Compute_SCLL_SCLH+0x204>)
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	212c      	movs	r1, #44	@ 0x2c
 800276a:	fb01 f303 	mul.w	r3, r1, r3
 800276e:	4413      	add	r3, r2
 8002770:	3304      	adds	r3, #4
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a62      	ldr	r2, [pc, #392]	@ (8002900 <I2C_Compute_SCLL_SCLH+0x200>)
 8002776:	fbb2 f3f3 	udiv	r3, r2, r3
 800277a:	61fb      	str	r3, [r7, #28]
  clk_min = SEC2NSEC / I2C_Charac[I2C_speed].freq_max;
 800277c:	4a61      	ldr	r2, [pc, #388]	@ (8002904 <I2C_Compute_SCLL_SCLH+0x204>)
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	212c      	movs	r1, #44	@ 0x2c
 8002782:	fb01 f303 	mul.w	r3, r1, r3
 8002786:	4413      	add	r3, r2
 8002788:	3308      	adds	r3, #8
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a5c      	ldr	r2, [pc, #368]	@ (8002900 <I2C_Compute_SCLL_SCLH+0x200>)
 800278e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002792:	61bb      	str	r3, [r7, #24]

  prev_error = ti2cspeed;
 8002794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002796:	643b      	str	r3, [r7, #64]	@ 0x40

  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 8002798:	2300      	movs	r3, #0
 800279a:	637b      	str	r3, [r7, #52]	@ 0x34
 800279c:	e0a3      	b.n	80028e6 <I2C_Compute_SCLL_SCLH+0x1e6>
  {
    /* tPRESC = (PRESC+1) x tI2CCLK*/
    uint32_t tpresc = (I2c_valid_timing[count].presc + 1U) * ti2cclk;
 800279e:	495a      	ldr	r1, [pc, #360]	@ (8002908 <I2C_Compute_SCLL_SCLH+0x208>)
 80027a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80027a2:	4613      	mov	r3, r2
 80027a4:	009b      	lsls	r3, r3, #2
 80027a6:	4413      	add	r3, r2
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	440b      	add	r3, r1
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	1c5a      	adds	r2, r3, #1
 80027b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027b2:	fb02 f303 	mul.w	r3, r2, r3
 80027b6:	617b      	str	r3, [r7, #20]

    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 80027b8:	2300      	movs	r3, #0
 80027ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80027bc:	e08c      	b.n	80028d8 <I2C_Compute_SCLL_SCLH+0x1d8>
    {
      /* tLOW(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLL+1) x tPRESC ] */
      uint32_t tscl_l = tafdel_min + dnf_delay + (2U * ti2cclk) + ((scll + 1U) * tpresc);
 80027be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027c0:	6a3b      	ldr	r3, [r7, #32]
 80027c2:	441a      	add	r2, r3
 80027c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027c6:	3301      	adds	r3, #1
 80027c8:	6979      	ldr	r1, [r7, #20]
 80027ca:	fb03 f101 	mul.w	r1, r3, r1
 80027ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	440b      	add	r3, r1
 80027d4:	4413      	add	r3, r2
 80027d6:	613b      	str	r3, [r7, #16]


      /* The I2CCLK period tI2CCLK must respect the following conditions:
      tI2CCLK < (tLOW - tfilters) / 4 and tI2CCLK < tHIGH */
      if ((tscl_l > I2C_Charac[I2C_speed].lscl_min) && (ti2cclk < ((tscl_l - tafdel_min - dnf_delay) / 4U)))
 80027d8:	4a4a      	ldr	r2, [pc, #296]	@ (8002904 <I2C_Compute_SCLL_SCLH+0x204>)
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	212c      	movs	r1, #44	@ 0x2c
 80027de:	fb01 f303 	mul.w	r3, r1, r3
 80027e2:	4413      	add	r3, r2
 80027e4:	3318      	adds	r3, #24
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	429a      	cmp	r2, r3
 80027ec:	d971      	bls.n	80028d2 <I2C_Compute_SCLL_SCLH+0x1d2>
 80027ee:	693a      	ldr	r2, [r7, #16]
 80027f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027f2:	1ad2      	subs	r2, r2, r3
 80027f4:	6a3b      	ldr	r3, [r7, #32]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	089b      	lsrs	r3, r3, #2
 80027fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d268      	bcs.n	80028d2 <I2C_Compute_SCLL_SCLH+0x1d2>
      {
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 8002800:	2300      	movs	r3, #0
 8002802:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002804:	e062      	b.n	80028cc <I2C_Compute_SCLL_SCLH+0x1cc>
        {
          /* tHIGH(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLH+1) x tPRESC] */
          uint32_t tscl_h = tafdel_min + dnf_delay + (2U * ti2cclk) + ((sclh + 1U) * tpresc);
 8002806:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002808:	6a3b      	ldr	r3, [r7, #32]
 800280a:	441a      	add	r2, r3
 800280c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800280e:	3301      	adds	r3, #1
 8002810:	6979      	ldr	r1, [r7, #20]
 8002812:	fb03 f101 	mul.w	r1, r3, r1
 8002816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002818:	005b      	lsls	r3, r3, #1
 800281a:	440b      	add	r3, r1
 800281c:	4413      	add	r3, r2
 800281e:	60fb      	str	r3, [r7, #12]

          /* tSCL = tf + tLOW + tr + tHIGH */
          uint32_t tscl = tscl_l + tscl_h + I2C_Charac[I2C_speed].trise + I2C_Charac[I2C_speed].tfall;
 8002820:	693a      	ldr	r2, [r7, #16]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	441a      	add	r2, r3
 8002826:	4937      	ldr	r1, [pc, #220]	@ (8002904 <I2C_Compute_SCLL_SCLH+0x204>)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	202c      	movs	r0, #44	@ 0x2c
 800282c:	fb00 f303 	mul.w	r3, r0, r3
 8002830:	440b      	add	r3, r1
 8002832:	3320      	adds	r3, #32
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	441a      	add	r2, r3
 8002838:	4932      	ldr	r1, [pc, #200]	@ (8002904 <I2C_Compute_SCLL_SCLH+0x204>)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	202c      	movs	r0, #44	@ 0x2c
 800283e:	fb00 f303 	mul.w	r3, r0, r3
 8002842:	440b      	add	r3, r1
 8002844:	3324      	adds	r3, #36	@ 0x24
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4413      	add	r3, r2
 800284a:	60bb      	str	r3, [r7, #8]

          if ((tscl >= clk_min) && (tscl <= clk_max) && (tscl_h >= I2C_Charac[I2C_speed].hscl_min) && (ti2cclk < tscl_h))
 800284c:	68ba      	ldr	r2, [r7, #8]
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	429a      	cmp	r2, r3
 8002852:	d338      	bcc.n	80028c6 <I2C_Compute_SCLL_SCLH+0x1c6>
 8002854:	68ba      	ldr	r2, [r7, #8]
 8002856:	69fb      	ldr	r3, [r7, #28]
 8002858:	429a      	cmp	r2, r3
 800285a:	d834      	bhi.n	80028c6 <I2C_Compute_SCLL_SCLH+0x1c6>
 800285c:	4a29      	ldr	r2, [pc, #164]	@ (8002904 <I2C_Compute_SCLL_SCLH+0x204>)
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	212c      	movs	r1, #44	@ 0x2c
 8002862:	fb01 f303 	mul.w	r3, r1, r3
 8002866:	4413      	add	r3, r2
 8002868:	331c      	adds	r3, #28
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	68fa      	ldr	r2, [r7, #12]
 800286e:	429a      	cmp	r2, r3
 8002870:	d329      	bcc.n	80028c6 <I2C_Compute_SCLL_SCLH+0x1c6>
 8002872:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	429a      	cmp	r2, r3
 8002878:	d225      	bcs.n	80028c6 <I2C_Compute_SCLL_SCLH+0x1c6>
          {
            int32_t error = (int32_t)tscl - (int32_t)ti2cspeed;
 800287a:	68ba      	ldr	r2, [r7, #8]
 800287c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	633b      	str	r3, [r7, #48]	@ 0x30

            if (error < 0)
 8002882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002884:	2b00      	cmp	r3, #0
 8002886:	da02      	bge.n	800288e <I2C_Compute_SCLL_SCLH+0x18e>
            {
              error = -error;
 8002888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800288a:	425b      	negs	r3, r3
 800288c:	633b      	str	r3, [r7, #48]	@ 0x30
            }

            /* look for the timings with the lowest clock error */
            if ((uint32_t)error < prev_error)
 800288e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002890:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002892:	429a      	cmp	r2, r3
 8002894:	d917      	bls.n	80028c6 <I2C_Compute_SCLL_SCLH+0x1c6>
            {
              prev_error = (uint32_t)error;
 8002896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002898:	643b      	str	r3, [r7, #64]	@ 0x40
              I2c_valid_timing[count].scll = scll;
 800289a:	491b      	ldr	r1, [pc, #108]	@ (8002908 <I2C_Compute_SCLL_SCLH+0x208>)
 800289c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800289e:	4613      	mov	r3, r2
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	4413      	add	r3, r2
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	440b      	add	r3, r1
 80028a8:	3310      	adds	r3, #16
 80028aa:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80028ac:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[count].sclh = sclh;
 80028ae:	4916      	ldr	r1, [pc, #88]	@ (8002908 <I2C_Compute_SCLL_SCLH+0x208>)
 80028b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80028b2:	4613      	mov	r3, r2
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	4413      	add	r3, r2
 80028b8:	009b      	lsls	r3, r3, #2
 80028ba:	440b      	add	r3, r1
 80028bc:	330c      	adds	r3, #12
 80028be:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80028c0:	601a      	str	r2, [r3, #0]
              ret = count;
 80028c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028c4:	647b      	str	r3, [r7, #68]	@ 0x44
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 80028c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028c8:	3301      	adds	r3, #1
 80028ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80028cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028ce:	2bff      	cmp	r3, #255	@ 0xff
 80028d0:	d999      	bls.n	8002806 <I2C_Compute_SCLL_SCLH+0x106>
    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 80028d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028d4:	3301      	adds	r3, #1
 80028d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028da:	2bff      	cmp	r3, #255	@ 0xff
 80028dc:	f67f af6f 	bls.w	80027be <I2C_Compute_SCLL_SCLH+0xbe>
  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 80028e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028e2:	3301      	adds	r3, #1
 80028e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80028e6:	4b09      	ldr	r3, [pc, #36]	@ (800290c <I2C_Compute_SCLL_SCLH+0x20c>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80028ec:	429a      	cmp	r2, r3
 80028ee:	f4ff af56 	bcc.w	800279e <I2C_Compute_SCLL_SCLH+0x9e>
        }
      }
    }
  }

  return ret;
 80028f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	374c      	adds	r7, #76	@ 0x4c
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr
 8002900:	3b9aca00 	.word	0x3b9aca00
 8002904:	0800e9bc 	.word	0x0800e9bc
 8002908:	240002f8 	.word	0x240002f8
 800290c:	24000cf8 	.word	0x24000cf8

08002910 <I2C4_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  phi2c  I2C handler
  * @retval None
  */
static void I2C4_MspInit(I2C_HandleTypeDef *phi2c)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b08a      	sub	sp, #40	@ 0x28
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phi2c);

  /*** Configure the GPIOs ***/
  /* Enable SCL GPIO clock */
  BUS_I2C4_SCL_GPIO_CLK_ENABLE();
 8002918:	4b31      	ldr	r3, [pc, #196]	@ (80029e0 <I2C4_MspInit+0xd0>)
 800291a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800291e:	4a30      	ldr	r2, [pc, #192]	@ (80029e0 <I2C4_MspInit+0xd0>)
 8002920:	f043 0308 	orr.w	r3, r3, #8
 8002924:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002928:	4b2d      	ldr	r3, [pc, #180]	@ (80029e0 <I2C4_MspInit+0xd0>)
 800292a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800292e:	f003 0308 	and.w	r3, r3, #8
 8002932:	613b      	str	r3, [r7, #16]
 8002934:	693b      	ldr	r3, [r7, #16]
  /* Enable SDA GPIO clock */
  BUS_I2C4_SDA_GPIO_CLK_ENABLE();
 8002936:	4b2a      	ldr	r3, [pc, #168]	@ (80029e0 <I2C4_MspInit+0xd0>)
 8002938:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800293c:	4a28      	ldr	r2, [pc, #160]	@ (80029e0 <I2C4_MspInit+0xd0>)
 800293e:	f043 0308 	orr.w	r3, r3, #8
 8002942:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002946:	4b26      	ldr	r3, [pc, #152]	@ (80029e0 <I2C4_MspInit+0xd0>)
 8002948:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800294c:	f003 0308 	and.w	r3, r3, #8
 8002950:	60fb      	str	r3, [r7, #12]
 8002952:	68fb      	ldr	r3, [r7, #12]

  /* Configure I2C Tx as alternate function */
  gpio_init_structure.Pin       = BUS_I2C4_SCL_PIN;
 8002954:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002958:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_OD;
 800295a:	2312      	movs	r3, #18
 800295c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_NOPULL;
 800295e:	2300      	movs	r3, #0
 8002960:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8002962:	2302      	movs	r3, #2
 8002964:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = BUS_I2C4_SCL_AF;
 8002966:	2304      	movs	r3, #4
 8002968:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BUS_I2C4_SCL_GPIO_PORT, &gpio_init_structure);
 800296a:	f107 0314 	add.w	r3, r7, #20
 800296e:	4619      	mov	r1, r3
 8002970:	481c      	ldr	r0, [pc, #112]	@ (80029e4 <I2C4_MspInit+0xd4>)
 8002972:	f002 f9cb 	bl	8004d0c <HAL_GPIO_Init>

  /* Configure I2C Rx as alternate function */
  gpio_init_structure.Pin       = BUS_I2C4_SDA_PIN;
 8002976:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800297a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_OD;
 800297c:	2312      	movs	r3, #18
 800297e:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8002980:	2300      	movs	r3, #0
 8002982:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8002984:	2302      	movs	r3, #2
 8002986:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = BUS_I2C4_SDA_AF;
 8002988:	2304      	movs	r3, #4
 800298a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BUS_I2C4_SDA_GPIO_PORT, &gpio_init_structure);
 800298c:	f107 0314 	add.w	r3, r7, #20
 8002990:	4619      	mov	r1, r3
 8002992:	4814      	ldr	r0, [pc, #80]	@ (80029e4 <I2C4_MspInit+0xd4>)
 8002994:	f002 f9ba 	bl	8004d0c <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  BUS_I2C4_CLK_ENABLE();
 8002998:	4b11      	ldr	r3, [pc, #68]	@ (80029e0 <I2C4_MspInit+0xd0>)
 800299a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800299e:	4a10      	ldr	r2, [pc, #64]	@ (80029e0 <I2C4_MspInit+0xd0>)
 80029a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80029a4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80029a8:	4b0d      	ldr	r3, [pc, #52]	@ (80029e0 <I2C4_MspInit+0xd0>)
 80029aa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80029ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029b2:	60bb      	str	r3, [r7, #8]
 80029b4:	68bb      	ldr	r3, [r7, #8]

  /* Force the I2C peripheral clock reset */
  BUS_I2C4_FORCE_RESET();
 80029b6:	4b0a      	ldr	r3, [pc, #40]	@ (80029e0 <I2C4_MspInit+0xd0>)
 80029b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80029bc:	4a08      	ldr	r2, [pc, #32]	@ (80029e0 <I2C4_MspInit+0xd0>)
 80029be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80029c2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

  /* Release the I2C peripheral clock reset */
  BUS_I2C4_RELEASE_RESET();
 80029c6:	4b06      	ldr	r3, [pc, #24]	@ (80029e0 <I2C4_MspInit+0xd0>)
 80029c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80029cc:	4a04      	ldr	r2, [pc, #16]	@ (80029e0 <I2C4_MspInit+0xd0>)
 80029ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80029d2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
}
 80029d6:	bf00      	nop
 80029d8:	3728      	adds	r7, #40	@ 0x28
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	58024400 	.word	0x58024400
 80029e4:	58020c00 	.word	0x58020c00

080029e8 <I2C4_MspDeInit>:
  * @brief  DeInitializes I2C MSP.
  * @param  phi2c  I2C handler
  * @retval None
  */
static void I2C4_MspDeInit(I2C_HandleTypeDef *phi2c)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b088      	sub	sp, #32
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(phi2c);

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = BUS_I2C4_SCL_PIN;
 80029f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029f4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(BUS_I2C4_SCL_GPIO_PORT, gpio_init_structure.Pin );
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	4619      	mov	r1, r3
 80029fa:	480b      	ldr	r0, [pc, #44]	@ (8002a28 <I2C4_MspDeInit+0x40>)
 80029fc:	f002 fb36 	bl	800506c <HAL_GPIO_DeInit>
  gpio_init_structure.Pin = BUS_I2C4_SDA_PIN;
 8002a00:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002a04:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(BUS_I2C4_SDA_GPIO_PORT, gpio_init_structure.Pin);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	4619      	mov	r1, r3
 8002a0a:	4807      	ldr	r0, [pc, #28]	@ (8002a28 <I2C4_MspDeInit+0x40>)
 8002a0c:	f002 fb2e 	bl	800506c <HAL_GPIO_DeInit>

  /* Disable I2C clock */
  BUS_I2C4_CLK_DISABLE();
 8002a10:	4b06      	ldr	r3, [pc, #24]	@ (8002a2c <I2C4_MspDeInit+0x44>)
 8002a12:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002a16:	4a05      	ldr	r2, [pc, #20]	@ (8002a2c <I2C4_MspDeInit+0x44>)
 8002a18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a1c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
}
 8002a20:	bf00      	nop
 8002a22:	3720      	adds	r7, #32
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	58020c00 	.word	0x58020c00
 8002a2c:	58024400 	.word	0x58024400

08002a30 <I2C4_WriteReg>:
  * @param  pData      The target register value to be written
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C4_WriteReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b088      	sub	sp, #32
 8002a34:	af04      	add	r7, sp, #16
 8002a36:	607b      	str	r3, [r7, #4]
 8002a38:	4603      	mov	r3, r0
 8002a3a:	81fb      	strh	r3, [r7, #14]
 8002a3c:	460b      	mov	r3, r1
 8002a3e:	81bb      	strh	r3, [r7, #12]
 8002a40:	4613      	mov	r3, r2
 8002a42:	817b      	strh	r3, [r7, #10]
  if(HAL_I2C_Mem_Write(&hbus_i2c4, DevAddr, Reg, MemAddSize, pData, Length, 1000) == HAL_OK)
 8002a44:	8978      	ldrh	r0, [r7, #10]
 8002a46:	89ba      	ldrh	r2, [r7, #12]
 8002a48:	89f9      	ldrh	r1, [r7, #14]
 8002a4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a4e:	9302      	str	r3, [sp, #8]
 8002a50:	8b3b      	ldrh	r3, [r7, #24]
 8002a52:	9301      	str	r3, [sp, #4]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	9300      	str	r3, [sp, #0]
 8002a58:	4603      	mov	r3, r0
 8002a5a:	4807      	ldr	r0, [pc, #28]	@ (8002a78 <I2C4_WriteReg+0x48>)
 8002a5c:	f002 fd16 	bl	800548c <HAL_I2C_Mem_Write>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d101      	bne.n	8002a6a <I2C4_WriteReg+0x3a>
  {
    return BSP_ERROR_NONE;
 8002a66:	2300      	movs	r3, #0
 8002a68:	e001      	b.n	8002a6e <I2C4_WriteReg+0x3e>
  }

  return BSP_ERROR_BUS_FAILURE;
 8002a6a:	f06f 0307 	mvn.w	r3, #7
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3710      	adds	r7, #16
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	24000cfc 	.word	0x24000cfc

08002a7c <I2C4_ReadReg>:
  * @param  pData      The target register value to be read
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C4_ReadReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b088      	sub	sp, #32
 8002a80:	af04      	add	r7, sp, #16
 8002a82:	607b      	str	r3, [r7, #4]
 8002a84:	4603      	mov	r3, r0
 8002a86:	81fb      	strh	r3, [r7, #14]
 8002a88:	460b      	mov	r3, r1
 8002a8a:	81bb      	strh	r3, [r7, #12]
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	817b      	strh	r3, [r7, #10]
  if (HAL_I2C_Mem_Read(&hbus_i2c4, DevAddr, Reg, MemAddSize, pData, Length, 1000) == HAL_OK)
 8002a90:	8978      	ldrh	r0, [r7, #10]
 8002a92:	89ba      	ldrh	r2, [r7, #12]
 8002a94:	89f9      	ldrh	r1, [r7, #14]
 8002a96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a9a:	9302      	str	r3, [sp, #8]
 8002a9c:	8b3b      	ldrh	r3, [r7, #24]
 8002a9e:	9301      	str	r3, [sp, #4]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	9300      	str	r3, [sp, #0]
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	4807      	ldr	r0, [pc, #28]	@ (8002ac4 <I2C4_ReadReg+0x48>)
 8002aa8:	f002 fe04 	bl	80056b4 <HAL_I2C_Mem_Read>
 8002aac:	4603      	mov	r3, r0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d101      	bne.n	8002ab6 <I2C4_ReadReg+0x3a>
  {
    return BSP_ERROR_NONE;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	e001      	b.n	8002aba <I2C4_ReadReg+0x3e>
  }

  return BSP_ERROR_BUS_FAILURE;
 8002ab6:	f06f 0307 	mvn.w	r3, #7
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	24000cfc 	.word	0x24000cfc

08002ac8 <BSP_LCD_Init>:
  * @param  Instance    LCD Instance
  * @param  Orientation LCD_ORIENTATION_LANDSCAPE
  * @retval BSP status
  */
int32_t BSP_LCD_Init(uint32_t Instance, uint32_t Orientation)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af02      	add	r7, sp, #8
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	6039      	str	r1, [r7, #0]
  return BSP_LCD_InitEx(Instance, Orientation, LTDC_PIXEL_FORMAT_ARGB8888, LCD_DEFAULT_WIDTH, LCD_DEFAULT_HEIGHT);
 8002ad2:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8002ad6:	9300      	str	r3, [sp, #0]
 8002ad8:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8002adc:	2200      	movs	r2, #0
 8002ade:	6839      	ldr	r1, [r7, #0]
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f000 f805 	bl	8002af0 <BSP_LCD_InitEx>
 8002ae6:	4603      	mov	r3, r0
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3708      	adds	r7, #8
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <BSP_LCD_InitEx>:
  * @param  Width       Display width
  * @param  Height      Display height
  * @retval BSP status
  */
int32_t BSP_LCD_InitEx(uint32_t Instance, uint32_t Orientation, uint32_t PixelFormat, uint32_t Width, uint32_t Height)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b09e      	sub	sp, #120	@ 0x78
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	60b9      	str	r1, [r7, #8]
 8002afa:	607a      	str	r2, [r7, #4]
 8002afc:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8002afe:	2300      	movs	r3, #0
 8002b00:	677b      	str	r3, [r7, #116]	@ 0x74
  uint32_t ltdc_pixel_format;
  uint32_t ft5336_id = 0;
 8002b02:	2300      	movs	r3, #0
 8002b04:	66fb      	str	r3, [r7, #108]	@ 0x6c
  FT5336_Object_t ts_comp_obj;
  FT5336_IO_t     io_comp_ctx;
  MX_LTDC_LayerConfig_t config;

  if((Orientation > LCD_ORIENTATION_LANDSCAPE) || (Instance >= LCD_INSTANCES_NBR) || \
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d808      	bhi.n	8002b1e <BSP_LCD_InitEx+0x2e>
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d105      	bne.n	8002b1e <BSP_LCD_InitEx+0x2e>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d006      	beq.n	8002b26 <BSP_LCD_InitEx+0x36>
     ((PixelFormat != LCD_PIXEL_FORMAT_RGB565) && (PixelFormat != LTDC_PIXEL_FORMAT_ARGB8888)))
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d003      	beq.n	8002b26 <BSP_LCD_InitEx+0x36>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002b1e:	f06f 0301 	mvn.w	r3, #1
 8002b22:	677b      	str	r3, [r7, #116]	@ 0x74
 8002b24:	e0a8      	b.n	8002c78 <BSP_LCD_InitEx+0x188>
  }
  else
  {
    if(PixelFormat == LCD_PIXEL_FORMAT_RGB565)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d109      	bne.n	8002b40 <BSP_LCD_InitEx+0x50>
    {
      ltdc_pixel_format = LTDC_PIXEL_FORMAT_RGB565;
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	673b      	str	r3, [r7, #112]	@ 0x70
      Lcd_Ctx[Instance].BppFactor = 2U;
 8002b30:	4a54      	ldr	r2, [pc, #336]	@ (8002c84 <BSP_LCD_InitEx+0x194>)
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	015b      	lsls	r3, r3, #5
 8002b36:	4413      	add	r3, r2
 8002b38:	3310      	adds	r3, #16
 8002b3a:	2202      	movs	r2, #2
 8002b3c:	601a      	str	r2, [r3, #0]
 8002b3e:	e008      	b.n	8002b52 <BSP_LCD_InitEx+0x62>
    }
    else /* LCD_PIXEL_FORMAT_RGB888 */
    {
      ltdc_pixel_format = LTDC_PIXEL_FORMAT_ARGB8888;
 8002b40:	2300      	movs	r3, #0
 8002b42:	673b      	str	r3, [r7, #112]	@ 0x70
      Lcd_Ctx[Instance].BppFactor = 4U;
 8002b44:	4a4f      	ldr	r2, [pc, #316]	@ (8002c84 <BSP_LCD_InitEx+0x194>)
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	015b      	lsls	r3, r3, #5
 8002b4a:	4413      	add	r3, r2
 8002b4c:	3310      	adds	r3, #16
 8002b4e:	2204      	movs	r2, #4
 8002b50:	601a      	str	r2, [r3, #0]
    }

    /* Store pixel format, xsize and ysize information */
    Lcd_Ctx[Instance].PixelFormat = PixelFormat;
 8002b52:	4a4c      	ldr	r2, [pc, #304]	@ (8002c84 <BSP_LCD_InitEx+0x194>)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	015b      	lsls	r3, r3, #5
 8002b58:	4413      	add	r3, r2
 8002b5a:	330c      	adds	r3, #12
 8002b5c:	687a      	ldr	r2, [r7, #4]
 8002b5e:	601a      	str	r2, [r3, #0]
    Lcd_Ctx[Instance].XSize  = Width;
 8002b60:	4a48      	ldr	r2, [pc, #288]	@ (8002c84 <BSP_LCD_InitEx+0x194>)
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	015b      	lsls	r3, r3, #5
 8002b66:	4413      	add	r3, r2
 8002b68:	683a      	ldr	r2, [r7, #0]
 8002b6a:	601a      	str	r2, [r3, #0]
    Lcd_Ctx[Instance].YSize  = Height;
 8002b6c:	4a45      	ldr	r2, [pc, #276]	@ (8002c84 <BSP_LCD_InitEx+0x194>)
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	015b      	lsls	r3, r3, #5
 8002b72:	4413      	add	r3, r2
 8002b74:	3304      	adds	r3, #4
 8002b76:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002b7a:	601a      	str	r2, [r3, #0]

    /* Initializes peripherals instance value */
    hlcd_ltdc.Instance = LTDC;
 8002b7c:	4b42      	ldr	r3, [pc, #264]	@ (8002c88 <BSP_LCD_InitEx+0x198>)
 8002b7e:	4a43      	ldr	r2, [pc, #268]	@ (8002c8c <BSP_LCD_InitEx+0x19c>)
 8002b80:	601a      	str	r2, [r3, #0]
    hlcd_dma2d.Instance = DMA2D;
 8002b82:	4b43      	ldr	r3, [pc, #268]	@ (8002c90 <BSP_LCD_InitEx+0x1a0>)
 8002b84:	4a43      	ldr	r2, [pc, #268]	@ (8002c94 <BSP_LCD_InitEx+0x1a4>)
 8002b86:	601a      	str	r2, [r3, #0]
      {
        return BSP_ERROR_PERIPH_FAILURE;
      }
    }
#else
    LTDC_MspInit(&hlcd_ltdc);
 8002b88:	483f      	ldr	r0, [pc, #252]	@ (8002c88 <BSP_LCD_InitEx+0x198>)
 8002b8a:	f000 fd1b 	bl	80035c4 <LTDC_MspInit>
#endif

    DMA2D_MspInit(&hlcd_dma2d);
 8002b8e:	4840      	ldr	r0, [pc, #256]	@ (8002c90 <BSP_LCD_InitEx+0x1a0>)
 8002b90:	f000 fde4 	bl	800375c <DMA2D_MspInit>

      io_comp_ctx.Init    = BSP_I2C4_Init;
 8002b94:	4b40      	ldr	r3, [pc, #256]	@ (8002c98 <BSP_LCD_InitEx+0x1a8>)
 8002b96:	62fb      	str	r3, [r7, #44]	@ 0x2c
      io_comp_ctx.ReadReg = BSP_I2C4_ReadReg;
 8002b98:	4b40      	ldr	r3, [pc, #256]	@ (8002c9c <BSP_LCD_InitEx+0x1ac>)
 8002b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      io_comp_ctx.Address = TS_I2C_ADDRESS;
 8002b9c:	2370      	movs	r3, #112	@ 0x70
 8002b9e:	86bb      	strh	r3, [r7, #52]	@ 0x34
      if(FT5336_RegisterBusIO(&ts_comp_obj, &io_comp_ctx) < 0)
 8002ba0:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8002ba4:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002ba8:	4611      	mov	r1, r2
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7fd fbf0 	bl	8000390 <FT5336_RegisterBusIO>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	da03      	bge.n	8002bbe <BSP_LCD_InitEx+0xce>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8002bb6:	f06f 0304 	mvn.w	r3, #4
 8002bba:	677b      	str	r3, [r7, #116]	@ 0x74
 8002bbc:	e02b      	b.n	8002c16 <BSP_LCD_InitEx+0x126>
      }
      else if(FT5336_ReadID(&ts_comp_obj, &ft5336_id) < 0)
 8002bbe:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 8002bc2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002bc6:	4611      	mov	r1, r2
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7fd fcdb 	bl	8000584 <FT5336_ReadID>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	da03      	bge.n	8002bdc <BSP_LCD_InitEx+0xec>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8002bd4:	f06f 0304 	mvn.w	r3, #4
 8002bd8:	677b      	str	r3, [r7, #116]	@ 0x74
 8002bda:	e01c      	b.n	8002c16 <BSP_LCD_InitEx+0x126>
      }
      else if(ft5336_id != FT5336_ID)
 8002bdc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002bde:	2b51      	cmp	r3, #81	@ 0x51
 8002be0:	d003      	beq.n	8002bea <BSP_LCD_InitEx+0xfa>
      {
        ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8002be2:	f06f 0306 	mvn.w	r3, #6
 8002be6:	677b      	str	r3, [r7, #116]	@ 0x74
 8002be8:	e015      	b.n	8002c16 <BSP_LCD_InitEx+0x126>
      }
    else if(MX_LTDC_ClockConfig(&hlcd_ltdc) != HAL_OK)
 8002bea:	4827      	ldr	r0, [pc, #156]	@ (8002c88 <BSP_LCD_InitEx+0x198>)
 8002bec:	f000 f8e8 	bl	8002dc0 <MX_LTDC_ClockConfig>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d003      	beq.n	8002bfe <BSP_LCD_InitEx+0x10e>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002bf6:	f06f 0303 	mvn.w	r3, #3
 8002bfa:	677b      	str	r3, [r7, #116]	@ 0x74
 8002bfc:	e00b      	b.n	8002c16 <BSP_LCD_InitEx+0x126>
    }
    else
    {
    if(MX_LTDC_Init(&hlcd_ltdc, Width, Height) != HAL_OK)
 8002bfe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002c02:	6839      	ldr	r1, [r7, #0]
 8002c04:	4820      	ldr	r0, [pc, #128]	@ (8002c88 <BSP_LCD_InitEx+0x198>)
 8002c06:	f000 f84d 	bl	8002ca4 <MX_LTDC_Init>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d002      	beq.n	8002c16 <BSP_LCD_InitEx+0x126>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002c10:	f06f 0303 	mvn.w	r3, #3
 8002c14:	677b      	str	r3, [r7, #116]	@ 0x74
    }
    }

    if(ret == BSP_ERROR_NONE)
 8002c16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d12d      	bne.n	8002c78 <BSP_LCD_InitEx+0x188>
    {
      /* Before configuring LTDC layer, ensure SDRAM is initialized */
#if !defined(DATA_IN_ExtSDRAM)
      /* Initialize the SDRAM */
      if(BSP_SDRAM_Init(0) != BSP_ERROR_NONE)
 8002c1c:	2000      	movs	r0, #0
 8002c1e:	f000 fe2f 	bl	8003880 <BSP_SDRAM_Init>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d002      	beq.n	8002c2e <BSP_LCD_InitEx+0x13e>
      {
        return BSP_ERROR_PERIPH_FAILURE;
 8002c28:	f06f 0303 	mvn.w	r3, #3
 8002c2c:	e025      	b.n	8002c7a <BSP_LCD_InitEx+0x18a>
      }
#endif /* DATA_IN_ExtSDRAM */

      /* Configure default LTDC Layer 0. This configuration can be override by calling
      BSP_LCD_ConfigLayer() at application level */
      config.X0          = 0;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	617b      	str	r3, [r7, #20]
      config.X1          = Width;
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	61bb      	str	r3, [r7, #24]
      config.Y0          = 0;
 8002c36:	2300      	movs	r3, #0
 8002c38:	61fb      	str	r3, [r7, #28]
      config.Y1          = Height;
 8002c3a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002c3e:	623b      	str	r3, [r7, #32]
      config.PixelFormat = ltdc_pixel_format;
 8002c40:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002c42:	627b      	str	r3, [r7, #36]	@ 0x24
      config.Address     = LCD_LAYER_0_ADDRESS;
 8002c44:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
 8002c48:	62bb      	str	r3, [r7, #40]	@ 0x28
      if(MX_LTDC_ConfigLayer(&hlcd_ltdc, 0, &config) != HAL_OK)
 8002c4a:	f107 0314 	add.w	r3, r7, #20
 8002c4e:	461a      	mov	r2, r3
 8002c50:	2100      	movs	r1, #0
 8002c52:	480d      	ldr	r0, [pc, #52]	@ (8002c88 <BSP_LCD_InitEx+0x198>)
 8002c54:	f000 f872 	bl	8002d3c <MX_LTDC_ConfigLayer>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d002      	beq.n	8002c64 <BSP_LCD_InitEx+0x174>
      {
        ret = BSP_ERROR_PERIPH_FAILURE;
 8002c5e:	f06f 0303 	mvn.w	r3, #3
 8002c62:	677b      	str	r3, [r7, #116]	@ 0x74
      }

      /* Initialize TIM in PWM mode to control brightness */
      TIMx_PWM_Init(&hlcd_tim);
 8002c64:	480e      	ldr	r0, [pc, #56]	@ (8002ca0 <BSP_LCD_InitEx+0x1b0>)
 8002c66:	f000 fde1 	bl	800382c <TIMx_PWM_Init>

      /* By default the reload is activated and executed immediately */
      Lcd_Ctx[Instance].ReloadEnable = 1U;
 8002c6a:	4a06      	ldr	r2, [pc, #24]	@ (8002c84 <BSP_LCD_InitEx+0x194>)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	015b      	lsls	r3, r3, #5
 8002c70:	4413      	add	r3, r2
 8002c72:	3318      	adds	r3, #24
 8002c74:	2201      	movs	r2, #1
 8002c76:	601a      	str	r2, [r3, #0]
    }
  }

  return ret;
 8002c78:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3778      	adds	r7, #120	@ 0x78
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	24000eac 	.word	0x24000eac
 8002c88:	24000e04 	.word	0x24000e04
 8002c8c:	50001000 	.word	0x50001000
 8002c90:	24000d9c 	.word	0x24000d9c
 8002c94:	52001000 	.word	0x52001000
 8002c98:	0800221d 	.word	0x0800221d
 8002c9c:	080023b9 	.word	0x080023b9
 8002ca0:	24000d50 	.word	0x24000d50

08002ca4 <MX_LTDC_Init>:
  * @param  Width  LTDC width
  * @param  Height LTDC height
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_LTDC_Init(LTDC_HandleTypeDef *hltdc, uint32_t Width, uint32_t Height)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	60b9      	str	r1, [r7, #8]
 8002cae:	607a      	str	r2, [r7, #4]
  hltdc->Instance = LTDC;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	4a21      	ldr	r2, [pc, #132]	@ (8002d38 <MX_LTDC_Init+0x94>)
 8002cb4:	601a      	str	r2, [r3, #0]
  hltdc->Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	605a      	str	r2, [r3, #4]
  hltdc->Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	609a      	str	r2, [r3, #8]
  hltdc->Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	60da      	str	r2, [r3, #12]
  hltdc->Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	611a      	str	r2, [r3, #16]

  hltdc->Init.HorizontalSync     = RK043FN48H_HSYNC - 1U;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2228      	movs	r2, #40	@ 0x28
 8002cd2:	615a      	str	r2, [r3, #20]
  hltdc->Init.AccumulatedHBP     = (RK043FN48H_HSYNC + (RK043FN48H_HBP - 11U) - 1U);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	222a      	movs	r2, #42	@ 0x2a
 8002cd8:	61da      	str	r2, [r3, #28]
  hltdc->Init.AccumulatedActiveW = RK043FN48H_HSYNC + Width + RK043FN48H_HBP - 1U;
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	f103 0235 	add.w	r2, r3, #53	@ 0x35
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc->Init.TotalWidth         = RK043FN48H_HSYNC + Width + (RK043FN48H_HBP - 11U) + RK043FN48H_HFP - 1U;
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	f103 024a 	add.w	r2, r3, #74	@ 0x4a
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Init.VerticalSync       = RK043FN48H_VSYNC - 1U;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2209      	movs	r2, #9
 8002cf2:	619a      	str	r2, [r3, #24]
  hltdc->Init.AccumulatedVBP     = RK043FN48H_VSYNC + RK043FN48H_VBP - 1U;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	220b      	movs	r2, #11
 8002cf8:	621a      	str	r2, [r3, #32]
  hltdc->Init.AccumulatedActiveH = RK043FN48H_VSYNC + Height + RK043FN48H_VBP - 1U;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	f103 020b 	add.w	r2, r3, #11
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc->Init.TotalHeigh         = RK043FN48H_VSYNC + Height + RK043FN48H_VBP + RK043FN48H_VFP - 1U;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f103 020d 	add.w	r2, r3, #13
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	631a      	str	r2, [r3, #48]	@ 0x30

  hltdc->Init.Backcolor.Blue  = 0xFF;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	22ff      	movs	r2, #255	@ 0xff
 8002d12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc->Init.Backcolor.Green = 0xFF;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	22ff      	movs	r2, #255	@ 0xff
 8002d1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc->Init.Backcolor.Red   = 0xFF;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	22ff      	movs	r2, #255	@ 0xff
 8002d22:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  return HAL_LTDC_Init(hltdc);
 8002d26:	68f8      	ldr	r0, [r7, #12]
 8002d28:	f003 f948 	bl	8005fbc <HAL_LTDC_Init>
 8002d2c:	4603      	mov	r3, r0
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3710      	adds	r7, #16
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	50001000 	.word	0x50001000

08002d3c <MX_LTDC_ConfigLayer>:
  * @param  LayerIndex Layer 0 or 1
  * @param  Config     Layer configuration
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, uint32_t LayerIndex, MX_LTDC_LayerConfig_t *Config)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b092      	sub	sp, #72	@ 0x48
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	60f8      	str	r0, [r7, #12]
 8002d44:	60b9      	str	r1, [r7, #8]
 8002d46:	607a      	str	r2, [r7, #4]
  LTDC_LayerCfgTypeDef pLayerCfg;

  pLayerCfg.WindowX0 = Config->X0;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	617b      	str	r3, [r7, #20]
  pLayerCfg.WindowX1 = Config->X1;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	61bb      	str	r3, [r7, #24]
  pLayerCfg.WindowY0 = Config->Y0;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	61fb      	str	r3, [r7, #28]
  pLayerCfg.WindowY1 = Config->Y1;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	623b      	str	r3, [r7, #32]
  pLayerCfg.PixelFormat = Config->PixelFormat;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	691b      	ldr	r3, [r3, #16]
 8002d64:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.Alpha = 255;
 8002d66:	23ff      	movs	r3, #255	@ 0xff
 8002d68:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.Alpha0 = 0;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002d6e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002d72:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002d74:	2307      	movs	r3, #7
 8002d76:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.FBStartAdress = Config->Address;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	695b      	ldr	r3, [r3, #20]
 8002d7c:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.ImageWidth = (Config->X1 - Config->X0);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685a      	ldr	r2, [r3, #4]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.ImageHeight = (Config->Y1 - Config->Y0);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	68da      	ldr	r2, [r3, #12]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	1ad3      	subs	r3, r2, r3
 8002d94:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.Backcolor.Blue = 0;
 8002d96:	2300      	movs	r3, #0
 8002d98:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  pLayerCfg.Backcolor.Green = 0;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  pLayerCfg.Backcolor.Red = 0;
 8002da2:	2300      	movs	r3, #0
 8002da4:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  return HAL_LTDC_ConfigLayer(hltdc, &pLayerCfg, LayerIndex);
 8002da8:	f107 0314 	add.w	r3, r7, #20
 8002dac:	68ba      	ldr	r2, [r7, #8]
 8002dae:	4619      	mov	r1, r3
 8002db0:	68f8      	ldr	r0, [r7, #12]
 8002db2:	f003 f9dd 	bl	8006170 <HAL_LTDC_ConfigLayer>
 8002db6:	4603      	mov	r3, r0
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3748      	adds	r7, #72	@ 0x48
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}

08002dc0 <MX_LTDC_ClockConfig>:
  * @param  hltdc  LTDC Handle
  *         Being __weak it can be overwritten by the application
  * @retval HAL_status
  */
__weak HAL_StatusTypeDef MX_LTDC_ClockConfig(LTDC_HandleTypeDef *hltdc)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b0b2      	sub	sp, #200	@ 0xc8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  /* LCD clock configuration */
  /* PLL3_VCO Input = HSE_VALUE/PLL3M = 5 Mhz */
  /* PLL3_VCO Output = PLL3_VCO Input * PLL3N = 800 Mhz */
  /* PLLLCDCLK = PLL3_VCO Output/PLL3R = 800/83 = 9.63 Mhz */
  /* LTDC clock frequency = PLLLCDCLK = 9.63 Mhz */
  PeriphClkInitStruct.PeriphClockSelection   = RCC_PERIPHCLK_LTDC;
 8002dc8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002dcc:	f04f 0300 	mov.w	r3, #0
 8002dd0:	e9c7 2302 	strd	r2, r3, [r7, #8]
  PeriphClkInitStruct.PLL3.PLL3M = 5;
 8002dd4:	2305      	movs	r3, #5
 8002dd6:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.PLL3.PLL3N = 160;
 8002dd8:	23a0      	movs	r3, #160	@ 0xa0
 8002dda:	637b      	str	r3, [r7, #52]	@ 0x34
  PeriphClkInitStruct.PLL3.PLL3P = 2;
 8002ddc:	2302      	movs	r3, #2
 8002dde:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3Q = 2;
 8002de0:	2302      	movs	r3, #2
 8002de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.PLL3.PLL3R = 83;
 8002de4:	2353      	movs	r3, #83	@ 0x53
 8002de6:	643b      	str	r3, [r7, #64]	@ 0x40
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = 0;
 8002de8:	2300      	movs	r3, #0
 8002dea:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8002dec:	2300      	movs	r3, #0
 8002dee:	64fb      	str	r3, [r7, #76]	@ 0x4c

  return HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8002df0:	f107 0308 	add.w	r3, r7, #8
 8002df4:	4618      	mov	r0, r3
 8002df6:	f004 fd31 	bl	800785c <HAL_RCCEx_PeriphCLKConfig>
 8002dfa:	4603      	mov	r3, r0
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	37c8      	adds	r7, #200	@ 0xc8
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}

08002e04 <BSP_LCD_GetPixelFormat>:
  * @param  Instance    LCD Instance
  * @param  PixelFormat Active LCD Pixel Format
  * @retval BSP status
  */
int32_t BSP_LCD_GetPixelFormat(uint32_t Instance, uint32_t *PixelFormat)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b085      	sub	sp, #20
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d003      	beq.n	8002e20 <BSP_LCD_GetPixelFormat+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002e18:	f06f 0301 	mvn.w	r3, #1
 8002e1c:	60fb      	str	r3, [r7, #12]
 8002e1e:	e007      	b.n	8002e30 <BSP_LCD_GetPixelFormat+0x2c>
  }
  else
  {
    /* Only RGB565 format is supported */
    *PixelFormat = Lcd_Ctx[Instance].PixelFormat;
 8002e20:	4a07      	ldr	r2, [pc, #28]	@ (8002e40 <BSP_LCD_GetPixelFormat+0x3c>)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	015b      	lsls	r3, r3, #5
 8002e26:	4413      	add	r3, r2
 8002e28:	330c      	adds	r3, #12
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	601a      	str	r2, [r3, #0]
  }

  return ret;
 8002e30:	68fb      	ldr	r3, [r7, #12]
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3714      	adds	r7, #20
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	24000eac 	.word	0x24000eac

08002e44 <BSP_LCD_SetActiveLayer>:
  * @param  Instance    LCD Instance
  * @param  LayerIndex  LCD layer index
  * @retval BSP status
  */
int32_t BSP_LCD_SetActiveLayer(uint32_t Instance, uint32_t LayerIndex)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d003      	beq.n	8002e60 <BSP_LCD_SetActiveLayer+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002e58:	f06f 0301 	mvn.w	r3, #1
 8002e5c:	60fb      	str	r3, [r7, #12]
 8002e5e:	e006      	b.n	8002e6e <BSP_LCD_SetActiveLayer+0x2a>
  }
  else
  {
    Lcd_Ctx[Instance].ActiveLayer = LayerIndex;
 8002e60:	4a06      	ldr	r2, [pc, #24]	@ (8002e7c <BSP_LCD_SetActiveLayer+0x38>)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	015b      	lsls	r3, r3, #5
 8002e66:	4413      	add	r3, r2
 8002e68:	3308      	adds	r3, #8
 8002e6a:	683a      	ldr	r2, [r7, #0]
 8002e6c:	601a      	str	r2, [r3, #0]
  }

  return ret;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3714      	adds	r7, #20
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr
 8002e7c:	24000eac 	.word	0x24000eac

08002e80 <BSP_LCD_GetXSize>:
  * @param  Instance  LCD Instance
  * @param  XSize     LCD width
  * @retval BSP status
  */
int32_t BSP_LCD_GetXSize(uint32_t Instance, uint32_t *XSize)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b085      	sub	sp, #20
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d003      	beq.n	8002e9c <BSP_LCD_GetXSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002e94:	f06f 0301 	mvn.w	r3, #1
 8002e98:	60fb      	str	r3, [r7, #12]
 8002e9a:	e006      	b.n	8002eaa <BSP_LCD_GetXSize+0x2a>
  }
  else
  {
    *XSize = Lcd_Ctx[Instance].XSize;
 8002e9c:	4a06      	ldr	r2, [pc, #24]	@ (8002eb8 <BSP_LCD_GetXSize+0x38>)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	015b      	lsls	r3, r3, #5
 8002ea2:	4413      	add	r3, r2
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	601a      	str	r2, [r3, #0]
  }

  return ret;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3714      	adds	r7, #20
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr
 8002eb8:	24000eac 	.word	0x24000eac

08002ebc <BSP_LCD_GetYSize>:
  * @param  Instance  LCD Instance
  * @param  YSize     LCD Height
  * @retval BSP status
  */
int32_t BSP_LCD_GetYSize(uint32_t Instance, uint32_t *YSize)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b085      	sub	sp, #20
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d003      	beq.n	8002ed8 <BSP_LCD_GetYSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002ed0:	f06f 0301 	mvn.w	r3, #1
 8002ed4:	60fb      	str	r3, [r7, #12]
 8002ed6:	e007      	b.n	8002ee8 <BSP_LCD_GetYSize+0x2c>
  }
  else
  {
    *YSize = Lcd_Ctx[Instance].YSize;
 8002ed8:	4a07      	ldr	r2, [pc, #28]	@ (8002ef8 <BSP_LCD_GetYSize+0x3c>)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	015b      	lsls	r3, r3, #5
 8002ede:	4413      	add	r3, r2
 8002ee0:	3304      	adds	r3, #4
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	601a      	str	r2, [r3, #0]
  }

  return ret;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3714      	adds	r7, #20
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	24000eac 	.word	0x24000eac

08002efc <BSP_LCD_DrawBitmap>:
  * @param  Ypos Bmp Y position in the LCD
  * @param  pBmp Pointer to Bmp picture address in the internal Flash.
  * @retval BSP status
  */
int32_t BSP_LCD_DrawBitmap(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b08e      	sub	sp, #56	@ 0x38
 8002f00:	af02      	add	r7, sp, #8
 8002f02:	60f8      	str	r0, [r7, #12]
 8002f04:	60b9      	str	r1, [r7, #8]
 8002f06:	607a      	str	r2, [r7, #4]
 8002f08:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	61fb      	str	r3, [r7, #28]
  uint32_t Address;
  uint32_t input_color_mode;
  uint8_t *pbmp;

  /* Get bitmap data address offset */
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	330a      	adds	r3, #10
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	461a      	mov	r2, r3
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	330b      	adds	r3, #11
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	021b      	lsls	r3, r3, #8
 8002f1e:	441a      	add	r2, r3
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	330c      	adds	r3, #12
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	041b      	lsls	r3, r3, #16
 8002f28:	441a      	add	r2, r3
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	330d      	adds	r3, #13
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	061b      	lsls	r3, r3, #24
 8002f32:	4413      	add	r3, r2
 8002f34:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Read bitmap width */
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	3312      	adds	r3, #18
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	3313      	adds	r3, #19
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	021b      	lsls	r3, r3, #8
 8002f46:	441a      	add	r2, r3
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	3314      	adds	r3, #20
 8002f4c:	781b      	ldrb	r3, [r3, #0]
 8002f4e:	041b      	lsls	r3, r3, #16
 8002f50:	441a      	add	r2, r3
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	3315      	adds	r3, #21
 8002f56:	781b      	ldrb	r3, [r3, #0]
 8002f58:	061b      	lsls	r3, r3, #24
 8002f5a:	4413      	add	r3, r2
 8002f5c:	61bb      	str	r3, [r7, #24]

  /* Read bitmap height */
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	3316      	adds	r3, #22
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	461a      	mov	r2, r3
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	3317      	adds	r3, #23
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	021b      	lsls	r3, r3, #8
 8002f6e:	441a      	add	r2, r3
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	3318      	adds	r3, #24
 8002f74:	781b      	ldrb	r3, [r3, #0]
 8002f76:	041b      	lsls	r3, r3, #16
 8002f78:	441a      	add	r2, r3
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	3319      	adds	r3, #25
 8002f7e:	781b      	ldrb	r3, [r3, #0]
 8002f80:	061b      	lsls	r3, r3, #24
 8002f82:	4413      	add	r3, r2
 8002f84:	617b      	str	r3, [r7, #20]

  /* Read bit/pixel */
  bit_pixel = (uint32_t)pBmp[28] + ((uint32_t)pBmp[29] << 8);
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	331c      	adds	r3, #28
 8002f8a:	781b      	ldrb	r3, [r3, #0]
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	331d      	adds	r3, #29
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	021b      	lsls	r3, r3, #8
 8002f96:	4413      	add	r3, r2
 8002f98:	613b      	str	r3, [r7, #16]

  /* Set the address */
  Address = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (((Lcd_Ctx[Instance].XSize*Ypos) + Xpos)*Lcd_Ctx[Instance].BppFactor);
 8002f9a:	4a37      	ldr	r2, [pc, #220]	@ (8003078 <BSP_LCD_DrawBitmap+0x17c>)
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	015b      	lsls	r3, r3, #5
 8002fa0:	4413      	add	r3, r2
 8002fa2:	3308      	adds	r3, #8
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a35      	ldr	r2, [pc, #212]	@ (800307c <BSP_LCD_DrawBitmap+0x180>)
 8002fa8:	2134      	movs	r1, #52	@ 0x34
 8002faa:	fb01 f303 	mul.w	r3, r1, r3
 8002fae:	4413      	add	r3, r2
 8002fb0:	335c      	adds	r3, #92	@ 0x5c
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	4930      	ldr	r1, [pc, #192]	@ (8003078 <BSP_LCD_DrawBitmap+0x17c>)
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	015b      	lsls	r3, r3, #5
 8002fba:	440b      	add	r3, r1
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	6879      	ldr	r1, [r7, #4]
 8002fc0:	fb03 f101 	mul.w	r1, r3, r1
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	440b      	add	r3, r1
 8002fc8:	482b      	ldr	r0, [pc, #172]	@ (8003078 <BSP_LCD_DrawBitmap+0x17c>)
 8002fca:	68f9      	ldr	r1, [r7, #12]
 8002fcc:	0149      	lsls	r1, r1, #5
 8002fce:	4401      	add	r1, r0
 8002fd0:	3110      	adds	r1, #16
 8002fd2:	6809      	ldr	r1, [r1, #0]
 8002fd4:	fb01 f303 	mul.w	r3, r1, r3
 8002fd8:	4413      	add	r3, r2
 8002fda:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Get the layer pixel format */
  if ((bit_pixel/8U) == 4U)
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	3b20      	subs	r3, #32
 8002fe0:	2b07      	cmp	r3, #7
 8002fe2:	d802      	bhi.n	8002fea <BSP_LCD_DrawBitmap+0xee>
  {
    input_color_mode = DMA2D_INPUT_ARGB8888;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fe8:	e008      	b.n	8002ffc <BSP_LCD_DrawBitmap+0x100>
  }
  else if ((bit_pixel/8U) == 2U)
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	3b10      	subs	r3, #16
 8002fee:	2b07      	cmp	r3, #7
 8002ff0:	d802      	bhi.n	8002ff8 <BSP_LCD_DrawBitmap+0xfc>
  {
    input_color_mode = DMA2D_INPUT_RGB565;
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ff6:	e001      	b.n	8002ffc <BSP_LCD_DrawBitmap+0x100>
  }
  else
  {
    input_color_mode = DMA2D_INPUT_RGB888;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Bypass the bitmap header */
  pbmp = pBmp + (index + (width * (height - 1U) * (bit_pixel/8U)));
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	3b01      	subs	r3, #1
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	fb02 f303 	mul.w	r3, r2, r3
 8003006:	693a      	ldr	r2, [r7, #16]
 8003008:	08d2      	lsrs	r2, r2, #3
 800300a:	fb03 f202 	mul.w	r2, r3, r2
 800300e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003010:	4413      	add	r3, r2
 8003012:	683a      	ldr	r2, [r7, #0]
 8003014:	4413      	add	r3, r2
 8003016:	623b      	str	r3, [r7, #32]

  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 8003018:	2300      	movs	r3, #0
 800301a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800301c:	e023      	b.n	8003066 <BSP_LCD_DrawBitmap+0x16a>
  {
    /* Pixel format conversion */
    LL_ConvertLineToRGB(Instance, (uint32_t *)pbmp, (uint32_t *)Address, width, input_color_mode);
 800301e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003022:	9300      	str	r3, [sp, #0]
 8003024:	69bb      	ldr	r3, [r7, #24]
 8003026:	6a39      	ldr	r1, [r7, #32]
 8003028:	68f8      	ldr	r0, [r7, #12]
 800302a:	f000 fa77 	bl	800351c <LL_ConvertLineToRGB>

    /* Increment the source and destination buffers */
    Address+=  (Lcd_Ctx[Instance].XSize * Lcd_Ctx[Instance].BppFactor);
 800302e:	4a12      	ldr	r2, [pc, #72]	@ (8003078 <BSP_LCD_DrawBitmap+0x17c>)
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	015b      	lsls	r3, r3, #5
 8003034:	4413      	add	r3, r2
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	490f      	ldr	r1, [pc, #60]	@ (8003078 <BSP_LCD_DrawBitmap+0x17c>)
 800303a:	68fa      	ldr	r2, [r7, #12]
 800303c:	0152      	lsls	r2, r2, #5
 800303e:	440a      	add	r2, r1
 8003040:	3210      	adds	r2, #16
 8003042:	6812      	ldr	r2, [r2, #0]
 8003044:	fb02 f303 	mul.w	r3, r2, r3
 8003048:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800304a:	4413      	add	r3, r2
 800304c:	62bb      	str	r3, [r7, #40]	@ 0x28
    pbmp -= width*(bit_pixel/8U);
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	08db      	lsrs	r3, r3, #3
 8003052:	69ba      	ldr	r2, [r7, #24]
 8003054:	fb02 f303 	mul.w	r3, r2, r3
 8003058:	425b      	negs	r3, r3
 800305a:	6a3a      	ldr	r2, [r7, #32]
 800305c:	4413      	add	r3, r2
 800305e:	623b      	str	r3, [r7, #32]
  for(index=0; index < height; index++)
 8003060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003062:	3301      	adds	r3, #1
 8003064:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003066:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	429a      	cmp	r2, r3
 800306c:	d3d7      	bcc.n	800301e <BSP_LCD_DrawBitmap+0x122>
  }

  return ret;
 800306e:	69fb      	ldr	r3, [r7, #28]
}
 8003070:	4618      	mov	r0, r3
 8003072:	3730      	adds	r7, #48	@ 0x30
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}
 8003078:	24000eac 	.word	0x24000eac
 800307c:	24000e04 	.word	0x24000e04

08003080 <BSP_LCD_FillRGBRect>:
  * @param  Width Rectangle width.
  * @param  Height Rectangle Height.
  * @retval BSP status.
  */
int32_t BSP_LCD_FillRGBRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b088      	sub	sp, #32
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	607a      	str	r2, [r7, #4]
 800308c:	603b      	str	r3, [r7, #0]
  uint32_t i;
  uint8_t *pdata = pData;
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	61bb      	str	r3, [r7, #24]
    }
    pdata += Lcd_Ctx[Instance].BppFactor*Width;
  }
#else
  uint32_t color, j;
  for(i = 0; i < Height; i++)
 8003092:	2300      	movs	r3, #0
 8003094:	61fb      	str	r3, [r7, #28]
 8003096:	e032      	b.n	80030fe <BSP_LCD_FillRGBRect+0x7e>
  {
    for(j = 0; j < Width; j++)
 8003098:	2300      	movs	r3, #0
 800309a:	617b      	str	r3, [r7, #20]
 800309c:	e028      	b.n	80030f0 <BSP_LCD_FillRGBRect+0x70>
    {
      color = (uint32_t)((uint32_t)*pdata | ((uint32_t)(*(pdata + 1U)) << 8U) | ((uint32_t)(*(pdata + 2U)) << 16U) | ((uint32_t)(*(pdata + 3U)) << 24U));
 800309e:	69bb      	ldr	r3, [r7, #24]
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	461a      	mov	r2, r3
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	3301      	adds	r3, #1
 80030a8:	781b      	ldrb	r3, [r3, #0]
 80030aa:	021b      	lsls	r3, r3, #8
 80030ac:	431a      	orrs	r2, r3
 80030ae:	69bb      	ldr	r3, [r7, #24]
 80030b0:	3302      	adds	r3, #2
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	041b      	lsls	r3, r3, #16
 80030b6:	431a      	orrs	r2, r3
 80030b8:	69bb      	ldr	r3, [r7, #24]
 80030ba:	3303      	adds	r3, #3
 80030bc:	781b      	ldrb	r3, [r3, #0]
 80030be:	061b      	lsls	r3, r3, #24
 80030c0:	4313      	orrs	r3, r2
 80030c2:	613b      	str	r3, [r7, #16]
      (void)BSP_LCD_WritePixel(Instance, Xpos + j, Ypos + i, color);
 80030c4:	68ba      	ldr	r2, [r7, #8]
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	18d1      	adds	r1, r2, r3
 80030ca:	687a      	ldr	r2, [r7, #4]
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	441a      	add	r2, r3
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	68f8      	ldr	r0, [r7, #12]
 80030d4:	f000 f95e 	bl	8003394 <BSP_LCD_WritePixel>
      pdata += Lcd_Ctx[Instance].BppFactor;
 80030d8:	4a0d      	ldr	r2, [pc, #52]	@ (8003110 <BSP_LCD_FillRGBRect+0x90>)
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	015b      	lsls	r3, r3, #5
 80030de:	4413      	add	r3, r2
 80030e0:	3310      	adds	r3, #16
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	69ba      	ldr	r2, [r7, #24]
 80030e6:	4413      	add	r3, r2
 80030e8:	61bb      	str	r3, [r7, #24]
    for(j = 0; j < Width; j++)
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	3301      	adds	r3, #1
 80030ee:	617b      	str	r3, [r7, #20]
 80030f0:	697a      	ldr	r2, [r7, #20]
 80030f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d3d2      	bcc.n	800309e <BSP_LCD_FillRGBRect+0x1e>
  for(i = 0; i < Height; i++)
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	3301      	adds	r3, #1
 80030fc:	61fb      	str	r3, [r7, #28]
 80030fe:	69fa      	ldr	r2, [r7, #28]
 8003100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003102:	429a      	cmp	r2, r3
 8003104:	d3c8      	bcc.n	8003098 <BSP_LCD_FillRGBRect+0x18>
    }
  }
#endif

  return BSP_ERROR_NONE;
 8003106:	2300      	movs	r3, #0
}
 8003108:	4618      	mov	r0, r3
 800310a:	3720      	adds	r7, #32
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	24000eac 	.word	0x24000eac

08003114 <BSP_LCD_DrawHLine>:
  * @param  Length  Line length
  * @param  Color RGB color
  * @retval BSP status
  */
int32_t BSP_LCD_DrawHLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b088      	sub	sp, #32
 8003118:	af02      	add	r7, sp, #8
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	60b9      	str	r1, [r7, #8]
 800311e:	607a      	str	r2, [r7, #4]
 8003120:	603b      	str	r3, [r7, #0]
  uint32_t  Xaddress;

  /* Get the line address */
  Xaddress = hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 8003122:	4a21      	ldr	r2, [pc, #132]	@ (80031a8 <BSP_LCD_DrawHLine+0x94>)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	015b      	lsls	r3, r3, #5
 8003128:	4413      	add	r3, r2
 800312a:	3308      	adds	r3, #8
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a1f      	ldr	r2, [pc, #124]	@ (80031ac <BSP_LCD_DrawHLine+0x98>)
 8003130:	2134      	movs	r1, #52	@ 0x34
 8003132:	fb01 f303 	mul.w	r3, r1, r3
 8003136:	4413      	add	r3, r2
 8003138:	335c      	adds	r3, #92	@ 0x5c
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	491a      	ldr	r1, [pc, #104]	@ (80031a8 <BSP_LCD_DrawHLine+0x94>)
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	015b      	lsls	r3, r3, #5
 8003142:	440b      	add	r3, r1
 8003144:	3310      	adds	r3, #16
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4817      	ldr	r0, [pc, #92]	@ (80031a8 <BSP_LCD_DrawHLine+0x94>)
 800314a:	68f9      	ldr	r1, [r7, #12]
 800314c:	0149      	lsls	r1, r1, #5
 800314e:	4401      	add	r1, r0
 8003150:	6809      	ldr	r1, [r1, #0]
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	fb01 f000 	mul.w	r0, r1, r0
 8003158:	68b9      	ldr	r1, [r7, #8]
 800315a:	4401      	add	r1, r0
 800315c:	fb01 f303 	mul.w	r3, r1, r3
 8003160:	4413      	add	r3, r2
 8003162:	617b      	str	r3, [r7, #20]

  /* Write line */
  if((Xpos + Length) > Lcd_Ctx[Instance].XSize)
 8003164:	68ba      	ldr	r2, [r7, #8]
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	441a      	add	r2, r3
 800316a:	490f      	ldr	r1, [pc, #60]	@ (80031a8 <BSP_LCD_DrawHLine+0x94>)
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	015b      	lsls	r3, r3, #5
 8003170:	440b      	add	r3, r1
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	429a      	cmp	r2, r3
 8003176:	d907      	bls.n	8003188 <BSP_LCD_DrawHLine+0x74>
  {
    Length = Lcd_Ctx[Instance].XSize - Xpos;
 8003178:	4a0b      	ldr	r2, [pc, #44]	@ (80031a8 <BSP_LCD_DrawHLine+0x94>)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	015b      	lsls	r3, r3, #5
 800317e:	4413      	add	r3, r2
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	603b      	str	r3, [r7, #0]
  }
  LL_FillBuffer(Instance, (uint32_t *)Xaddress, Length, 1, 0, Color);
 8003188:	6979      	ldr	r1, [r7, #20]
 800318a:	6a3b      	ldr	r3, [r7, #32]
 800318c:	9301      	str	r3, [sp, #4]
 800318e:	2300      	movs	r3, #0
 8003190:	9300      	str	r3, [sp, #0]
 8003192:	2301      	movs	r3, #1
 8003194:	683a      	ldr	r2, [r7, #0]
 8003196:	68f8      	ldr	r0, [r7, #12]
 8003198:	f000 f956 	bl	8003448 <LL_FillBuffer>

  return BSP_ERROR_NONE;
 800319c:	2300      	movs	r3, #0
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3718      	adds	r7, #24
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	24000eac 	.word	0x24000eac
 80031ac:	24000e04 	.word	0x24000e04

080031b0 <BSP_LCD_DrawVLine>:
  * @param  Length  Line length
  * @param  Color RGB color
  * @retval BSP status
  */
int32_t BSP_LCD_DrawVLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b088      	sub	sp, #32
 80031b4:	af02      	add	r7, sp, #8
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	607a      	str	r2, [r7, #4]
 80031bc:	603b      	str	r3, [r7, #0]
  uint32_t  Xaddress;

  /* Get the line address */
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 80031be:	4a24      	ldr	r2, [pc, #144]	@ (8003250 <BSP_LCD_DrawVLine+0xa0>)
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	015b      	lsls	r3, r3, #5
 80031c4:	4413      	add	r3, r2
 80031c6:	3308      	adds	r3, #8
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a22      	ldr	r2, [pc, #136]	@ (8003254 <BSP_LCD_DrawVLine+0xa4>)
 80031cc:	2134      	movs	r1, #52	@ 0x34
 80031ce:	fb01 f303 	mul.w	r3, r1, r3
 80031d2:	4413      	add	r3, r2
 80031d4:	335c      	adds	r3, #92	@ 0x5c
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	491d      	ldr	r1, [pc, #116]	@ (8003250 <BSP_LCD_DrawVLine+0xa0>)
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	015b      	lsls	r3, r3, #5
 80031de:	440b      	add	r3, r1
 80031e0:	3310      	adds	r3, #16
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	481a      	ldr	r0, [pc, #104]	@ (8003250 <BSP_LCD_DrawVLine+0xa0>)
 80031e6:	68f9      	ldr	r1, [r7, #12]
 80031e8:	0149      	lsls	r1, r1, #5
 80031ea:	4401      	add	r1, r0
 80031ec:	6809      	ldr	r1, [r1, #0]
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	fb01 f000 	mul.w	r0, r1, r0
 80031f4:	68b9      	ldr	r1, [r7, #8]
 80031f6:	4401      	add	r1, r0
 80031f8:	fb01 f303 	mul.w	r3, r1, r3
 80031fc:	4413      	add	r3, r2
 80031fe:	617b      	str	r3, [r7, #20]

  /* Write line */
  if((Ypos + Length) > Lcd_Ctx[Instance].YSize)
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	441a      	add	r2, r3
 8003206:	4912      	ldr	r1, [pc, #72]	@ (8003250 <BSP_LCD_DrawVLine+0xa0>)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	015b      	lsls	r3, r3, #5
 800320c:	440b      	add	r3, r1
 800320e:	3304      	adds	r3, #4
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	429a      	cmp	r2, r3
 8003214:	d908      	bls.n	8003228 <BSP_LCD_DrawVLine+0x78>
  {
    Length = Lcd_Ctx[Instance].YSize - Ypos;
 8003216:	4a0e      	ldr	r2, [pc, #56]	@ (8003250 <BSP_LCD_DrawVLine+0xa0>)
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	015b      	lsls	r3, r3, #5
 800321c:	4413      	add	r3, r2
 800321e:	3304      	adds	r3, #4
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	603b      	str	r3, [r7, #0]
  }
  LL_FillBuffer(Instance, (uint32_t *)Xaddress, 1, Length, (Lcd_Ctx[Instance].XSize - 1U), Color);
 8003228:	6979      	ldr	r1, [r7, #20]
 800322a:	4a09      	ldr	r2, [pc, #36]	@ (8003250 <BSP_LCD_DrawVLine+0xa0>)
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	015b      	lsls	r3, r3, #5
 8003230:	4413      	add	r3, r2
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	3b01      	subs	r3, #1
 8003236:	6a3a      	ldr	r2, [r7, #32]
 8003238:	9201      	str	r2, [sp, #4]
 800323a:	9300      	str	r3, [sp, #0]
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	2201      	movs	r2, #1
 8003240:	68f8      	ldr	r0, [r7, #12]
 8003242:	f000 f901 	bl	8003448 <LL_FillBuffer>

  return BSP_ERROR_NONE;
 8003246:	2300      	movs	r3, #0
}
 8003248:	4618      	mov	r0, r3
 800324a:	3718      	adds	r7, #24
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	24000eac 	.word	0x24000eac
 8003254:	24000e04 	.word	0x24000e04

08003258 <BSP_LCD_FillRect>:
  * @param  Height Rectangle height
  * @param  Color RGB color
  * @retval BSP status
  */
int32_t BSP_LCD_FillRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b088      	sub	sp, #32
 800325c:	af02      	add	r7, sp, #8
 800325e:	60f8      	str	r0, [r7, #12]
 8003260:	60b9      	str	r1, [r7, #8]
 8003262:	607a      	str	r2, [r7, #4]
 8003264:	603b      	str	r3, [r7, #0]
  uint32_t  Xaddress;

  /* Get the rectangle start address */
  Xaddress = (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress) + (Lcd_Ctx[Instance].BppFactor*((Lcd_Ctx[Instance].XSize*Ypos) + Xpos));
 8003266:	4a1b      	ldr	r2, [pc, #108]	@ (80032d4 <BSP_LCD_FillRect+0x7c>)
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	015b      	lsls	r3, r3, #5
 800326c:	4413      	add	r3, r2
 800326e:	3308      	adds	r3, #8
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a19      	ldr	r2, [pc, #100]	@ (80032d8 <BSP_LCD_FillRect+0x80>)
 8003274:	2134      	movs	r1, #52	@ 0x34
 8003276:	fb01 f303 	mul.w	r3, r1, r3
 800327a:	4413      	add	r3, r2
 800327c:	335c      	adds	r3, #92	@ 0x5c
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	4914      	ldr	r1, [pc, #80]	@ (80032d4 <BSP_LCD_FillRect+0x7c>)
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	015b      	lsls	r3, r3, #5
 8003286:	440b      	add	r3, r1
 8003288:	3310      	adds	r3, #16
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4811      	ldr	r0, [pc, #68]	@ (80032d4 <BSP_LCD_FillRect+0x7c>)
 800328e:	68f9      	ldr	r1, [r7, #12]
 8003290:	0149      	lsls	r1, r1, #5
 8003292:	4401      	add	r1, r0
 8003294:	6809      	ldr	r1, [r1, #0]
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	fb01 f000 	mul.w	r0, r1, r0
 800329c:	68b9      	ldr	r1, [r7, #8]
 800329e:	4401      	add	r1, r0
 80032a0:	fb01 f303 	mul.w	r3, r1, r3
 80032a4:	4413      	add	r3, r2
 80032a6:	617b      	str	r3, [r7, #20]

  /* Fill the rectangle */
  LL_FillBuffer(Instance, (uint32_t *)Xaddress, Width, Height, (Lcd_Ctx[Instance].XSize - Width), Color);
 80032a8:	6979      	ldr	r1, [r7, #20]
 80032aa:	4a0a      	ldr	r2, [pc, #40]	@ (80032d4 <BSP_LCD_FillRect+0x7c>)
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	015b      	lsls	r3, r3, #5
 80032b0:	4413      	add	r3, r2
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032ba:	9201      	str	r2, [sp, #4]
 80032bc:	9300      	str	r3, [sp, #0]
 80032be:	6a3b      	ldr	r3, [r7, #32]
 80032c0:	683a      	ldr	r2, [r7, #0]
 80032c2:	68f8      	ldr	r0, [r7, #12]
 80032c4:	f000 f8c0 	bl	8003448 <LL_FillBuffer>

  return BSP_ERROR_NONE;
 80032c8:	2300      	movs	r3, #0
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3718      	adds	r7, #24
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	bf00      	nop
 80032d4:	24000eac 	.word	0x24000eac
 80032d8:	24000e04 	.word	0x24000e04

080032dc <BSP_LCD_ReadPixel>:
  * @param  Ypos Y position
  * @param  Color RGB pixel color
  * @retval BSP status
  */
int32_t BSP_LCD_ReadPixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 80032dc:	b480      	push	{r7}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	60f8      	str	r0, [r7, #12]
 80032e4:	60b9      	str	r1, [r7, #8]
 80032e6:	607a      	str	r2, [r7, #4]
 80032e8:	603b      	str	r3, [r7, #0]
  if(hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80032ea:	4a28      	ldr	r2, [pc, #160]	@ (800338c <BSP_LCD_ReadPixel+0xb0>)
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	015b      	lsls	r3, r3, #5
 80032f0:	4413      	add	r3, r2
 80032f2:	3308      	adds	r3, #8
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a26      	ldr	r2, [pc, #152]	@ (8003390 <BSP_LCD_ReadPixel+0xb4>)
 80032f8:	2134      	movs	r1, #52	@ 0x34
 80032fa:	fb01 f303 	mul.w	r3, r1, r3
 80032fe:	4413      	add	r3, r2
 8003300:	3348      	adds	r3, #72	@ 0x48
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d11c      	bne.n	8003342 <BSP_LCD_ReadPixel+0x66>
  {
    /* Read data value from SDRAM memory */
    *Color = *(__IO uint32_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (4U*((Ypos*Lcd_Ctx[Instance].XSize) + Xpos)));
 8003308:	4a20      	ldr	r2, [pc, #128]	@ (800338c <BSP_LCD_ReadPixel+0xb0>)
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	015b      	lsls	r3, r3, #5
 800330e:	4413      	add	r3, r2
 8003310:	3308      	adds	r3, #8
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a1e      	ldr	r2, [pc, #120]	@ (8003390 <BSP_LCD_ReadPixel+0xb4>)
 8003316:	2134      	movs	r1, #52	@ 0x34
 8003318:	fb01 f303 	mul.w	r3, r1, r3
 800331c:	4413      	add	r3, r2
 800331e:	335c      	adds	r3, #92	@ 0x5c
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	491a      	ldr	r1, [pc, #104]	@ (800338c <BSP_LCD_ReadPixel+0xb0>)
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	015b      	lsls	r3, r3, #5
 8003328:	440b      	add	r3, r1
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	6879      	ldr	r1, [r7, #4]
 800332e:	fb03 f101 	mul.w	r1, r3, r1
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	440b      	add	r3, r1
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	4413      	add	r3, r2
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	601a      	str	r2, [r3, #0]
 8003340:	e01d      	b.n	800337e <BSP_LCD_ReadPixel+0xa2>
  }
  else /* if((hlcd_ltdc.LayerCfg[layer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565) */
  {
    /* Read data value from SDRAM memory */
    *Color = *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*((Ypos*Lcd_Ctx[Instance].XSize) + Xpos)));
 8003342:	4a12      	ldr	r2, [pc, #72]	@ (800338c <BSP_LCD_ReadPixel+0xb0>)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	015b      	lsls	r3, r3, #5
 8003348:	4413      	add	r3, r2
 800334a:	3308      	adds	r3, #8
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a10      	ldr	r2, [pc, #64]	@ (8003390 <BSP_LCD_ReadPixel+0xb4>)
 8003350:	2134      	movs	r1, #52	@ 0x34
 8003352:	fb01 f303 	mul.w	r3, r1, r3
 8003356:	4413      	add	r3, r2
 8003358:	335c      	adds	r3, #92	@ 0x5c
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	490b      	ldr	r1, [pc, #44]	@ (800338c <BSP_LCD_ReadPixel+0xb0>)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	015b      	lsls	r3, r3, #5
 8003362:	440b      	add	r3, r1
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	6879      	ldr	r1, [r7, #4]
 8003368:	fb03 f101 	mul.w	r1, r3, r1
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	440b      	add	r3, r1
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	4413      	add	r3, r2
 8003374:	881b      	ldrh	r3, [r3, #0]
 8003376:	b29b      	uxth	r3, r3
 8003378:	461a      	mov	r2, r3
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	601a      	str	r2, [r3, #0]
  }

  return BSP_ERROR_NONE;
 800337e:	2300      	movs	r3, #0
}
 8003380:	4618      	mov	r0, r3
 8003382:	3714      	adds	r7, #20
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr
 800338c:	24000eac 	.word	0x24000eac
 8003390:	24000e04 	.word	0x24000e04

08003394 <BSP_LCD_WritePixel>:
  * @param  Ypos Y position
  * @param  Color Pixel color
  * @retval BSP status
  */
int32_t BSP_LCD_WritePixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 8003394:	b480      	push	{r7}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
 800339a:	60f8      	str	r0, [r7, #12]
 800339c:	60b9      	str	r1, [r7, #8]
 800339e:	607a      	str	r2, [r7, #4]
 80033a0:	603b      	str	r3, [r7, #0]
  if(hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80033a2:	4a27      	ldr	r2, [pc, #156]	@ (8003440 <BSP_LCD_WritePixel+0xac>)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	015b      	lsls	r3, r3, #5
 80033a8:	4413      	add	r3, r2
 80033aa:	3308      	adds	r3, #8
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a25      	ldr	r2, [pc, #148]	@ (8003444 <BSP_LCD_WritePixel+0xb0>)
 80033b0:	2134      	movs	r1, #52	@ 0x34
 80033b2:	fb01 f303 	mul.w	r3, r1, r3
 80033b6:	4413      	add	r3, r2
 80033b8:	3348      	adds	r3, #72	@ 0x48
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d11c      	bne.n	80033fa <BSP_LCD_WritePixel+0x66>
  {
    /* Write data value to SDRAM memory */
    *(__IO uint32_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (4U*((Ypos*Lcd_Ctx[Instance].XSize) + Xpos))) = Color;
 80033c0:	4a1f      	ldr	r2, [pc, #124]	@ (8003440 <BSP_LCD_WritePixel+0xac>)
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	015b      	lsls	r3, r3, #5
 80033c6:	4413      	add	r3, r2
 80033c8:	3308      	adds	r3, #8
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a1d      	ldr	r2, [pc, #116]	@ (8003444 <BSP_LCD_WritePixel+0xb0>)
 80033ce:	2134      	movs	r1, #52	@ 0x34
 80033d0:	fb01 f303 	mul.w	r3, r1, r3
 80033d4:	4413      	add	r3, r2
 80033d6:	335c      	adds	r3, #92	@ 0x5c
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	4919      	ldr	r1, [pc, #100]	@ (8003440 <BSP_LCD_WritePixel+0xac>)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	015b      	lsls	r3, r3, #5
 80033e0:	440b      	add	r3, r1
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	6879      	ldr	r1, [r7, #4]
 80033e6:	fb03 f101 	mul.w	r1, r3, r1
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	440b      	add	r3, r1
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	4413      	add	r3, r2
 80033f2:	461a      	mov	r2, r3
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	6013      	str	r3, [r2, #0]
 80033f8:	e01b      	b.n	8003432 <BSP_LCD_WritePixel+0x9e>
  }
  else
  {
    /* Write data value to SDRAM memory */
    *(__IO uint16_t*) (hlcd_ltdc.LayerCfg[Lcd_Ctx[Instance].ActiveLayer].FBStartAdress + (2U*((Ypos*Lcd_Ctx[Instance].XSize) + Xpos))) = (uint16_t)Color;
 80033fa:	4a11      	ldr	r2, [pc, #68]	@ (8003440 <BSP_LCD_WritePixel+0xac>)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	015b      	lsls	r3, r3, #5
 8003400:	4413      	add	r3, r2
 8003402:	3308      	adds	r3, #8
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a0f      	ldr	r2, [pc, #60]	@ (8003444 <BSP_LCD_WritePixel+0xb0>)
 8003408:	2134      	movs	r1, #52	@ 0x34
 800340a:	fb01 f303 	mul.w	r3, r1, r3
 800340e:	4413      	add	r3, r2
 8003410:	335c      	adds	r3, #92	@ 0x5c
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	490a      	ldr	r1, [pc, #40]	@ (8003440 <BSP_LCD_WritePixel+0xac>)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	015b      	lsls	r3, r3, #5
 800341a:	440b      	add	r3, r1
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	6879      	ldr	r1, [r7, #4]
 8003420:	fb03 f101 	mul.w	r1, r3, r1
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	440b      	add	r3, r1
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	4413      	add	r3, r2
 800342c:	683a      	ldr	r2, [r7, #0]
 800342e:	b292      	uxth	r2, r2
 8003430:	801a      	strh	r2, [r3, #0]
  }

  return BSP_ERROR_NONE;
 8003432:	2300      	movs	r3, #0
}
 8003434:	4618      	mov	r0, r3
 8003436:	3714      	adds	r7, #20
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr
 8003440:	24000eac 	.word	0x24000eac
 8003444:	24000e04 	.word	0x24000e04

08003448 <LL_FillBuffer>:
  * @param  ySize Buffer height
  * @param  OffLine Offset
  * @param  Color Color index
  */
static void LL_FillBuffer(uint32_t Instance, uint32_t *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t Color)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b088      	sub	sp, #32
 800344c:	af02      	add	r7, sp, #8
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	60b9      	str	r1, [r7, #8]
 8003452:	607a      	str	r2, [r7, #4]
 8003454:	603b      	str	r3, [r7, #0]
  uint32_t output_color_mode, input_color = Color;
 8003456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003458:	613b      	str	r3, [r7, #16]

  switch(Lcd_Ctx[Instance].PixelFormat)
 800345a:	4a2d      	ldr	r2, [pc, #180]	@ (8003510 <LL_FillBuffer+0xc8>)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	015b      	lsls	r3, r3, #5
 8003460:	4413      	add	r3, r2
 8003462:	330c      	adds	r3, #12
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2b02      	cmp	r3, #2
 8003468:	d129      	bne.n	80034be <LL_FillBuffer+0x76>
  {
  case LCD_PIXEL_FORMAT_RGB565:
    output_color_mode = DMA2D_OUTPUT_RGB565; /* RGB565 */
 800346a:	2302      	movs	r3, #2
 800346c:	617b      	str	r3, [r7, #20]
    input_color = CONVERTRGB5652ARGB8888(Color);
 800346e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003470:	0adb      	lsrs	r3, r3, #11
 8003472:	f003 021f 	and.w	r2, r3, #31
 8003476:	4613      	mov	r3, r2
 8003478:	011b      	lsls	r3, r3, #4
 800347a:	4413      	add	r3, r2
 800347c:	015a      	lsls	r2, r3, #5
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	3317      	adds	r3, #23
 8003482:	099b      	lsrs	r3, r3, #6
 8003484:	0419      	lsls	r1, r3, #16
 8003486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003488:	095b      	lsrs	r3, r3, #5
 800348a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800348e:	4613      	mov	r3, r2
 8003490:	01db      	lsls	r3, r3, #7
 8003492:	4413      	add	r3, r2
 8003494:	005b      	lsls	r3, r3, #1
 8003496:	4413      	add	r3, r2
 8003498:	3321      	adds	r3, #33	@ 0x21
 800349a:	099b      	lsrs	r3, r3, #6
 800349c:	021b      	lsls	r3, r3, #8
 800349e:	4319      	orrs	r1, r3
 80034a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a2:	f003 021f 	and.w	r2, r3, #31
 80034a6:	4613      	mov	r3, r2
 80034a8:	011b      	lsls	r3, r3, #4
 80034aa:	4413      	add	r3, r2
 80034ac:	015a      	lsls	r2, r3, #5
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	3317      	adds	r3, #23
 80034b2:	099b      	lsrs	r3, r3, #6
 80034b4:	430b      	orrs	r3, r1
 80034b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80034ba:	613b      	str	r3, [r7, #16]
    break;
 80034bc:	e002      	b.n	80034c4 <LL_FillBuffer+0x7c>
  case LCD_PIXEL_FORMAT_RGB888:
  default:
    output_color_mode = DMA2D_OUTPUT_ARGB8888; /* ARGB8888 */
 80034be:	2300      	movs	r3, #0
 80034c0:	617b      	str	r3, [r7, #20]
    break;
 80034c2:	bf00      	nop
  }

  /* Register to memory mode with ARGB8888 as color Mode */
  hlcd_dma2d.Init.Mode         = DMA2D_R2M;
 80034c4:	4b13      	ldr	r3, [pc, #76]	@ (8003514 <LL_FillBuffer+0xcc>)
 80034c6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80034ca:	605a      	str	r2, [r3, #4]
  hlcd_dma2d.Init.ColorMode    = output_color_mode;
 80034cc:	4a11      	ldr	r2, [pc, #68]	@ (8003514 <LL_FillBuffer+0xcc>)
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	6093      	str	r3, [r2, #8]
  hlcd_dma2d.Init.OutputOffset = OffLine;
 80034d2:	4a10      	ldr	r2, [pc, #64]	@ (8003514 <LL_FillBuffer+0xcc>)
 80034d4:	6a3b      	ldr	r3, [r7, #32]
 80034d6:	60d3      	str	r3, [r2, #12]

  hlcd_dma2d.Instance = DMA2D;
 80034d8:	4b0e      	ldr	r3, [pc, #56]	@ (8003514 <LL_FillBuffer+0xcc>)
 80034da:	4a0f      	ldr	r2, [pc, #60]	@ (8003518 <LL_FillBuffer+0xd0>)
 80034dc:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hlcd_dma2d) == HAL_OK)
 80034de:	480d      	ldr	r0, [pc, #52]	@ (8003514 <LL_FillBuffer+0xcc>)
 80034e0:	f001 f8da 	bl	8004698 <HAL_DMA2D_Init>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d10e      	bne.n	8003508 <LL_FillBuffer+0xc0>
  {
      if (HAL_DMA2D_Start(&hlcd_dma2d, input_color, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80034ea:	68ba      	ldr	r2, [r7, #8]
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	9300      	str	r3, [sp, #0]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6939      	ldr	r1, [r7, #16]
 80034f4:	4807      	ldr	r0, [pc, #28]	@ (8003514 <LL_FillBuffer+0xcc>)
 80034f6:	f001 f93d 	bl	8004774 <HAL_DMA2D_Start>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d103      	bne.n	8003508 <LL_FillBuffer+0xc0>
      {
        /* Polling For DMA transfer */
      (void)HAL_DMA2D_PollForTransfer(&hlcd_dma2d, 50);
 8003500:	2132      	movs	r1, #50	@ 0x32
 8003502:	4804      	ldr	r0, [pc, #16]	@ (8003514 <LL_FillBuffer+0xcc>)
 8003504:	f001 f961 	bl	80047ca <HAL_DMA2D_PollForTransfer>
    }
  }
}
 8003508:	bf00      	nop
 800350a:	3718      	adds	r7, #24
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	24000eac 	.word	0x24000eac
 8003514:	24000d9c 	.word	0x24000d9c
 8003518:	52001000 	.word	0x52001000

0800351c <LL_ConvertLineToRGB>:
  * @param  pDst Output color
  * @param  xSize Buffer width
  * @param  ColorMode Input color mode
  */
static void LL_ConvertLineToRGB(uint32_t Instance, uint32_t *pSrc, uint32_t *pDst, uint32_t xSize, uint32_t ColorMode)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b088      	sub	sp, #32
 8003520:	af02      	add	r7, sp, #8
 8003522:	60f8      	str	r0, [r7, #12]
 8003524:	60b9      	str	r1, [r7, #8]
 8003526:	607a      	str	r2, [r7, #4]
 8003528:	603b      	str	r3, [r7, #0]
  uint32_t output_color_mode;

  switch(Lcd_Ctx[Instance].PixelFormat)
 800352a:	4a23      	ldr	r2, [pc, #140]	@ (80035b8 <LL_ConvertLineToRGB+0x9c>)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	015b      	lsls	r3, r3, #5
 8003530:	4413      	add	r3, r2
 8003532:	330c      	adds	r3, #12
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	2b02      	cmp	r3, #2
 8003538:	d102      	bne.n	8003540 <LL_ConvertLineToRGB+0x24>
  {
  case LCD_PIXEL_FORMAT_RGB565:
    output_color_mode = DMA2D_OUTPUT_RGB565; /* RGB565 */
 800353a:	2302      	movs	r3, #2
 800353c:	617b      	str	r3, [r7, #20]
    break;
 800353e:	e002      	b.n	8003546 <LL_ConvertLineToRGB+0x2a>
  case LCD_PIXEL_FORMAT_RGB888:
  default:
    output_color_mode = DMA2D_OUTPUT_ARGB8888; /* ARGB8888 */
 8003540:	2300      	movs	r3, #0
 8003542:	617b      	str	r3, [r7, #20]
    break;
 8003544:	bf00      	nop
  }

  /* Configure the DMA2D Mode, Color Mode and output offset */
  hlcd_dma2d.Init.Mode         = DMA2D_M2M_PFC;
 8003546:	4b1d      	ldr	r3, [pc, #116]	@ (80035bc <LL_ConvertLineToRGB+0xa0>)
 8003548:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800354c:	605a      	str	r2, [r3, #4]
  hlcd_dma2d.Init.ColorMode    = output_color_mode;
 800354e:	4a1b      	ldr	r2, [pc, #108]	@ (80035bc <LL_ConvertLineToRGB+0xa0>)
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	6093      	str	r3, [r2, #8]
  hlcd_dma2d.Init.OutputOffset = 0;
 8003554:	4b19      	ldr	r3, [pc, #100]	@ (80035bc <LL_ConvertLineToRGB+0xa0>)
 8003556:	2200      	movs	r2, #0
 8003558:	60da      	str	r2, [r3, #12]

  /* Foreground Configuration */
  hlcd_dma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800355a:	4b18      	ldr	r3, [pc, #96]	@ (80035bc <LL_ConvertLineToRGB+0xa0>)
 800355c:	2200      	movs	r2, #0
 800355e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hlcd_dma2d.LayerCfg[1].InputAlpha = 0xFF;
 8003560:	4b16      	ldr	r3, [pc, #88]	@ (80035bc <LL_ConvertLineToRGB+0xa0>)
 8003562:	22ff      	movs	r2, #255	@ 0xff
 8003564:	651a      	str	r2, [r3, #80]	@ 0x50
  hlcd_dma2d.LayerCfg[1].InputColorMode = ColorMode;
 8003566:	4a15      	ldr	r2, [pc, #84]	@ (80035bc <LL_ConvertLineToRGB+0xa0>)
 8003568:	6a3b      	ldr	r3, [r7, #32]
 800356a:	6493      	str	r3, [r2, #72]	@ 0x48
  hlcd_dma2d.LayerCfg[1].InputOffset = 0;
 800356c:	4b13      	ldr	r3, [pc, #76]	@ (80035bc <LL_ConvertLineToRGB+0xa0>)
 800356e:	2200      	movs	r2, #0
 8003570:	645a      	str	r2, [r3, #68]	@ 0x44

  hlcd_dma2d.Instance = DMA2D;
 8003572:	4b12      	ldr	r3, [pc, #72]	@ (80035bc <LL_ConvertLineToRGB+0xa0>)
 8003574:	4a12      	ldr	r2, [pc, #72]	@ (80035c0 <LL_ConvertLineToRGB+0xa4>)
 8003576:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hlcd_dma2d) == HAL_OK)
 8003578:	4810      	ldr	r0, [pc, #64]	@ (80035bc <LL_ConvertLineToRGB+0xa0>)
 800357a:	f001 f88d 	bl	8004698 <HAL_DMA2D_Init>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d115      	bne.n	80035b0 <LL_ConvertLineToRGB+0x94>
  {
    if(HAL_DMA2D_ConfigLayer(&hlcd_dma2d, 1) == HAL_OK)
 8003584:	2101      	movs	r1, #1
 8003586:	480d      	ldr	r0, [pc, #52]	@ (80035bc <LL_ConvertLineToRGB+0xa0>)
 8003588:	f001 fa08 	bl	800499c <HAL_DMA2D_ConfigLayer>
 800358c:	4603      	mov	r3, r0
 800358e:	2b00      	cmp	r3, #0
 8003590:	d10e      	bne.n	80035b0 <LL_ConvertLineToRGB+0x94>
    {
      if (HAL_DMA2D_Start(&hlcd_dma2d, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 8003592:	68b9      	ldr	r1, [r7, #8]
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	2301      	movs	r3, #1
 8003598:	9300      	str	r3, [sp, #0]
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	4807      	ldr	r0, [pc, #28]	@ (80035bc <LL_ConvertLineToRGB+0xa0>)
 800359e:	f001 f8e9 	bl	8004774 <HAL_DMA2D_Start>
 80035a2:	4603      	mov	r3, r0
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d103      	bne.n	80035b0 <LL_ConvertLineToRGB+0x94>
      {
        /* Polling For DMA transfer */
        (void)HAL_DMA2D_PollForTransfer(&hlcd_dma2d, 50);
 80035a8:	2132      	movs	r1, #50	@ 0x32
 80035aa:	4804      	ldr	r0, [pc, #16]	@ (80035bc <LL_ConvertLineToRGB+0xa0>)
 80035ac:	f001 f90d 	bl	80047ca <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 80035b0:	bf00      	nop
 80035b2:	3718      	adds	r7, #24
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	24000eac 	.word	0x24000eac
 80035bc:	24000d9c 	.word	0x24000d9c
 80035c0:	52001000 	.word	0x52001000

080035c4 <LTDC_MspInit>:
  * @brief  Initialize the BSP LTDC Msp.
  * @param  hltdc  LTDC handle
  * @retval None
  */
static void LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b08e      	sub	sp, #56	@ 0x38
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  if(hltdc->Instance == LTDC)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a5b      	ldr	r2, [pc, #364]	@ (8003740 <LTDC_MspInit+0x17c>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	f040 80b0 	bne.w	8003738 <LTDC_MspInit+0x174>
  {
    /** Enable the LTDC clock */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80035d8:	4b5a      	ldr	r3, [pc, #360]	@ (8003744 <LTDC_MspInit+0x180>)
 80035da:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80035de:	4a59      	ldr	r2, [pc, #356]	@ (8003744 <LTDC_MspInit+0x180>)
 80035e0:	f043 0308 	orr.w	r3, r3, #8
 80035e4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80035e8:	4b56      	ldr	r3, [pc, #344]	@ (8003744 <LTDC_MspInit+0x180>)
 80035ea:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80035ee:	f003 0308 	and.w	r3, r3, #8
 80035f2:	623b      	str	r3, [r7, #32]
 80035f4:	6a3b      	ldr	r3, [r7, #32]

    /* Enable GPIOs clock */
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80035f6:	4b53      	ldr	r3, [pc, #332]	@ (8003744 <LTDC_MspInit+0x180>)
 80035f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035fc:	4a51      	ldr	r2, [pc, #324]	@ (8003744 <LTDC_MspInit+0x180>)
 80035fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003602:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003606:	4b4f      	ldr	r3, [pc, #316]	@ (8003744 <LTDC_MspInit+0x180>)
 8003608:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800360c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003610:	61fb      	str	r3, [r7, #28]
 8003612:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8003614:	4b4b      	ldr	r3, [pc, #300]	@ (8003744 <LTDC_MspInit+0x180>)
 8003616:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800361a:	4a4a      	ldr	r2, [pc, #296]	@ (8003744 <LTDC_MspInit+0x180>)
 800361c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003620:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003624:	4b47      	ldr	r3, [pc, #284]	@ (8003744 <LTDC_MspInit+0x180>)
 8003626:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800362a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800362e:	61bb      	str	r3, [r7, #24]
 8003630:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8003632:	4b44      	ldr	r3, [pc, #272]	@ (8003744 <LTDC_MspInit+0x180>)
 8003634:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003638:	4a42      	ldr	r2, [pc, #264]	@ (8003744 <LTDC_MspInit+0x180>)
 800363a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800363e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003642:	4b40      	ldr	r3, [pc, #256]	@ (8003744 <LTDC_MspInit+0x180>)
 8003644:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003648:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800364c:	617b      	str	r3, [r7, #20]
 800364e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003650:	4b3c      	ldr	r3, [pc, #240]	@ (8003744 <LTDC_MspInit+0x180>)
 8003652:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003656:	4a3b      	ldr	r2, [pc, #236]	@ (8003744 <LTDC_MspInit+0x180>)
 8003658:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800365c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003660:	4b38      	ldr	r3, [pc, #224]	@ (8003744 <LTDC_MspInit+0x180>)
 8003662:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800366a:	613b      	str	r3, [r7, #16]
 800366c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800366e:	4b35      	ldr	r3, [pc, #212]	@ (8003744 <LTDC_MspInit+0x180>)
 8003670:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003674:	4a33      	ldr	r2, [pc, #204]	@ (8003744 <LTDC_MspInit+0x180>)
 8003676:	f043 0308 	orr.w	r3, r3, #8
 800367a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800367e:	4b31      	ldr	r3, [pc, #196]	@ (8003744 <LTDC_MspInit+0x180>)
 8003680:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003684:	f003 0308 	and.w	r3, r3, #8
 8003688:	60fb      	str	r3, [r7, #12]
 800368a:	68fb      	ldr	r3, [r7, #12]

    /*** LTDC Pins configuration ***/
    /* GPIOI configuration */
    gpio_init_structure.Pin       = GPIO_PIN_0 |GPIO_PIN_1 |GPIO_PIN_9 | GPIO_PIN_12 |GPIO_PIN_14 | GPIO_PIN_15;
 800368c:	f24d 2303 	movw	r3, #53763	@ 0xd203
 8003690:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003692:	2302      	movs	r3, #2
 8003694:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Pull      = GPIO_NOPULL;
 8003696:	2300      	movs	r3, #0
 8003698:	62fb      	str	r3, [r7, #44]	@ 0x2c
    gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 800369a:	2302      	movs	r3, #2
 800369c:	633b      	str	r3, [r7, #48]	@ 0x30
    gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 800369e:	230e      	movs	r3, #14
 80036a0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 80036a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036a6:	4619      	mov	r1, r3
 80036a8:	4827      	ldr	r0, [pc, #156]	@ (8003748 <LTDC_MspInit+0x184>)
 80036aa:	f001 fb2f 	bl	8004d0c <HAL_GPIO_Init>

    /* GPIOJ configuration */
    gpio_init_structure.Pin       = GPIO_PIN_All;
 80036ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80036b2:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80036b4:	230e      	movs	r3, #14
 80036b6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &gpio_init_structure);
 80036b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036bc:	4619      	mov	r1, r3
 80036be:	4823      	ldr	r0, [pc, #140]	@ (800374c <LTDC_MspInit+0x188>)
 80036c0:	f001 fb24 	bl	8004d0c <HAL_GPIO_Init>
    /* GPIOK configuration */
    gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 80036c4:	23ff      	movs	r3, #255	@ 0xff
 80036c6:	627b      	str	r3, [r7, #36]	@ 0x24
                                    GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
    gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80036c8:	230e      	movs	r3, #14
 80036ca:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 80036cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036d0:	4619      	mov	r1, r3
 80036d2:	481f      	ldr	r0, [pc, #124]	@ (8003750 <LTDC_MspInit+0x18c>)
 80036d4:	f001 fb1a 	bl	8004d0c <HAL_GPIO_Init>

    /* GPIOH configuration */
    gpio_init_structure.Pin       =  GPIO_PIN_9 | GPIO_PIN_1;
 80036d8:	f240 2302 	movw	r3, #514	@ 0x202
 80036dc:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80036de:	2302      	movs	r3, #2
 80036e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Pull      = GPIO_NOPULL;
 80036e2:	2300      	movs	r3, #0
 80036e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80036e6:	2302      	movs	r3, #2
 80036e8:	633b      	str	r3, [r7, #48]	@ 0x30
    gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80036ea:	230e      	movs	r3, #14
 80036ec:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &gpio_init_structure);
 80036ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036f2:	4619      	mov	r1, r3
 80036f4:	4817      	ldr	r0, [pc, #92]	@ (8003754 <LTDC_MspInit+0x190>)
 80036f6:	f001 fb09 	bl	8004d0c <HAL_GPIO_Init>

    gpio_init_structure.Pin       = GPIO_PIN_7;     /* LCD_DISP pin has to be manually controlled */
 80036fa:	2380      	movs	r3, #128	@ 0x80
 80036fc:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 80036fe:	2301      	movs	r3, #1
 8003700:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8003702:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003706:	4619      	mov	r1, r3
 8003708:	4813      	ldr	r0, [pc, #76]	@ (8003758 <LTDC_MspInit+0x194>)
 800370a:	f001 faff 	bl	8004d0c <HAL_GPIO_Init>
    /* Assert display enable LCD_DISP pin */
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);
 800370e:	2201      	movs	r2, #1
 8003710:	2180      	movs	r1, #128	@ 0x80
 8003712:	4811      	ldr	r0, [pc, #68]	@ (8003758 <LTDC_MspInit+0x194>)
 8003714:	f001 fdcc 	bl	80052b0 <HAL_GPIO_WritePin>

    /** Toggle Sw reset of LTDC IP */
    __HAL_RCC_LTDC_FORCE_RESET();
 8003718:	4b0a      	ldr	r3, [pc, #40]	@ (8003744 <LTDC_MspInit+0x180>)
 800371a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800371e:	4a09      	ldr	r2, [pc, #36]	@ (8003744 <LTDC_MspInit+0x180>)
 8003720:	f043 0308 	orr.w	r3, r3, #8
 8003724:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    __HAL_RCC_LTDC_RELEASE_RESET();
 8003728:	4b06      	ldr	r3, [pc, #24]	@ (8003744 <LTDC_MspInit+0x180>)
 800372a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800372e:	4a05      	ldr	r2, [pc, #20]	@ (8003744 <LTDC_MspInit+0x180>)
 8003730:	f023 0308 	bic.w	r3, r3, #8
 8003734:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  }
}
 8003738:	bf00      	nop
 800373a:	3738      	adds	r7, #56	@ 0x38
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}
 8003740:	50001000 	.word	0x50001000
 8003744:	58024400 	.word	0x58024400
 8003748:	58022000 	.word	0x58022000
 800374c:	58022400 	.word	0x58022400
 8003750:	58022800 	.word	0x58022800
 8003754:	58021c00 	.word	0x58021c00
 8003758:	58020c00 	.word	0x58020c00

0800375c <DMA2D_MspInit>:
  * @brief  Initialize the BSP DMA2D Msp.
  * @param  hdma2d  DMA2D handle
  * @retval None
  */
static void DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d)
{
 800375c:	b480      	push	{r7}
 800375e:	b085      	sub	sp, #20
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance == DMA2D)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a11      	ldr	r2, [pc, #68]	@ (80037b0 <DMA2D_MspInit+0x54>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d11a      	bne.n	80037a4 <DMA2D_MspInit+0x48>
  {
    /** Enable the DMA2D clock */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800376e:	4b11      	ldr	r3, [pc, #68]	@ (80037b4 <DMA2D_MspInit+0x58>)
 8003770:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003774:	4a0f      	ldr	r2, [pc, #60]	@ (80037b4 <DMA2D_MspInit+0x58>)
 8003776:	f043 0310 	orr.w	r3, r3, #16
 800377a:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800377e:	4b0d      	ldr	r3, [pc, #52]	@ (80037b4 <DMA2D_MspInit+0x58>)
 8003780:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003784:	f003 0310 	and.w	r3, r3, #16
 8003788:	60fb      	str	r3, [r7, #12]
 800378a:	68fb      	ldr	r3, [r7, #12]

    /** Toggle Sw reset of DMA2D IP */
    __HAL_RCC_DMA2D_FORCE_RESET();
 800378c:	4b09      	ldr	r3, [pc, #36]	@ (80037b4 <DMA2D_MspInit+0x58>)
 800378e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003790:	4a08      	ldr	r2, [pc, #32]	@ (80037b4 <DMA2D_MspInit+0x58>)
 8003792:	f043 0310 	orr.w	r3, r3, #16
 8003796:	67d3      	str	r3, [r2, #124]	@ 0x7c
    __HAL_RCC_DMA2D_RELEASE_RESET();
 8003798:	4b06      	ldr	r3, [pc, #24]	@ (80037b4 <DMA2D_MspInit+0x58>)
 800379a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800379c:	4a05      	ldr	r2, [pc, #20]	@ (80037b4 <DMA2D_MspInit+0x58>)
 800379e:	f023 0310 	bic.w	r3, r3, #16
 80037a2:	67d3      	str	r3, [r2, #124]	@ 0x7c
  }
}
 80037a4:	bf00      	nop
 80037a6:	3714      	adds	r7, #20
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr
 80037b0:	52001000 	.word	0x52001000
 80037b4:	58024400 	.word	0x58024400

080037b8 <TIMx_PWM_MspInit>:
  * @brief  Initializes TIM MSP.
  * @param  htim  TIM handle
  * @retval None
  */
static void TIMx_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b08a      	sub	sp, #40	@ 0x28
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);

  GPIO_InitTypeDef GPIO_InitStruct;

  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 80037c0:	4b18      	ldr	r3, [pc, #96]	@ (8003824 <TIMx_PWM_MspInit+0x6c>)
 80037c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037c6:	4a17      	ldr	r2, [pc, #92]	@ (8003824 <TIMx_PWM_MspInit+0x6c>)
 80037c8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80037cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80037d0:	4b14      	ldr	r3, [pc, #80]	@ (8003824 <TIMx_PWM_MspInit+0x6c>)
 80037d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80037d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037da:	613b      	str	r3, [r7, #16]
 80037dc:	693b      	ldr	r3, [r7, #16]

  /* TIMx Peripheral clock enable */
  LCD_TIMx_CLK_ENABLE();
 80037de:	4b11      	ldr	r3, [pc, #68]	@ (8003824 <TIMx_PWM_MspInit+0x6c>)
 80037e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80037e4:	4a0f      	ldr	r2, [pc, #60]	@ (8003824 <TIMx_PWM_MspInit+0x6c>)
 80037e6:	f043 0302 	orr.w	r3, r3, #2
 80037ea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80037ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003824 <TIMx_PWM_MspInit+0x6c>)
 80037f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80037f4:	f003 0302 	and.w	r3, r3, #2
 80037f8:	60fb      	str	r3, [r7, #12]
 80037fa:	68fb      	ldr	r3, [r7, #12]

  /* Timer channel configuration */
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80037fc:	2302      	movs	r3, #2
 80037fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8003800:	2300      	movs	r3, #0
 8003802:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003804:	2301      	movs	r3, #1
 8003806:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = LCD_TIMx_CHANNEL_AF;
 8003808:	2303      	movs	r3, #3
 800380a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Pin       = LCD_BL_CTRL_PIN; /* BL_CTRL */
 800380c:	2301      	movs	r3, #1
 800380e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &GPIO_InitStruct);
 8003810:	f107 0314 	add.w	r3, r7, #20
 8003814:	4619      	mov	r1, r3
 8003816:	4804      	ldr	r0, [pc, #16]	@ (8003828 <TIMx_PWM_MspInit+0x70>)
 8003818:	f001 fa78 	bl	8004d0c <HAL_GPIO_Init>
}
 800381c:	bf00      	nop
 800381e:	3728      	adds	r7, #40	@ 0x28
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	58024400 	.word	0x58024400
 8003828:	58022800 	.word	0x58022800

0800382c <TIMx_PWM_Init>:
  * @brief  Initializes TIM in PWM mode
  * @param  htim TIM handle
  * @retval None
  */
static void TIMx_PWM_Init(TIM_HandleTypeDef *htim)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b082      	sub	sp, #8
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  /* Timer_Clock = 2 x  APB2_clock = 200 MHz */
  /* PWM_freq = Timer_Clock /(Period x (Prescaler + 1))*/
  /* PWM_freq = 200 MHz /(50000 x (4 + 1)) = 800 Hz*/
  htim->Instance = LCD_TIMx;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	4a11      	ldr	r2, [pc, #68]	@ (800387c <TIMx_PWM_Init+0x50>)
 8003838:	601a      	str	r2, [r3, #0]
  (void)HAL_TIM_PWM_DeInit(htim);
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f005 fd4f 	bl	80092de <HAL_TIM_PWM_DeInit>

  TIMx_PWM_MspInit(htim);
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f7ff ffb9 	bl	80037b8 <TIMx_PWM_MspInit>

  htim->Init.Prescaler         = LCD_TIMX_PRESCALER_VALUE;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2204      	movs	r2, #4
 800384a:	605a      	str	r2, [r3, #4]
  htim->Init.Period            = LCD_TIMX_PERIOD_VALUE;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8003852:	60da      	str	r2, [r3, #12]
  htim->Init.ClockDivision     = 0;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	611a      	str	r2, [r3, #16]
  htim->Init.CounterMode       = TIM_COUNTERMODE_UP;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	609a      	str	r2, [r3, #8]
  htim->Init.RepetitionCounter = 0;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	615a      	str	r2, [r3, #20]
  htim->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2200      	movs	r2, #0
 800386a:	619a      	str	r2, [r3, #24]
  (void)HAL_TIM_PWM_Init(htim);
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f005 fcdf 	bl	8009230 <HAL_TIM_PWM_Init>
}
 8003872:	bf00      	nop
 8003874:	3708      	adds	r7, #8
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	40010400 	.word	0x40010400

08003880 <BSP_SDRAM_Init>:
  * @brief  Initializes the SDRAM device.
  * @param Instance  SDRAM Instance
  * @retval BSP status
  */
int32_t BSP_SDRAM_Init(uint32_t Instance)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8003888:	2300      	movs	r3, #0
 800388a:	60fb      	str	r3, [r7, #12]
  static MT48LC4M32B2_Context_t pRegMode;
  if(Instance >=SDRAM_INSTANCES_NBR)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d003      	beq.n	800389a <BSP_SDRAM_Init+0x1a>
  {
    ret =  BSP_ERROR_WRONG_PARAM;
 8003892:	f06f 0301 	mvn.w	r3, #1
 8003896:	60fb      	str	r3, [r7, #12]
 8003898:	e044      	b.n	8003924 <BSP_SDRAM_Init+0xa4>
        return BSP_ERROR_PERIPH_FAILURE;
      }
    }
#else
    /* Msp SDRAM initialization */
    SDRAM_MspInit(&hsdram[Instance]);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2234      	movs	r2, #52	@ 0x34
 800389e:	fb02 f303 	mul.w	r3, r2, r3
 80038a2:	4a23      	ldr	r2, [pc, #140]	@ (8003930 <BSP_SDRAM_Init+0xb0>)
 80038a4:	4413      	add	r3, r2
 80038a6:	4618      	mov	r0, r3
 80038a8:	f000 f892 	bl	80039d0 <SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
    if(MX_SDRAM_BANK2_Init(&hsdram[Instance],FMC_SDRAM_ROW_BITS_NUM_12, FMC_SDRAM_MEM_BUS_WIDTH_16) != HAL_OK)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2234      	movs	r2, #52	@ 0x34
 80038b0:	fb02 f303 	mul.w	r3, r2, r3
 80038b4:	4a1e      	ldr	r2, [pc, #120]	@ (8003930 <BSP_SDRAM_Init+0xb0>)
 80038b6:	4413      	add	r3, r2
 80038b8:	2210      	movs	r2, #16
 80038ba:	2104      	movs	r1, #4
 80038bc:	4618      	mov	r0, r3
 80038be:	f000 f83b 	bl	8003938 <MX_SDRAM_BANK2_Init>
 80038c2:	4603      	mov	r3, r0
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d003      	beq.n	80038d0 <BSP_SDRAM_Init+0x50>
    {
      ret = BSP_ERROR_NO_INIT;
 80038c8:	f04f 33ff 	mov.w	r3, #4294967295
 80038cc:	60fb      	str	r3, [r7, #12]
 80038ce:	e029      	b.n	8003924 <BSP_SDRAM_Init+0xa4>
    }
    else
    {
      /* External memory mode register configuration */
      pRegMode.TargetBank      = FMC_SDRAM_CMD_TARGET_BANK2;
 80038d0:	4b18      	ldr	r3, [pc, #96]	@ (8003934 <BSP_SDRAM_Init+0xb4>)
 80038d2:	2208      	movs	r2, #8
 80038d4:	601a      	str	r2, [r3, #0]
      pRegMode.RefreshMode     = MT48LC4M32B2_AUTOREFRESH_MODE_CMD;
 80038d6:	4b17      	ldr	r3, [pc, #92]	@ (8003934 <BSP_SDRAM_Init+0xb4>)
 80038d8:	2203      	movs	r2, #3
 80038da:	605a      	str	r2, [r3, #4]
      pRegMode.RefreshRate     = REFRESH_COUNT;
 80038dc:	4b15      	ldr	r3, [pc, #84]	@ (8003934 <BSP_SDRAM_Init+0xb4>)
 80038de:	f240 6203 	movw	r2, #1539	@ 0x603
 80038e2:	609a      	str	r2, [r3, #8]
      pRegMode.BurstLength     = MT48LC4M32B2_BURST_LENGTH_1;
 80038e4:	4b13      	ldr	r3, [pc, #76]	@ (8003934 <BSP_SDRAM_Init+0xb4>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	60da      	str	r2, [r3, #12]
      pRegMode.BurstType       = MT48LC4M32B2_BURST_TYPE_SEQUENTIAL;
 80038ea:	4b12      	ldr	r3, [pc, #72]	@ (8003934 <BSP_SDRAM_Init+0xb4>)
 80038ec:	2200      	movs	r2, #0
 80038ee:	611a      	str	r2, [r3, #16]
      pRegMode.CASLatency      = MT48LC4M32B2_CAS_LATENCY_3;
 80038f0:	4b10      	ldr	r3, [pc, #64]	@ (8003934 <BSP_SDRAM_Init+0xb4>)
 80038f2:	2230      	movs	r2, #48	@ 0x30
 80038f4:	615a      	str	r2, [r3, #20]
      pRegMode.OperationMode   = MT48LC4M32B2_OPERATING_MODE_STANDARD;
 80038f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003934 <BSP_SDRAM_Init+0xb4>)
 80038f8:	2200      	movs	r2, #0
 80038fa:	619a      	str	r2, [r3, #24]
      pRegMode.WriteBurstMode  = MT48LC4M32B2_WRITEBURST_MODE_SINGLE;
 80038fc:	4b0d      	ldr	r3, [pc, #52]	@ (8003934 <BSP_SDRAM_Init+0xb4>)
 80038fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003902:	61da      	str	r2, [r3, #28]

      /* SDRAM initialization sequence */
      if(MT48LC4M32B2_Init(&hsdram[Instance], &pRegMode) != MT48LC4M32B2_OK)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2234      	movs	r2, #52	@ 0x34
 8003908:	fb02 f303 	mul.w	r3, r2, r3
 800390c:	4a08      	ldr	r2, [pc, #32]	@ (8003930 <BSP_SDRAM_Init+0xb0>)
 800390e:	4413      	add	r3, r2
 8003910:	4908      	ldr	r1, [pc, #32]	@ (8003934 <BSP_SDRAM_Init+0xb4>)
 8003912:	4618      	mov	r0, r3
 8003914:	f7fd f89c 	bl	8000a50 <MT48LC4M32B2_Init>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d002      	beq.n	8003924 <BSP_SDRAM_Init+0xa4>
      {
        ret =  BSP_ERROR_COMPONENT_FAILURE;
 800391e:	f06f 0304 	mvn.w	r3, #4
 8003922:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  return ret;
 8003924:	68fb      	ldr	r3, [r7, #12]
}
 8003926:	4618      	mov	r0, r3
 8003928:	3710      	adds	r7, #16
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	24000ecc 	.word	0x24000ecc
 8003934:	24000f00 	.word	0x24000f00

08003938 <MX_SDRAM_BANK2_Init>:
  * @param  RowBitsNumber Number of row to set
  * @param  MemoryDataWidth The momory width 16 or 32bits
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_SDRAM_BANK2_Init(SDRAM_HandleTypeDef *hSdram, uint32_t RowBitsNumber, uint32_t MemoryDataWidth)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b08c      	sub	sp, #48	@ 0x30
 800393c:	af00      	add	r7, sp, #0
 800393e:	60f8      	str	r0, [r7, #12]
 8003940:	60b9      	str	r1, [r7, #8]
 8003942:	607a      	str	r2, [r7, #4]
  FMC_SDRAM_TimingTypeDef sdram_timing;

  /* SDRAM device configuration */
  hsdram->Instance = FMC_SDRAM_DEVICE;
 8003944:	4b20      	ldr	r3, [pc, #128]	@ (80039c8 <MX_SDRAM_BANK2_Init+0x90>)
 8003946:	4a21      	ldr	r2, [pc, #132]	@ (80039cc <MX_SDRAM_BANK2_Init+0x94>)
 8003948:	601a      	str	r2, [r3, #0]

  /* SDRAM handle configuration */
  hSdram->Init.SDBank             = FMC_SDRAM_BANK2;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2201      	movs	r2, #1
 800394e:	605a      	str	r2, [r3, #4]
  hSdram->Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2200      	movs	r2, #0
 8003954:	609a      	str	r2, [r3, #8]
  hSdram->Init.RowBitsNumber      = RowBitsNumber;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	68ba      	ldr	r2, [r7, #8]
 800395a:	60da      	str	r2, [r3, #12]
  hSdram->Init.MemoryDataWidth    = MemoryDataWidth;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	611a      	str	r2, [r3, #16]
  hsdram->Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003962:	4b19      	ldr	r3, [pc, #100]	@ (80039c8 <MX_SDRAM_BANK2_Init+0x90>)
 8003964:	2240      	movs	r2, #64	@ 0x40
 8003966:	615a      	str	r2, [r3, #20]
  hSdram->Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800396e:	619a      	str	r2, [r3, #24]
  hSdram->Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2200      	movs	r2, #0
 8003974:	61da      	str	r2, [r3, #28]
  hSdram->Init.SDClockPeriod      = FMC_SDRAM_CLOCK_PERIOD_2;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800397c:	621a      	str	r2, [r3, #32]
  hSdram->Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003984:	625a      	str	r2, [r3, #36]	@ 0x24
  hSdram->Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2200      	movs	r2, #0
 800398a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Timing configuration for as SDRAM */
  sdram_timing.LoadToActiveDelay    = 2;
 800398c:	2302      	movs	r3, #2
 800398e:	617b      	str	r3, [r7, #20]
  sdram_timing.ExitSelfRefreshDelay = 7;
 8003990:	2307      	movs	r3, #7
 8003992:	61bb      	str	r3, [r7, #24]
  sdram_timing.SelfRefreshTime      = 4;
 8003994:	2304      	movs	r3, #4
 8003996:	61fb      	str	r3, [r7, #28]
  sdram_timing.RowCycleDelay        = 7;
 8003998:	2307      	movs	r3, #7
 800399a:	623b      	str	r3, [r7, #32]
  sdram_timing.WriteRecoveryTime    = 2;
 800399c:	2302      	movs	r3, #2
 800399e:	627b      	str	r3, [r7, #36]	@ 0x24
  sdram_timing.RPDelay              = 2;
 80039a0:	2302      	movs	r3, #2
 80039a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sdram_timing.RCDDelay             = 2;
 80039a4:	2302      	movs	r3, #2
 80039a6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* SDRAM controller initialization */
  if(HAL_SDRAM_Init(hSdram, &sdram_timing) != HAL_OK)
 80039a8:	f107 0314 	add.w	r3, r7, #20
 80039ac:	4619      	mov	r1, r3
 80039ae:	68f8      	ldr	r0, [r7, #12]
 80039b0:	f005 fac2 	bl	8008f38 <HAL_SDRAM_Init>
 80039b4:	4603      	mov	r3, r0
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d001      	beq.n	80039be <MX_SDRAM_BANK2_Init+0x86>
  {
    return  HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e000      	b.n	80039c0 <MX_SDRAM_BANK2_Init+0x88>
  }
  return HAL_OK;
 80039be:	2300      	movs	r3, #0
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	3730      	adds	r7, #48	@ 0x30
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	24000ecc 	.word	0x24000ecc
 80039cc:	52004140 	.word	0x52004140

080039d0 <SDRAM_MspInit>:
  * @brief  Initializes SDRAM MSP.
  * @param  hSdram SDRAM handle
  * @retval None
  */
static void SDRAM_MspInit(SDRAM_HandleTypeDef  *hSdram)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b08e      	sub	sp, #56	@ 0x38
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  static MDMA_HandleTypeDef mdma_handle;
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 80039d8:	4b73      	ldr	r3, [pc, #460]	@ (8003ba8 <SDRAM_MspInit+0x1d8>)
 80039da:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80039de:	4a72      	ldr	r2, [pc, #456]	@ (8003ba8 <SDRAM_MspInit+0x1d8>)
 80039e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80039e4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80039e8:	4b6f      	ldr	r3, [pc, #444]	@ (8003ba8 <SDRAM_MspInit+0x1d8>)
 80039ea:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80039ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039f2:	623b      	str	r3, [r7, #32]
 80039f4:	6a3b      	ldr	r3, [r7, #32]

  /* Enable chosen MDMAx clock */
  SDRAM_MDMAx_CLK_ENABLE();
 80039f6:	4b6c      	ldr	r3, [pc, #432]	@ (8003ba8 <SDRAM_MspInit+0x1d8>)
 80039f8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80039fc:	4a6a      	ldr	r2, [pc, #424]	@ (8003ba8 <SDRAM_MspInit+0x1d8>)
 80039fe:	f043 0301 	orr.w	r3, r3, #1
 8003a02:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8003a06:	4b68      	ldr	r3, [pc, #416]	@ (8003ba8 <SDRAM_MspInit+0x1d8>)
 8003a08:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003a0c:	f003 0301 	and.w	r3, r3, #1
 8003a10:	61fb      	str	r3, [r7, #28]
 8003a12:	69fb      	ldr	r3, [r7, #28]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a14:	4b64      	ldr	r3, [pc, #400]	@ (8003ba8 <SDRAM_MspInit+0x1d8>)
 8003a16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a1a:	4a63      	ldr	r2, [pc, #396]	@ (8003ba8 <SDRAM_MspInit+0x1d8>)
 8003a1c:	f043 0308 	orr.w	r3, r3, #8
 8003a20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a24:	4b60      	ldr	r3, [pc, #384]	@ (8003ba8 <SDRAM_MspInit+0x1d8>)
 8003a26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a2a:	f003 0308 	and.w	r3, r3, #8
 8003a2e:	61bb      	str	r3, [r7, #24]
 8003a30:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003a32:	4b5d      	ldr	r3, [pc, #372]	@ (8003ba8 <SDRAM_MspInit+0x1d8>)
 8003a34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a38:	4a5b      	ldr	r2, [pc, #364]	@ (8003ba8 <SDRAM_MspInit+0x1d8>)
 8003a3a:	f043 0310 	orr.w	r3, r3, #16
 8003a3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a42:	4b59      	ldr	r3, [pc, #356]	@ (8003ba8 <SDRAM_MspInit+0x1d8>)
 8003a44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a48:	f003 0310 	and.w	r3, r3, #16
 8003a4c:	617b      	str	r3, [r7, #20]
 8003a4e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003a50:	4b55      	ldr	r3, [pc, #340]	@ (8003ba8 <SDRAM_MspInit+0x1d8>)
 8003a52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a56:	4a54      	ldr	r2, [pc, #336]	@ (8003ba8 <SDRAM_MspInit+0x1d8>)
 8003a58:	f043 0320 	orr.w	r3, r3, #32
 8003a5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a60:	4b51      	ldr	r3, [pc, #324]	@ (8003ba8 <SDRAM_MspInit+0x1d8>)
 8003a62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a66:	f003 0320 	and.w	r3, r3, #32
 8003a6a:	613b      	str	r3, [r7, #16]
 8003a6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003a6e:	4b4e      	ldr	r3, [pc, #312]	@ (8003ba8 <SDRAM_MspInit+0x1d8>)
 8003a70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a74:	4a4c      	ldr	r2, [pc, #304]	@ (8003ba8 <SDRAM_MspInit+0x1d8>)
 8003a76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a7a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a7e:	4b4a      	ldr	r3, [pc, #296]	@ (8003ba8 <SDRAM_MspInit+0x1d8>)
 8003a80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a88:	60fb      	str	r3, [r7, #12]
 8003a8a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003a8c:	4b46      	ldr	r3, [pc, #280]	@ (8003ba8 <SDRAM_MspInit+0x1d8>)
 8003a8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a92:	4a45      	ldr	r2, [pc, #276]	@ (8003ba8 <SDRAM_MspInit+0x1d8>)
 8003a94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a98:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a9c:	4b42      	ldr	r3, [pc, #264]	@ (8003ba8 <SDRAM_MspInit+0x1d8>)
 8003a9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aa6:	60bb      	str	r3, [r7, #8]
 8003aa8:	68bb      	ldr	r3, [r7, #8]

  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003aaa:	2302      	movs	r3, #2
 8003aac:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8003ab6:	230c      	movs	r3, #12
 8003ab8:	637b      	str	r3, [r7, #52]	@ 0x34

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 8003aba:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8003abe:	627b      	str	r3, [r7, #36]	@ 0x24
                              GPIO_PIN_14 | GPIO_PIN_15;


  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8003ac0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ac4:	4619      	mov	r1, r3
 8003ac6:	4839      	ldr	r0, [pc, #228]	@ (8003bac <SDRAM_MspInit+0x1dc>)
 8003ac8:	f001 f920 	bl	8004d0c <HAL_GPIO_Init>

  /* GPIOE configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8003acc:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8003ad0:	627b      	str	r3, [r7, #36]	@ 0x24
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;

  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8003ad2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ad6:	4619      	mov	r1, r3
 8003ad8:	4835      	ldr	r0, [pc, #212]	@ (8003bb0 <SDRAM_MspInit+0x1e0>)
 8003ada:	f001 f917 	bl	8004d0c <HAL_GPIO_Init>

  /* GPIOF configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8003ade:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8003ae2:	627b      	str	r3, [r7, #36]	@ 0x24
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;

  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8003ae4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ae8:	4619      	mov	r1, r3
 8003aea:	4832      	ldr	r0, [pc, #200]	@ (8003bb4 <SDRAM_MspInit+0x1e4>)
 8003aec:	f001 f90e 	bl	8004d0c <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
 8003af0:	f248 1333 	movw	r3, #33075	@ 0x8133
 8003af4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8003af6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003afa:	4619      	mov	r1, r3
 8003afc:	482e      	ldr	r0, [pc, #184]	@ (8003bb8 <SDRAM_MspInit+0x1e8>)
 8003afe:	f001 f905 	bl	8004d0c <HAL_GPIO_Init>

  /* GPIOH configuration */
  gpio_init_structure.Pin   = GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 ;
 8003b02:	23e0      	movs	r3, #224	@ 0xe0
 8003b04:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOH, &gpio_init_structure);
 8003b06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b0a:	4619      	mov	r1, r3
 8003b0c:	482b      	ldr	r0, [pc, #172]	@ (8003bbc <SDRAM_MspInit+0x1ec>)
 8003b0e:	f001 f8fd 	bl	8004d0c <HAL_GPIO_Init>



  /* Configure common MDMA parameters */
  mdma_handle.Init.Request = MDMA_REQUEST_SW;
 8003b12:	4b2b      	ldr	r3, [pc, #172]	@ (8003bc0 <SDRAM_MspInit+0x1f0>)
 8003b14:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003b18:	605a      	str	r2, [r3, #4]
  mdma_handle.Init.TransferTriggerMode = MDMA_BLOCK_TRANSFER;
 8003b1a:	4b29      	ldr	r3, [pc, #164]	@ (8003bc0 <SDRAM_MspInit+0x1f0>)
 8003b1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b20:	609a      	str	r2, [r3, #8]
  mdma_handle.Init.Priority = MDMA_PRIORITY_HIGH;
 8003b22:	4b27      	ldr	r3, [pc, #156]	@ (8003bc0 <SDRAM_MspInit+0x1f0>)
 8003b24:	2280      	movs	r2, #128	@ 0x80
 8003b26:	60da      	str	r2, [r3, #12]
  mdma_handle.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8003b28:	4b25      	ldr	r3, [pc, #148]	@ (8003bc0 <SDRAM_MspInit+0x1f0>)
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	611a      	str	r2, [r3, #16]
  mdma_handle.Init.SourceInc = MDMA_SRC_INC_WORD;
 8003b2e:	4b24      	ldr	r3, [pc, #144]	@ (8003bc0 <SDRAM_MspInit+0x1f0>)
 8003b30:	f240 2202 	movw	r2, #514	@ 0x202
 8003b34:	615a      	str	r2, [r3, #20]
  mdma_handle.Init.DestinationInc = MDMA_DEST_INC_WORD;
 8003b36:	4b22      	ldr	r3, [pc, #136]	@ (8003bc0 <SDRAM_MspInit+0x1f0>)
 8003b38:	f640 0208 	movw	r2, #2056	@ 0x808
 8003b3c:	619a      	str	r2, [r3, #24]
  mdma_handle.Init.SourceDataSize = MDMA_SRC_DATASIZE_WORD;
 8003b3e:	4b20      	ldr	r3, [pc, #128]	@ (8003bc0 <SDRAM_MspInit+0x1f0>)
 8003b40:	2220      	movs	r2, #32
 8003b42:	61da      	str	r2, [r3, #28]
  mdma_handle.Init.DestDataSize = MDMA_DEST_DATASIZE_WORD;
 8003b44:	4b1e      	ldr	r3, [pc, #120]	@ (8003bc0 <SDRAM_MspInit+0x1f0>)
 8003b46:	2280      	movs	r2, #128	@ 0x80
 8003b48:	621a      	str	r2, [r3, #32]
  mdma_handle.Init.DataAlignment = MDMA_DATAALIGN_PACKENABLE;
 8003b4a:	4b1d      	ldr	r3, [pc, #116]	@ (8003bc0 <SDRAM_MspInit+0x1f0>)
 8003b4c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003b50:	625a      	str	r2, [r3, #36]	@ 0x24
  mdma_handle.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8003b52:	4b1b      	ldr	r3, [pc, #108]	@ (8003bc0 <SDRAM_MspInit+0x1f0>)
 8003b54:	2200      	movs	r2, #0
 8003b56:	62da      	str	r2, [r3, #44]	@ 0x2c
  mdma_handle.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 8003b58:	4b19      	ldr	r3, [pc, #100]	@ (8003bc0 <SDRAM_MspInit+0x1f0>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	631a      	str	r2, [r3, #48]	@ 0x30
  mdma_handle.Init.BufferTransferLength = 128;
 8003b5e:	4b18      	ldr	r3, [pc, #96]	@ (8003bc0 <SDRAM_MspInit+0x1f0>)
 8003b60:	2280      	movs	r2, #128	@ 0x80
 8003b62:	629a      	str	r2, [r3, #40]	@ 0x28
  mdma_handle.Init.SourceBlockAddressOffset = 0;
 8003b64:	4b16      	ldr	r3, [pc, #88]	@ (8003bc0 <SDRAM_MspInit+0x1f0>)
 8003b66:	2200      	movs	r2, #0
 8003b68:	635a      	str	r2, [r3, #52]	@ 0x34
  mdma_handle.Init.DestBlockAddressOffset = 0;
 8003b6a:	4b15      	ldr	r3, [pc, #84]	@ (8003bc0 <SDRAM_MspInit+0x1f0>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	639a      	str	r2, [r3, #56]	@ 0x38


  mdma_handle.Instance = SDRAM_MDMAx_CHANNEL;
 8003b70:	4b13      	ldr	r3, [pc, #76]	@ (8003bc0 <SDRAM_MspInit+0x1f0>)
 8003b72:	4a14      	ldr	r2, [pc, #80]	@ (8003bc4 <SDRAM_MspInit+0x1f4>)
 8003b74:	601a      	str	r2, [r3, #0]

   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hmdma, mdma_handle);
 8003b76:	4b14      	ldr	r3, [pc, #80]	@ (8003bc8 <SDRAM_MspInit+0x1f8>)
 8003b78:	4a11      	ldr	r2, [pc, #68]	@ (8003bc0 <SDRAM_MspInit+0x1f0>)
 8003b7a:	631a      	str	r2, [r3, #48]	@ 0x30
 8003b7c:	4b10      	ldr	r3, [pc, #64]	@ (8003bc0 <SDRAM_MspInit+0x1f0>)
 8003b7e:	4a12      	ldr	r2, [pc, #72]	@ (8003bc8 <SDRAM_MspInit+0x1f8>)
 8003b80:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Deinitialize the stream for new transfer */
  HAL_MDMA_DeInit(&mdma_handle);
 8003b82:	480f      	ldr	r0, [pc, #60]	@ (8003bc0 <SDRAM_MspInit+0x1f0>)
 8003b84:	f002 fd18 	bl	80065b8 <HAL_MDMA_DeInit>

  /* Configure the DMA stream */
  HAL_MDMA_Init(&mdma_handle);
 8003b88:	480d      	ldr	r0, [pc, #52]	@ (8003bc0 <SDRAM_MspInit+0x1f0>)
 8003b8a:	f002 fcc9 	bl	8006520 <HAL_MDMA_Init>

  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_MDMAx_IRQn, 0x0F, 0);
 8003b8e:	2200      	movs	r2, #0
 8003b90:	210f      	movs	r1, #15
 8003b92:	207a      	movs	r0, #122	@ 0x7a
 8003b94:	f000 fd58 	bl	8004648 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_MDMAx_IRQn);
 8003b98:	207a      	movs	r0, #122	@ 0x7a
 8003b9a:	f000 fd6f 	bl	800467c <HAL_NVIC_EnableIRQ>
}
 8003b9e:	bf00      	nop
 8003ba0:	3738      	adds	r7, #56	@ 0x38
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	58024400 	.word	0x58024400
 8003bac:	58020c00 	.word	0x58020c00
 8003bb0:	58021000 	.word	0x58021000
 8003bb4:	58021400 	.word	0x58021400
 8003bb8:	58021800 	.word	0x58021800
 8003bbc:	58021c00 	.word	0x58021c00
 8003bc0:	24000f20 	.word	0x24000f20
 8003bc4:	52000040 	.word	0x52000040
 8003bc8:	24000ecc 	.word	0x24000ecc

08003bcc <BSP_TS_Init>:
  * @param  Instance TS instance. Could be only 0.
  * @param  TS_Init  TS Init structure
  * @retval BSP status
  */
int32_t BSP_TS_Init(uint32_t Instance, TS_Init_t *TS_Init)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b088      	sub	sp, #32
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	61fb      	str	r3, [r7, #28]

  if((Instance >=TS_INSTANCES_NBR) || (TS_Init->Width == 0U) ||( TS_Init->Width > TS_MAX_WIDTH) ||\
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d11c      	bne.n	8003c1a <BSP_TS_Init+0x4e>
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d018      	beq.n	8003c1a <BSP_TS_Init+0x4e>
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8003bf0:	d813      	bhi.n	8003c1a <BSP_TS_Init+0x4e>
                         (TS_Init->Height == 0U) ||( TS_Init->Height > TS_MAX_HEIGHT) ||\
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	685b      	ldr	r3, [r3, #4]
  if((Instance >=TS_INSTANCES_NBR) || (TS_Init->Width == 0U) ||( TS_Init->Width > TS_MAX_WIDTH) ||\
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d00f      	beq.n	8003c1a <BSP_TS_Init+0x4e>
                         (TS_Init->Height == 0U) ||( TS_Init->Height > TS_MAX_HEIGHT) ||\
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 8003c02:	d80a      	bhi.n	8003c1a <BSP_TS_Init+0x4e>
                         (TS_Init->Accuracy > TS_MIN((TS_Init->Width), (TS_Init->Height))))
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	68da      	ldr	r2, [r3, #12]
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	6819      	ldr	r1, [r3, #0]
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	428b      	cmp	r3, r1
 8003c12:	bf28      	it	cs
 8003c14:	460b      	movcs	r3, r1
                         (TS_Init->Height == 0U) ||( TS_Init->Height > TS_MAX_HEIGHT) ||\
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d903      	bls.n	8003c22 <BSP_TS_Init+0x56>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003c1a:	f06f 0301 	mvn.w	r3, #1
 8003c1e:	61fb      	str	r3, [r7, #28]
 8003c20:	e06e      	b.n	8003d00 <BSP_TS_Init+0x134>
  }
  else
  {
    if(FT5336_Probe(Instance) != BSP_ERROR_NONE)
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f000 f98c 	bl	8003f40 <FT5336_Probe>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d003      	beq.n	8003c36 <BSP_TS_Init+0x6a>
    {
      ret = BSP_ERROR_NO_INIT;
 8003c2e:	f04f 33ff 	mov.w	r3, #4294967295
 8003c32:	61fb      	str	r3, [r7, #28]
 8003c34:	e064      	b.n	8003d00 <BSP_TS_Init+0x134>
    else
    {
      TS_Capabilities_t Capabilities;
      uint32_t i;
      /* Store parameters on TS context */
      Ts_Ctx[Instance].Width             = TS_Init->Width;
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	4934      	ldr	r1, [pc, #208]	@ (8003d0c <BSP_TS_Init+0x140>)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	019b      	lsls	r3, r3, #6
 8003c40:	440b      	add	r3, r1
 8003c42:	601a      	str	r2, [r3, #0]
      Ts_Ctx[Instance].Height            = TS_Init->Height;
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	685a      	ldr	r2, [r3, #4]
 8003c48:	4930      	ldr	r1, [pc, #192]	@ (8003d0c <BSP_TS_Init+0x140>)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	019b      	lsls	r3, r3, #6
 8003c4e:	440b      	add	r3, r1
 8003c50:	3304      	adds	r3, #4
 8003c52:	601a      	str	r2, [r3, #0]
      Ts_Ctx[Instance].Orientation       = TS_Init->Orientation;
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	689a      	ldr	r2, [r3, #8]
 8003c58:	492c      	ldr	r1, [pc, #176]	@ (8003d0c <BSP_TS_Init+0x140>)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	019b      	lsls	r3, r3, #6
 8003c5e:	440b      	add	r3, r1
 8003c60:	3308      	adds	r3, #8
 8003c62:	601a      	str	r2, [r3, #0]
      Ts_Ctx[Instance].Accuracy          = TS_Init->Accuracy;
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	68da      	ldr	r2, [r3, #12]
 8003c68:	4928      	ldr	r1, [pc, #160]	@ (8003d0c <BSP_TS_Init+0x140>)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	019b      	lsls	r3, r3, #6
 8003c6e:	440b      	add	r3, r1
 8003c70:	330c      	adds	r3, #12
 8003c72:	601a      	str	r2, [r3, #0]
      /* Get capabilities to retrieve maximum values of X and Y */
        if (Ts_Drv->GetCapabilities(Ts_CompObj[Instance], &Capabilities) < 0)
 8003c74:	4b26      	ldr	r3, [pc, #152]	@ (8003d10 <BSP_TS_Init+0x144>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	69db      	ldr	r3, [r3, #28]
 8003c7a:	4926      	ldr	r1, [pc, #152]	@ (8003d14 <BSP_TS_Init+0x148>)
 8003c7c:	687a      	ldr	r2, [r7, #4]
 8003c7e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003c82:	f107 010c 	add.w	r1, r7, #12
 8003c86:	4610      	mov	r0, r2
 8003c88:	4798      	blx	r3
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	da03      	bge.n	8003c98 <BSP_TS_Init+0xcc>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8003c90:	f06f 0304 	mvn.w	r3, #4
 8003c94:	61fb      	str	r3, [r7, #28]
 8003c96:	e033      	b.n	8003d00 <BSP_TS_Init+0x134>
      }
      else
      {
        /* Store maximum X and Y on context */
        Ts_Ctx[Instance].MaxX = Capabilities.MaxXl;
 8003c98:	693a      	ldr	r2, [r7, #16]
 8003c9a:	491c      	ldr	r1, [pc, #112]	@ (8003d0c <BSP_TS_Init+0x140>)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	019b      	lsls	r3, r3, #6
 8003ca0:	440b      	add	r3, r1
 8003ca2:	3310      	adds	r3, #16
 8003ca4:	601a      	str	r2, [r3, #0]
        Ts_Ctx[Instance].MaxY = Capabilities.MaxYl;
 8003ca6:	697a      	ldr	r2, [r7, #20]
 8003ca8:	4918      	ldr	r1, [pc, #96]	@ (8003d0c <BSP_TS_Init+0x140>)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	019b      	lsls	r3, r3, #6
 8003cae:	440b      	add	r3, r1
 8003cb0:	3314      	adds	r3, #20
 8003cb2:	601a      	str	r2, [r3, #0]
        /* Initialize previous position in order to always detect first touch */
        for(i = 0; i < TS_TOUCH_NBR; i++)
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	61bb      	str	r3, [r7, #24]
 8003cb8:	e01f      	b.n	8003cfa <BSP_TS_Init+0x12e>
        {
          Ts_Ctx[Instance].PreviousX[i] = TS_Init->Width + TS_Init->Accuracy + 1U;
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	68db      	ldr	r3, [r3, #12]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	1c5a      	adds	r2, r3, #1
 8003cc6:	4811      	ldr	r0, [pc, #68]	@ (8003d0c <BSP_TS_Init+0x140>)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	0119      	lsls	r1, r3, #4
 8003ccc:	69bb      	ldr	r3, [r7, #24]
 8003cce:	440b      	add	r3, r1
 8003cd0:	3306      	adds	r3, #6
 8003cd2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
          Ts_Ctx[Instance].PreviousY[i] = TS_Init->Height + TS_Init->Accuracy + 1U;
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	685a      	ldr	r2, [r3, #4]
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	4413      	add	r3, r2
 8003ce0:	1c5a      	adds	r2, r3, #1
 8003ce2:	480a      	ldr	r0, [pc, #40]	@ (8003d0c <BSP_TS_Init+0x140>)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	0119      	lsls	r1, r3, #4
 8003ce8:	69bb      	ldr	r3, [r7, #24]
 8003cea:	440b      	add	r3, r1
 8003cec:	330a      	adds	r3, #10
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	4403      	add	r3, r0
 8003cf2:	605a      	str	r2, [r3, #4]
        for(i = 0; i < TS_TOUCH_NBR; i++)
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	3301      	adds	r3, #1
 8003cf8:	61bb      	str	r3, [r7, #24]
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	2b04      	cmp	r3, #4
 8003cfe:	d9dc      	bls.n	8003cba <BSP_TS_Init+0xee>
        }
      }
    }
  }

  return ret;
 8003d00:	69fb      	ldr	r3, [r7, #28]
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3720      	adds	r7, #32
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
 8003d0a:	bf00      	nop
 8003d0c:	24000f94 	.word	0x24000f94
 8003d10:	24000f8c 	.word	0x24000f8c
 8003d14:	24000f90 	.word	0x24000f90

08003d18 <BSP_TS_GetState>:
  * @param  Instance  TS instance. Could be only 0.
  * @param  TS_State  Pointer to touch screen current state structure
  * @retval BSP status
  */
int32_t BSP_TS_GetState(uint32_t Instance, TS_State_t *TS_State)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b08a      	sub	sp, #40	@ 0x28
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8003d22:	2300      	movs	r3, #0
 8003d24:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t x_oriented, y_oriented;
  uint32_t x_diff, y_diff;

  if(Instance >= TS_INSTANCES_NBR)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d003      	beq.n	8003d34 <BSP_TS_GetState+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003d2c:	f06f 0301 	mvn.w	r3, #1
 8003d30:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d32:	e0f9      	b.n	8003f28 <BSP_TS_GetState+0x210>
  else
  {
    FT5336_State_t state;

    /* Get each touch coordinates */
    if(Ts_Drv->GetState(Ts_CompObj[Instance], &state) < 0)
 8003d34:	4b7f      	ldr	r3, [pc, #508]	@ (8003f34 <BSP_TS_GetState+0x21c>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	691b      	ldr	r3, [r3, #16]
 8003d3a:	497f      	ldr	r1, [pc, #508]	@ (8003f38 <BSP_TS_GetState+0x220>)
 8003d3c:	687a      	ldr	r2, [r7, #4]
 8003d3e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003d42:	f107 0108 	add.w	r1, r7, #8
 8003d46:	4610      	mov	r0, r2
 8003d48:	4798      	blx	r3
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	da03      	bge.n	8003d58 <BSP_TS_GetState+0x40>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8003d50:	f06f 0304 	mvn.w	r3, #4
 8003d54:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d56:	e0e7      	b.n	8003f28 <BSP_TS_GetState+0x210>
    }/* Check and update the number of touches active detected */
    else if(state.TouchDetected != 0U)
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	f000 80d1 	beq.w	8003f02 <BSP_TS_GetState+0x1ea>
    {
      x_oriented = state.TouchX;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	623b      	str	r3, [r7, #32]
      y_oriented = state.TouchY;
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	61fb      	str	r3, [r7, #28]

      if((Ts_Ctx[Instance].Orientation & TS_SWAP_XY) == TS_SWAP_XY)
 8003d68:	4a74      	ldr	r2, [pc, #464]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	019b      	lsls	r3, r3, #6
 8003d6e:	4413      	add	r3, r2
 8003d70:	3308      	adds	r3, #8
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0308 	and.w	r3, r3, #8
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d003      	beq.n	8003d84 <BSP_TS_GetState+0x6c>
      {
        x_oriented = state.TouchY;
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	623b      	str	r3, [r7, #32]
        y_oriented = state.TouchX;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	61fb      	str	r3, [r7, #28]
      }

      if((Ts_Ctx[Instance].Orientation & TS_SWAP_X) == TS_SWAP_X)
 8003d84:	4a6d      	ldr	r2, [pc, #436]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	019b      	lsls	r3, r3, #6
 8003d8a:	4413      	add	r3, r2
 8003d8c:	3308      	adds	r3, #8
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0302 	and.w	r3, r3, #2
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d009      	beq.n	8003dac <BSP_TS_GetState+0x94>
      {
        x_oriented = Ts_Ctx[Instance].MaxX - state.TouchX - 1UL;
 8003d98:	4a68      	ldr	r2, [pc, #416]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	019b      	lsls	r3, r3, #6
 8003d9e:	4413      	add	r3, r2
 8003da0:	3310      	adds	r3, #16
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	1ad3      	subs	r3, r2, r3
 8003da8:	3b01      	subs	r3, #1
 8003daa:	623b      	str	r3, [r7, #32]
      }

      if((Ts_Ctx[Instance].Orientation & TS_SWAP_Y) == TS_SWAP_Y)
 8003dac:	4a63      	ldr	r2, [pc, #396]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	019b      	lsls	r3, r3, #6
 8003db2:	4413      	add	r3, r2
 8003db4:	3308      	adds	r3, #8
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 0304 	and.w	r3, r3, #4
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d008      	beq.n	8003dd2 <BSP_TS_GetState+0xba>
      {
        y_oriented = Ts_Ctx[Instance].MaxY - state.TouchY;
 8003dc0:	4a5e      	ldr	r2, [pc, #376]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	019b      	lsls	r3, r3, #6
 8003dc6:	4413      	add	r3, r2
 8003dc8:	3314      	adds	r3, #20
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	1ad3      	subs	r3, r2, r3
 8003dd0:	61fb      	str	r3, [r7, #28]
      }

      /* Apply boundary */
      TS_State->TouchX = (x_oriented * Ts_Ctx[Instance].Width) / Ts_Ctx[Instance].MaxX;
 8003dd2:	4a5a      	ldr	r2, [pc, #360]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	019b      	lsls	r3, r3, #6
 8003dd8:	4413      	add	r3, r2
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	6a3a      	ldr	r2, [r7, #32]
 8003dde:	fb03 f202 	mul.w	r2, r3, r2
 8003de2:	4956      	ldr	r1, [pc, #344]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	019b      	lsls	r3, r3, #6
 8003de8:	440b      	add	r3, r1
 8003dea:	3310      	adds	r3, #16
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	fbb2 f2f3 	udiv	r2, r2, r3
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	605a      	str	r2, [r3, #4]
      TS_State->TouchY = (y_oriented * Ts_Ctx[Instance].Height) / Ts_Ctx[Instance].MaxY;
 8003df6:	4a51      	ldr	r2, [pc, #324]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	019b      	lsls	r3, r3, #6
 8003dfc:	4413      	add	r3, r2
 8003dfe:	3304      	adds	r3, #4
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	69fa      	ldr	r2, [r7, #28]
 8003e04:	fb03 f202 	mul.w	r2, r3, r2
 8003e08:	494c      	ldr	r1, [pc, #304]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	019b      	lsls	r3, r3, #6
 8003e0e:	440b      	add	r3, r1
 8003e10:	3314      	adds	r3, #20
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	609a      	str	r2, [r3, #8]
      /* Store Current TS state */
      TS_State->TouchDetected = state.TouchDetected;
 8003e1c:	68ba      	ldr	r2, [r7, #8]
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	601a      	str	r2, [r3, #0]

      /* Check accuracy */
      x_diff = (TS_State->TouchX > Ts_Ctx[Instance].PreviousX[0])?
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	685a      	ldr	r2, [r3, #4]
 8003e26:	4945      	ldr	r1, [pc, #276]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	019b      	lsls	r3, r3, #6
 8003e2c:	440b      	add	r3, r1
 8003e2e:	3318      	adds	r3, #24
 8003e30:	681b      	ldr	r3, [r3, #0]
        (TS_State->TouchX - Ts_Ctx[Instance].PreviousX[0]):
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d909      	bls.n	8003e4a <BSP_TS_GetState+0x132>
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	685a      	ldr	r2, [r3, #4]
 8003e3a:	4940      	ldr	r1, [pc, #256]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	019b      	lsls	r3, r3, #6
 8003e40:	440b      	add	r3, r1
 8003e42:	3318      	adds	r3, #24
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	e008      	b.n	8003e5c <BSP_TS_GetState+0x144>
        (Ts_Ctx[Instance].PreviousX[0] - TS_State->TouchX);
 8003e4a:	4a3c      	ldr	r2, [pc, #240]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	019b      	lsls	r3, r3, #6
 8003e50:	4413      	add	r3, r2
 8003e52:	3318      	adds	r3, #24
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	685b      	ldr	r3, [r3, #4]
        (TS_State->TouchX - Ts_Ctx[Instance].PreviousX[0]):
 8003e5a:	1ad3      	subs	r3, r2, r3
      x_diff = (TS_State->TouchX > Ts_Ctx[Instance].PreviousX[0])?
 8003e5c:	61bb      	str	r3, [r7, #24]

        y_diff = (TS_State->TouchY > Ts_Ctx[Instance].PreviousY[0])?
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	689a      	ldr	r2, [r3, #8]
 8003e62:	4936      	ldr	r1, [pc, #216]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	019b      	lsls	r3, r3, #6
 8003e68:	440b      	add	r3, r1
 8003e6a:	332c      	adds	r3, #44	@ 0x2c
 8003e6c:	681b      	ldr	r3, [r3, #0]
          (TS_State->TouchY - Ts_Ctx[Instance].PreviousY[0]):
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d909      	bls.n	8003e86 <BSP_TS_GetState+0x16e>
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	689a      	ldr	r2, [r3, #8]
 8003e76:	4931      	ldr	r1, [pc, #196]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	019b      	lsls	r3, r3, #6
 8003e7c:	440b      	add	r3, r1
 8003e7e:	332c      	adds	r3, #44	@ 0x2c
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	e008      	b.n	8003e98 <BSP_TS_GetState+0x180>
          (Ts_Ctx[Instance].PreviousY[0] - TS_State->TouchY);
 8003e86:	4a2d      	ldr	r2, [pc, #180]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	019b      	lsls	r3, r3, #6
 8003e8c:	4413      	add	r3, r2
 8003e8e:	332c      	adds	r3, #44	@ 0x2c
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	689b      	ldr	r3, [r3, #8]
          (TS_State->TouchY - Ts_Ctx[Instance].PreviousY[0]):
 8003e96:	1ad3      	subs	r3, r2, r3
        y_diff = (TS_State->TouchY > Ts_Ctx[Instance].PreviousY[0])?
 8003e98:	617b      	str	r3, [r7, #20]


          if ((x_diff > Ts_Ctx[Instance].Accuracy) || (y_diff > Ts_Ctx[Instance].Accuracy))
 8003e9a:	4a28      	ldr	r2, [pc, #160]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	019b      	lsls	r3, r3, #6
 8003ea0:	4413      	add	r3, r2
 8003ea2:	330c      	adds	r3, #12
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	69ba      	ldr	r2, [r7, #24]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d808      	bhi.n	8003ebe <BSP_TS_GetState+0x1a6>
 8003eac:	4a23      	ldr	r2, [pc, #140]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	019b      	lsls	r3, r3, #6
 8003eb2:	4413      	add	r3, r2
 8003eb4:	330c      	adds	r3, #12
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	697a      	ldr	r2, [r7, #20]
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d910      	bls.n	8003ee0 <BSP_TS_GetState+0x1c8>
          {
            /* New touch detected */
            Ts_Ctx[Instance].PreviousX[0] = TS_State->TouchX;
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	685a      	ldr	r2, [r3, #4]
 8003ec2:	491e      	ldr	r1, [pc, #120]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	019b      	lsls	r3, r3, #6
 8003ec8:	440b      	add	r3, r1
 8003eca:	3318      	adds	r3, #24
 8003ecc:	601a      	str	r2, [r3, #0]
            Ts_Ctx[Instance].PreviousY[0] = TS_State->TouchY;
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	689a      	ldr	r2, [r3, #8]
 8003ed2:	491a      	ldr	r1, [pc, #104]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	019b      	lsls	r3, r3, #6
 8003ed8:	440b      	add	r3, r1
 8003eda:	332c      	adds	r3, #44	@ 0x2c
 8003edc:	601a      	str	r2, [r3, #0]
 8003ede:	e023      	b.n	8003f28 <BSP_TS_GetState+0x210>
          }
          else
          {
            TS_State->TouchX = Ts_Ctx[Instance].PreviousX[0];
 8003ee0:	4a16      	ldr	r2, [pc, #88]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	019b      	lsls	r3, r3, #6
 8003ee6:	4413      	add	r3, r2
 8003ee8:	3318      	adds	r3, #24
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	605a      	str	r2, [r3, #4]
            TS_State->TouchY = Ts_Ctx[Instance].PreviousY[0];
 8003ef0:	4a12      	ldr	r2, [pc, #72]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	019b      	lsls	r3, r3, #6
 8003ef6:	4413      	add	r3, r2
 8003ef8:	332c      	adds	r3, #44	@ 0x2c
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	609a      	str	r2, [r3, #8]
 8003f00:	e012      	b.n	8003f28 <BSP_TS_GetState+0x210>
          }
    }
    else
    {
      TS_State->TouchDetected = 0U;
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	2200      	movs	r2, #0
 8003f06:	601a      	str	r2, [r3, #0]
      TS_State->TouchX = Ts_Ctx[Instance].PreviousX[0];
 8003f08:	4a0c      	ldr	r2, [pc, #48]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	019b      	lsls	r3, r3, #6
 8003f0e:	4413      	add	r3, r2
 8003f10:	3318      	adds	r3, #24
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	605a      	str	r2, [r3, #4]
      TS_State->TouchY = Ts_Ctx[Instance].PreviousY[0];
 8003f18:	4a08      	ldr	r2, [pc, #32]	@ (8003f3c <BSP_TS_GetState+0x224>)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	019b      	lsls	r3, r3, #6
 8003f1e:	4413      	add	r3, r2
 8003f20:	332c      	adds	r3, #44	@ 0x2c
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	609a      	str	r2, [r3, #8]
    }
}

return ret;
 8003f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3728      	adds	r7, #40	@ 0x28
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	24000f8c 	.word	0x24000f8c
 8003f38:	24000f90 	.word	0x24000f90
 8003f3c:	24000f94 	.word	0x24000f94

08003f40 <FT5336_Probe>:
  * @brief  Register Bus IOs if component ID is OK
  * @param  Instance TS instance. Could be only 0.
  * @retval BSP status
  */
static int32_t FT5336_Probe(uint32_t Instance)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b08a      	sub	sp, #40	@ 0x28
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	627b      	str	r3, [r7, #36]	@ 0x24
  FT5336_IO_t              IOCtx;
  static FT5336_Object_t   FT5336Obj;
  uint32_t ft5336_id       = 0;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	60bb      	str	r3, [r7, #8]

  /* Configure the touch screen driver */
  IOCtx.Address     = TS_I2C_ADDRESS;
 8003f50:	2370      	movs	r3, #112	@ 0x70
 8003f52:	82bb      	strh	r3, [r7, #20]
  IOCtx.Init        = BSP_I2C4_Init;
 8003f54:	4b23      	ldr	r3, [pc, #140]	@ (8003fe4 <FT5336_Probe+0xa4>)
 8003f56:	60fb      	str	r3, [r7, #12]
  IOCtx.DeInit      = BSP_I2C4_DeInit;
 8003f58:	4b23      	ldr	r3, [pc, #140]	@ (8003fe8 <FT5336_Probe+0xa8>)
 8003f5a:	613b      	str	r3, [r7, #16]
  IOCtx.ReadReg     = BSP_I2C4_ReadReg;
 8003f5c:	4b23      	ldr	r3, [pc, #140]	@ (8003fec <FT5336_Probe+0xac>)
 8003f5e:	61fb      	str	r3, [r7, #28]
  IOCtx.WriteReg    = BSP_I2C4_WriteReg;
 8003f60:	4b23      	ldr	r3, [pc, #140]	@ (8003ff0 <FT5336_Probe+0xb0>)
 8003f62:	61bb      	str	r3, [r7, #24]
  IOCtx.GetTick     = BSP_GetTick;
 8003f64:	4b23      	ldr	r3, [pc, #140]	@ (8003ff4 <FT5336_Probe+0xb4>)
 8003f66:	623b      	str	r3, [r7, #32]

  if(FT5336_RegisterBusIO (&FT5336Obj, &IOCtx) != FT5336_OK)
 8003f68:	f107 030c 	add.w	r3, r7, #12
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	4822      	ldr	r0, [pc, #136]	@ (8003ff8 <FT5336_Probe+0xb8>)
 8003f70:	f7fc fa0e 	bl	8000390 <FT5336_RegisterBusIO>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d003      	beq.n	8003f82 <FT5336_Probe+0x42>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 8003f7a:	f06f 0307 	mvn.w	r3, #7
 8003f7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f80:	e02a      	b.n	8003fd8 <FT5336_Probe+0x98>
  }
  else if(FT5336_ReadID(&FT5336Obj, &ft5336_id) != FT5336_OK)
 8003f82:	f107 0308 	add.w	r3, r7, #8
 8003f86:	4619      	mov	r1, r3
 8003f88:	481b      	ldr	r0, [pc, #108]	@ (8003ff8 <FT5336_Probe+0xb8>)
 8003f8a:	f7fc fafb 	bl	8000584 <FT5336_ReadID>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d003      	beq.n	8003f9c <FT5336_Probe+0x5c>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8003f94:	f06f 0304 	mvn.w	r3, #4
 8003f98:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f9a:	e01d      	b.n	8003fd8 <FT5336_Probe+0x98>
  }
  else if(ft5336_id != FT5336_ID)
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	2b51      	cmp	r3, #81	@ 0x51
 8003fa0:	d003      	beq.n	8003faa <FT5336_Probe+0x6a>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8003fa2:	f06f 0306 	mvn.w	r3, #6
 8003fa6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fa8:	e016      	b.n	8003fd8 <FT5336_Probe+0x98>
  }
  else
  {
    Ts_CompObj[Instance] = &FT5336Obj;
 8003faa:	4a14      	ldr	r2, [pc, #80]	@ (8003ffc <FT5336_Probe+0xbc>)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	4912      	ldr	r1, [pc, #72]	@ (8003ff8 <FT5336_Probe+0xb8>)
 8003fb0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    Ts_Drv = (TS_Drv_t *) &FT5336_TS_Driver;
 8003fb4:	4b12      	ldr	r3, [pc, #72]	@ (8004000 <FT5336_Probe+0xc0>)
 8003fb6:	4a13      	ldr	r2, [pc, #76]	@ (8004004 <FT5336_Probe+0xc4>)
 8003fb8:	601a      	str	r2, [r3, #0]

    if(Ts_Drv->Init(Ts_CompObj[Instance]) != FT5336_OK)
 8003fba:	4b11      	ldr	r3, [pc, #68]	@ (8004000 <FT5336_Probe+0xc0>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	490e      	ldr	r1, [pc, #56]	@ (8003ffc <FT5336_Probe+0xbc>)
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003fc8:	4610      	mov	r0, r2
 8003fca:	4798      	blx	r3
 8003fcc:	4603      	mov	r3, r0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d002      	beq.n	8003fd8 <FT5336_Probe+0x98>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8003fd2:	f06f 0304 	mvn.w	r3, #4
 8003fd6:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }

  return ret;
 8003fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3728      	adds	r7, #40	@ 0x28
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	0800221d 	.word	0x0800221d
 8003fe8:	08002291 	.word	0x08002291
 8003fec:	080023b9 	.word	0x080023b9
 8003ff0:	0800235d 	.word	0x0800235d
 8003ff4:	08002415 	.word	0x08002415
 8003ff8:	24000fd4 	.word	0x24000fd4
 8003ffc:	24000f90 	.word	0x24000f90
 8004000:	24000f8c 	.word	0x24000f8c
 8004004:	24000000 	.word	0x24000000

08004008 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004008:	b480      	push	{r7}
 800400a:	b083      	sub	sp, #12
 800400c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800400e:	4b0a      	ldr	r3, [pc, #40]	@ (8004038 <HAL_MspInit+0x30>)
 8004010:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004014:	4a08      	ldr	r2, [pc, #32]	@ (8004038 <HAL_MspInit+0x30>)
 8004016:	f043 0302 	orr.w	r3, r3, #2
 800401a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800401e:	4b06      	ldr	r3, [pc, #24]	@ (8004038 <HAL_MspInit+0x30>)
 8004020:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004024:	f003 0302 	and.w	r3, r3, #2
 8004028:	607b      	str	r3, [r7, #4]
 800402a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800402c:	bf00      	nop
 800402e:	370c      	adds	r7, #12
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr
 8004038:	58024400 	.word	0x58024400

0800403c <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800403c:	b480      	push	{r7}
 800403e:	af00      	add	r7, sp, #0
}
 8004040:	bf00      	nop
 8004042:	46bd      	mov	sp, r7
 8004044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004048:	4770      	bx	lr

0800404a <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800404a:	b480      	push	{r7}
 800404c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800404e:	bf00      	nop
 8004050:	e7fd      	b.n	800404e <HardFault_Handler+0x4>

08004052 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8004052:	b480      	push	{r7}
 8004054:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8004056:	bf00      	nop
 8004058:	e7fd      	b.n	8004056 <MemManage_Handler+0x4>

0800405a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800405a:	b480      	push	{r7}
 800405c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800405e:	bf00      	nop
 8004060:	e7fd      	b.n	800405e <BusFault_Handler+0x4>

08004062 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8004062:	b480      	push	{r7}
 8004064:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8004066:	bf00      	nop
 8004068:	e7fd      	b.n	8004066 <UsageFault_Handler+0x4>

0800406a <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800406a:	b480      	push	{r7}
 800406c:	af00      	add	r7, sp, #0
}
 800406e:	bf00      	nop
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr

08004078 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8004078:	b480      	push	{r7}
 800407a:	af00      	add	r7, sp, #0
}
 800407c:	bf00      	nop
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr

08004086 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8004086:	b480      	push	{r7}
 8004088:	af00      	add	r7, sp, #0
}
 800408a:	bf00      	nop
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr

08004094 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8004098:	f000 f9be 	bl	8004418 <HAL_IncTick>
}
 800409c:	bf00      	nop
 800409e:	bd80      	pop	{r7, pc}

080040a0 <EXTI15_10_IRQHandler>:
  * @brief  This function handles External lines 15 to 10 interrupt request.
  * @param  None
  * @retval None
  */
void EXTI15_10_IRQHandler(void)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	af00      	add	r7, sp, #0
BSP_PB_IRQHandler(BUTTON_USER);
 80040a4:	2000      	movs	r0, #0
 80040a6:	f7fe f895 	bl	80021d4 <BSP_PB_IRQHandler>
}
 80040aa:	bf00      	nop
 80040ac:	bd80      	pop	{r7, pc}

080040ae <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80040ae:	b480      	push	{r7}
 80040b0:	af00      	add	r7, sp, #0
  return 1;
 80040b2:	2301      	movs	r3, #1
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr

080040be <_kill>:

int _kill(int pid, int sig)
{
 80040be:	b580      	push	{r7, lr}
 80040c0:	b082      	sub	sp, #8
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	6078      	str	r0, [r7, #4]
 80040c6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80040c8:	f006 fa92 	bl	800a5f0 <__errno>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2216      	movs	r2, #22
 80040d0:	601a      	str	r2, [r3, #0]
  return -1;
 80040d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3708      	adds	r7, #8
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}

080040de <_exit>:

void _exit (int status)
{
 80040de:	b580      	push	{r7, lr}
 80040e0:	b082      	sub	sp, #8
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80040e6:	f04f 31ff 	mov.w	r1, #4294967295
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f7ff ffe7 	bl	80040be <_kill>
  while (1) {}    /* Make sure we hang here */
 80040f0:	bf00      	nop
 80040f2:	e7fd      	b.n	80040f0 <_exit+0x12>

080040f4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b086      	sub	sp, #24
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	60b9      	str	r1, [r7, #8]
 80040fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004100:	2300      	movs	r3, #0
 8004102:	617b      	str	r3, [r7, #20]
 8004104:	e00a      	b.n	800411c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004106:	f3af 8000 	nop.w
 800410a:	4601      	mov	r1, r0
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	1c5a      	adds	r2, r3, #1
 8004110:	60ba      	str	r2, [r7, #8]
 8004112:	b2ca      	uxtb	r2, r1
 8004114:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	3301      	adds	r3, #1
 800411a:	617b      	str	r3, [r7, #20]
 800411c:	697a      	ldr	r2, [r7, #20]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	429a      	cmp	r2, r3
 8004122:	dbf0      	blt.n	8004106 <_read+0x12>
  }

  return len;
 8004124:	687b      	ldr	r3, [r7, #4]
}
 8004126:	4618      	mov	r0, r3
 8004128:	3718      	adds	r7, #24
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}

0800412e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800412e:	b580      	push	{r7, lr}
 8004130:	b086      	sub	sp, #24
 8004132:	af00      	add	r7, sp, #0
 8004134:	60f8      	str	r0, [r7, #12]
 8004136:	60b9      	str	r1, [r7, #8]
 8004138:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800413a:	2300      	movs	r3, #0
 800413c:	617b      	str	r3, [r7, #20]
 800413e:	e009      	b.n	8004154 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	1c5a      	adds	r2, r3, #1
 8004144:	60ba      	str	r2, [r7, #8]
 8004146:	781b      	ldrb	r3, [r3, #0]
 8004148:	4618      	mov	r0, r3
 800414a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	3301      	adds	r3, #1
 8004152:	617b      	str	r3, [r7, #20]
 8004154:	697a      	ldr	r2, [r7, #20]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	429a      	cmp	r2, r3
 800415a:	dbf1      	blt.n	8004140 <_write+0x12>
  }
  return len;
 800415c:	687b      	ldr	r3, [r7, #4]
}
 800415e:	4618      	mov	r0, r3
 8004160:	3718      	adds	r7, #24
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}

08004166 <_close>:

int _close(int file)
{
 8004166:	b480      	push	{r7}
 8004168:	b083      	sub	sp, #12
 800416a:	af00      	add	r7, sp, #0
 800416c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800416e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004172:	4618      	mov	r0, r3
 8004174:	370c      	adds	r7, #12
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr

0800417e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800417e:	b480      	push	{r7}
 8004180:	b083      	sub	sp, #12
 8004182:	af00      	add	r7, sp, #0
 8004184:	6078      	str	r0, [r7, #4]
 8004186:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800418e:	605a      	str	r2, [r3, #4]
  return 0;
 8004190:	2300      	movs	r3, #0
}
 8004192:	4618      	mov	r0, r3
 8004194:	370c      	adds	r7, #12
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr

0800419e <_isatty>:

int _isatty(int file)
{
 800419e:	b480      	push	{r7}
 80041a0:	b083      	sub	sp, #12
 80041a2:	af00      	add	r7, sp, #0
 80041a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80041a6:	2301      	movs	r3, #1
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	370c      	adds	r7, #12
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr

080041b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b085      	sub	sp, #20
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	60f8      	str	r0, [r7, #12]
 80041bc:	60b9      	str	r1, [r7, #8]
 80041be:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80041c0:	2300      	movs	r3, #0
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3714      	adds	r7, #20
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
	...

080041d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b086      	sub	sp, #24
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80041d8:	4a14      	ldr	r2, [pc, #80]	@ (800422c <_sbrk+0x5c>)
 80041da:	4b15      	ldr	r3, [pc, #84]	@ (8004230 <_sbrk+0x60>)
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80041e4:	4b13      	ldr	r3, [pc, #76]	@ (8004234 <_sbrk+0x64>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d102      	bne.n	80041f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80041ec:	4b11      	ldr	r3, [pc, #68]	@ (8004234 <_sbrk+0x64>)
 80041ee:	4a12      	ldr	r2, [pc, #72]	@ (8004238 <_sbrk+0x68>)
 80041f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80041f2:	4b10      	ldr	r3, [pc, #64]	@ (8004234 <_sbrk+0x64>)
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	4413      	add	r3, r2
 80041fa:	693a      	ldr	r2, [r7, #16]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d207      	bcs.n	8004210 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004200:	f006 f9f6 	bl	800a5f0 <__errno>
 8004204:	4603      	mov	r3, r0
 8004206:	220c      	movs	r2, #12
 8004208:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800420a:	f04f 33ff 	mov.w	r3, #4294967295
 800420e:	e009      	b.n	8004224 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004210:	4b08      	ldr	r3, [pc, #32]	@ (8004234 <_sbrk+0x64>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004216:	4b07      	ldr	r3, [pc, #28]	@ (8004234 <_sbrk+0x64>)
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	4413      	add	r3, r2
 800421e:	4a05      	ldr	r2, [pc, #20]	@ (8004234 <_sbrk+0x64>)
 8004220:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004222:	68fb      	ldr	r3, [r7, #12]
}
 8004224:	4618      	mov	r0, r3
 8004226:	3718      	adds	r7, #24
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}
 800422c:	24080000 	.word	0x24080000
 8004230:	00000400 	.word	0x00000400
 8004234:	24000ffc 	.word	0x24000ffc
 8004238:	240011b0 	.word	0x240011b0

0800423c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800423c:	b480      	push	{r7}
 800423e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004240:	4b37      	ldr	r3, [pc, #220]	@ (8004320 <SystemInit+0xe4>)
 8004242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004246:	4a36      	ldr	r2, [pc, #216]	@ (8004320 <SystemInit+0xe4>)
 8004248:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800424c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004250:	4b34      	ldr	r3, [pc, #208]	@ (8004324 <SystemInit+0xe8>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f003 030f 	and.w	r3, r3, #15
 8004258:	2b06      	cmp	r3, #6
 800425a:	d807      	bhi.n	800426c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800425c:	4b31      	ldr	r3, [pc, #196]	@ (8004324 <SystemInit+0xe8>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f023 030f 	bic.w	r3, r3, #15
 8004264:	4a2f      	ldr	r2, [pc, #188]	@ (8004324 <SystemInit+0xe8>)
 8004266:	f043 0307 	orr.w	r3, r3, #7
 800426a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800426c:	4b2e      	ldr	r3, [pc, #184]	@ (8004328 <SystemInit+0xec>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a2d      	ldr	r2, [pc, #180]	@ (8004328 <SystemInit+0xec>)
 8004272:	f043 0301 	orr.w	r3, r3, #1
 8004276:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004278:	4b2b      	ldr	r3, [pc, #172]	@ (8004328 <SystemInit+0xec>)
 800427a:	2200      	movs	r2, #0
 800427c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800427e:	4b2a      	ldr	r3, [pc, #168]	@ (8004328 <SystemInit+0xec>)
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	4929      	ldr	r1, [pc, #164]	@ (8004328 <SystemInit+0xec>)
 8004284:	4b29      	ldr	r3, [pc, #164]	@ (800432c <SystemInit+0xf0>)
 8004286:	4013      	ands	r3, r2
 8004288:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800428a:	4b26      	ldr	r3, [pc, #152]	@ (8004324 <SystemInit+0xe8>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f003 0308 	and.w	r3, r3, #8
 8004292:	2b00      	cmp	r3, #0
 8004294:	d007      	beq.n	80042a6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004296:	4b23      	ldr	r3, [pc, #140]	@ (8004324 <SystemInit+0xe8>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f023 030f 	bic.w	r3, r3, #15
 800429e:	4a21      	ldr	r2, [pc, #132]	@ (8004324 <SystemInit+0xe8>)
 80042a0:	f043 0307 	orr.w	r3, r3, #7
 80042a4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80042a6:	4b20      	ldr	r3, [pc, #128]	@ (8004328 <SystemInit+0xec>)
 80042a8:	2200      	movs	r2, #0
 80042aa:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80042ac:	4b1e      	ldr	r3, [pc, #120]	@ (8004328 <SystemInit+0xec>)
 80042ae:	2200      	movs	r2, #0
 80042b0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80042b2:	4b1d      	ldr	r3, [pc, #116]	@ (8004328 <SystemInit+0xec>)
 80042b4:	2200      	movs	r2, #0
 80042b6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80042b8:	4b1b      	ldr	r3, [pc, #108]	@ (8004328 <SystemInit+0xec>)
 80042ba:	4a1d      	ldr	r2, [pc, #116]	@ (8004330 <SystemInit+0xf4>)
 80042bc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80042be:	4b1a      	ldr	r3, [pc, #104]	@ (8004328 <SystemInit+0xec>)
 80042c0:	4a1c      	ldr	r2, [pc, #112]	@ (8004334 <SystemInit+0xf8>)
 80042c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80042c4:	4b18      	ldr	r3, [pc, #96]	@ (8004328 <SystemInit+0xec>)
 80042c6:	4a1c      	ldr	r2, [pc, #112]	@ (8004338 <SystemInit+0xfc>)
 80042c8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80042ca:	4b17      	ldr	r3, [pc, #92]	@ (8004328 <SystemInit+0xec>)
 80042cc:	2200      	movs	r2, #0
 80042ce:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80042d0:	4b15      	ldr	r3, [pc, #84]	@ (8004328 <SystemInit+0xec>)
 80042d2:	4a19      	ldr	r2, [pc, #100]	@ (8004338 <SystemInit+0xfc>)
 80042d4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80042d6:	4b14      	ldr	r3, [pc, #80]	@ (8004328 <SystemInit+0xec>)
 80042d8:	2200      	movs	r2, #0
 80042da:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80042dc:	4b12      	ldr	r3, [pc, #72]	@ (8004328 <SystemInit+0xec>)
 80042de:	4a16      	ldr	r2, [pc, #88]	@ (8004338 <SystemInit+0xfc>)
 80042e0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80042e2:	4b11      	ldr	r3, [pc, #68]	@ (8004328 <SystemInit+0xec>)
 80042e4:	2200      	movs	r2, #0
 80042e6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80042e8:	4b0f      	ldr	r3, [pc, #60]	@ (8004328 <SystemInit+0xec>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a0e      	ldr	r2, [pc, #56]	@ (8004328 <SystemInit+0xec>)
 80042ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80042f2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80042f4:	4b0c      	ldr	r3, [pc, #48]	@ (8004328 <SystemInit+0xec>)
 80042f6:	2200      	movs	r2, #0
 80042f8:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80042fa:	4b10      	ldr	r3, [pc, #64]	@ (800433c <SystemInit+0x100>)
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	4b10      	ldr	r3, [pc, #64]	@ (8004340 <SystemInit+0x104>)
 8004300:	4013      	ands	r3, r2
 8004302:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004306:	d202      	bcs.n	800430e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8004308:	4b0e      	ldr	r3, [pc, #56]	@ (8004344 <SystemInit+0x108>)
 800430a:	2201      	movs	r2, #1
 800430c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800430e:	4b0e      	ldr	r3, [pc, #56]	@ (8004348 <SystemInit+0x10c>)
 8004310:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8004314:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004316:	bf00      	nop
 8004318:	46bd      	mov	sp, r7
 800431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431e:	4770      	bx	lr
 8004320:	e000ed00 	.word	0xe000ed00
 8004324:	52002000 	.word	0x52002000
 8004328:	58024400 	.word	0x58024400
 800432c:	eaf6ed7f 	.word	0xeaf6ed7f
 8004330:	02020200 	.word	0x02020200
 8004334:	01ff0000 	.word	0x01ff0000
 8004338:	01010280 	.word	0x01010280
 800433c:	5c001000 	.word	0x5c001000
 8004340:	ffff0000 	.word	0xffff0000
 8004344:	51008108 	.word	0x51008108
 8004348:	52004000 	.word	0x52004000

0800434c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800434c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004384 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004350:	f7ff ff74 	bl	800423c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004354:	480c      	ldr	r0, [pc, #48]	@ (8004388 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004356:	490d      	ldr	r1, [pc, #52]	@ (800438c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004358:	4a0d      	ldr	r2, [pc, #52]	@ (8004390 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800435a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800435c:	e002      	b.n	8004364 <LoopCopyDataInit>

0800435e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800435e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004360:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004362:	3304      	adds	r3, #4

08004364 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004364:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004366:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004368:	d3f9      	bcc.n	800435e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800436a:	4a0a      	ldr	r2, [pc, #40]	@ (8004394 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800436c:	4c0a      	ldr	r4, [pc, #40]	@ (8004398 <LoopFillZerobss+0x22>)
  movs r3, #0
 800436e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004370:	e001      	b.n	8004376 <LoopFillZerobss>

08004372 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004372:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004374:	3204      	adds	r2, #4

08004376 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004376:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004378:	d3fb      	bcc.n	8004372 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800437a:	f006 f93f 	bl	800a5fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800437e:	f7fc fff3 	bl	8001368 <main>
  bx  lr
 8004382:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004384:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8004388:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800438c:	24000230 	.word	0x24000230
  ldr r2, =_sidata
 8004390:	0800ee00 	.word	0x0800ee00
  ldr r2, =_sbss
 8004394:	24000230 	.word	0x24000230
  ldr r4, =_ebss
 8004398:	240011ac 	.word	0x240011ac

0800439c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800439c:	e7fe      	b.n	800439c <ADC3_IRQHandler>
	...

080043a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b082      	sub	sp, #8
 80043a4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80043a6:	2003      	movs	r0, #3
 80043a8:	f000 f943 	bl	8004632 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80043ac:	f003 f83e 	bl	800742c <HAL_RCC_GetSysClockFreq>
 80043b0:	4602      	mov	r2, r0
 80043b2:	4b15      	ldr	r3, [pc, #84]	@ (8004408 <HAL_Init+0x68>)
 80043b4:	699b      	ldr	r3, [r3, #24]
 80043b6:	0a1b      	lsrs	r3, r3, #8
 80043b8:	f003 030f 	and.w	r3, r3, #15
 80043bc:	4913      	ldr	r1, [pc, #76]	@ (800440c <HAL_Init+0x6c>)
 80043be:	5ccb      	ldrb	r3, [r1, r3]
 80043c0:	f003 031f 	and.w	r3, r3, #31
 80043c4:	fa22 f303 	lsr.w	r3, r2, r3
 80043c8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80043ca:	4b0f      	ldr	r3, [pc, #60]	@ (8004408 <HAL_Init+0x68>)
 80043cc:	699b      	ldr	r3, [r3, #24]
 80043ce:	f003 030f 	and.w	r3, r3, #15
 80043d2:	4a0e      	ldr	r2, [pc, #56]	@ (800440c <HAL_Init+0x6c>)
 80043d4:	5cd3      	ldrb	r3, [r2, r3]
 80043d6:	f003 031f 	and.w	r3, r3, #31
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	fa22 f303 	lsr.w	r3, r2, r3
 80043e0:	4a0b      	ldr	r2, [pc, #44]	@ (8004410 <HAL_Init+0x70>)
 80043e2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80043e4:	4a0b      	ldr	r2, [pc, #44]	@ (8004414 <HAL_Init+0x74>)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80043ea:	200f      	movs	r0, #15
 80043ec:	f005 f9e6 	bl	80097bc <HAL_InitTick>
 80043f0:	4603      	mov	r3, r0
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d001      	beq.n	80043fa <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e002      	b.n	8004400 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80043fa:	f7ff fe05 	bl	8004008 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80043fe:	2300      	movs	r3, #0
}
 8004400:	4618      	mov	r0, r3
 8004402:	3708      	adds	r7, #8
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}
 8004408:	58024400 	.word	0x58024400
 800440c:	0800ea6c 	.word	0x0800ea6c
 8004410:	2400005c 	.word	0x2400005c
 8004414:	24000058 	.word	0x24000058

08004418 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004418:	b480      	push	{r7}
 800441a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800441c:	4b06      	ldr	r3, [pc, #24]	@ (8004438 <HAL_IncTick+0x20>)
 800441e:	781b      	ldrb	r3, [r3, #0]
 8004420:	461a      	mov	r2, r3
 8004422:	4b06      	ldr	r3, [pc, #24]	@ (800443c <HAL_IncTick+0x24>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4413      	add	r3, r2
 8004428:	4a04      	ldr	r2, [pc, #16]	@ (800443c <HAL_IncTick+0x24>)
 800442a:	6013      	str	r3, [r2, #0]
}
 800442c:	bf00      	nop
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr
 8004436:	bf00      	nop
 8004438:	24000064 	.word	0x24000064
 800443c:	24001010 	.word	0x24001010

08004440 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004440:	b480      	push	{r7}
 8004442:	af00      	add	r7, sp, #0
  return uwTick;
 8004444:	4b03      	ldr	r3, [pc, #12]	@ (8004454 <HAL_GetTick+0x14>)
 8004446:	681b      	ldr	r3, [r3, #0]
}
 8004448:	4618      	mov	r0, r3
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr
 8004452:	bf00      	nop
 8004454:	24001010 	.word	0x24001010

08004458 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b084      	sub	sp, #16
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004460:	f7ff ffee 	bl	8004440 <HAL_GetTick>
 8004464:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004470:	d005      	beq.n	800447e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004472:	4b0a      	ldr	r3, [pc, #40]	@ (800449c <HAL_Delay+0x44>)
 8004474:	781b      	ldrb	r3, [r3, #0]
 8004476:	461a      	mov	r2, r3
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	4413      	add	r3, r2
 800447c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800447e:	bf00      	nop
 8004480:	f7ff ffde 	bl	8004440 <HAL_GetTick>
 8004484:	4602      	mov	r2, r0
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	68fa      	ldr	r2, [r7, #12]
 800448c:	429a      	cmp	r2, r3
 800448e:	d8f7      	bhi.n	8004480 <HAL_Delay+0x28>
  {
  }
}
 8004490:	bf00      	nop
 8004492:	bf00      	nop
 8004494:	3710      	adds	r7, #16
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	24000064 	.word	0x24000064

080044a0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80044a0:	b480      	push	{r7}
 80044a2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80044a4:	4b03      	ldr	r3, [pc, #12]	@ (80044b4 <HAL_GetREVID+0x14>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	0c1b      	lsrs	r3, r3, #16
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr
 80044b4:	5c001000 	.word	0x5c001000

080044b8 <HAL_EnableCompensationCell>:
  * @note   The I/O compensation cell can be used only when the device supply
  *         voltage ranges from 1.62 to 2.0 V and from 2.7 to 3.6 V.
  * @retval None
  */
void HAL_EnableCompensationCell(void)
{
 80044b8:	b480      	push	{r7}
 80044ba:	af00      	add	r7, sp, #0
  SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN) ;
 80044bc:	4b05      	ldr	r3, [pc, #20]	@ (80044d4 <HAL_EnableCompensationCell+0x1c>)
 80044be:	6a1b      	ldr	r3, [r3, #32]
 80044c0:	4a04      	ldr	r2, [pc, #16]	@ (80044d4 <HAL_EnableCompensationCell+0x1c>)
 80044c2:	f043 0301 	orr.w	r3, r3, #1
 80044c6:	6213      	str	r3, [r2, #32]
}
 80044c8:	bf00      	nop
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr
 80044d2:	bf00      	nop
 80044d4:	58000400 	.word	0x58000400

080044d8 <__NVIC_SetPriorityGrouping>:
{
 80044d8:	b480      	push	{r7}
 80044da:	b085      	sub	sp, #20
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	f003 0307 	and.w	r3, r3, #7
 80044e6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004518 <__NVIC_SetPriorityGrouping+0x40>)
 80044ea:	68db      	ldr	r3, [r3, #12]
 80044ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044ee:	68ba      	ldr	r2, [r7, #8]
 80044f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80044f4:	4013      	ands	r3, r2
 80044f6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004500:	4b06      	ldr	r3, [pc, #24]	@ (800451c <__NVIC_SetPriorityGrouping+0x44>)
 8004502:	4313      	orrs	r3, r2
 8004504:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004506:	4a04      	ldr	r2, [pc, #16]	@ (8004518 <__NVIC_SetPriorityGrouping+0x40>)
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	60d3      	str	r3, [r2, #12]
}
 800450c:	bf00      	nop
 800450e:	3714      	adds	r7, #20
 8004510:	46bd      	mov	sp, r7
 8004512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004516:	4770      	bx	lr
 8004518:	e000ed00 	.word	0xe000ed00
 800451c:	05fa0000 	.word	0x05fa0000

08004520 <__NVIC_GetPriorityGrouping>:
{
 8004520:	b480      	push	{r7}
 8004522:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004524:	4b04      	ldr	r3, [pc, #16]	@ (8004538 <__NVIC_GetPriorityGrouping+0x18>)
 8004526:	68db      	ldr	r3, [r3, #12]
 8004528:	0a1b      	lsrs	r3, r3, #8
 800452a:	f003 0307 	and.w	r3, r3, #7
}
 800452e:	4618      	mov	r0, r3
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr
 8004538:	e000ed00 	.word	0xe000ed00

0800453c <__NVIC_EnableIRQ>:
{
 800453c:	b480      	push	{r7}
 800453e:	b083      	sub	sp, #12
 8004540:	af00      	add	r7, sp, #0
 8004542:	4603      	mov	r3, r0
 8004544:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004546:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800454a:	2b00      	cmp	r3, #0
 800454c:	db0b      	blt.n	8004566 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800454e:	88fb      	ldrh	r3, [r7, #6]
 8004550:	f003 021f 	and.w	r2, r3, #31
 8004554:	4907      	ldr	r1, [pc, #28]	@ (8004574 <__NVIC_EnableIRQ+0x38>)
 8004556:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800455a:	095b      	lsrs	r3, r3, #5
 800455c:	2001      	movs	r0, #1
 800455e:	fa00 f202 	lsl.w	r2, r0, r2
 8004562:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004566:	bf00      	nop
 8004568:	370c      	adds	r7, #12
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop
 8004574:	e000e100 	.word	0xe000e100

08004578 <__NVIC_SetPriority>:
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	4603      	mov	r3, r0
 8004580:	6039      	str	r1, [r7, #0]
 8004582:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004584:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004588:	2b00      	cmp	r3, #0
 800458a:	db0a      	blt.n	80045a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	b2da      	uxtb	r2, r3
 8004590:	490c      	ldr	r1, [pc, #48]	@ (80045c4 <__NVIC_SetPriority+0x4c>)
 8004592:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004596:	0112      	lsls	r2, r2, #4
 8004598:	b2d2      	uxtb	r2, r2
 800459a:	440b      	add	r3, r1
 800459c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80045a0:	e00a      	b.n	80045b8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	b2da      	uxtb	r2, r3
 80045a6:	4908      	ldr	r1, [pc, #32]	@ (80045c8 <__NVIC_SetPriority+0x50>)
 80045a8:	88fb      	ldrh	r3, [r7, #6]
 80045aa:	f003 030f 	and.w	r3, r3, #15
 80045ae:	3b04      	subs	r3, #4
 80045b0:	0112      	lsls	r2, r2, #4
 80045b2:	b2d2      	uxtb	r2, r2
 80045b4:	440b      	add	r3, r1
 80045b6:	761a      	strb	r2, [r3, #24]
}
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr
 80045c4:	e000e100 	.word	0xe000e100
 80045c8:	e000ed00 	.word	0xe000ed00

080045cc <NVIC_EncodePriority>:
{
 80045cc:	b480      	push	{r7}
 80045ce:	b089      	sub	sp, #36	@ 0x24
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f003 0307 	and.w	r3, r3, #7
 80045de:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045e0:	69fb      	ldr	r3, [r7, #28]
 80045e2:	f1c3 0307 	rsb	r3, r3, #7
 80045e6:	2b04      	cmp	r3, #4
 80045e8:	bf28      	it	cs
 80045ea:	2304      	movcs	r3, #4
 80045ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045ee:	69fb      	ldr	r3, [r7, #28]
 80045f0:	3304      	adds	r3, #4
 80045f2:	2b06      	cmp	r3, #6
 80045f4:	d902      	bls.n	80045fc <NVIC_EncodePriority+0x30>
 80045f6:	69fb      	ldr	r3, [r7, #28]
 80045f8:	3b03      	subs	r3, #3
 80045fa:	e000      	b.n	80045fe <NVIC_EncodePriority+0x32>
 80045fc:	2300      	movs	r3, #0
 80045fe:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004600:	f04f 32ff 	mov.w	r2, #4294967295
 8004604:	69bb      	ldr	r3, [r7, #24]
 8004606:	fa02 f303 	lsl.w	r3, r2, r3
 800460a:	43da      	mvns	r2, r3
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	401a      	ands	r2, r3
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004614:	f04f 31ff 	mov.w	r1, #4294967295
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	fa01 f303 	lsl.w	r3, r1, r3
 800461e:	43d9      	mvns	r1, r3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004624:	4313      	orrs	r3, r2
}
 8004626:	4618      	mov	r0, r3
 8004628:	3724      	adds	r7, #36	@ 0x24
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr

08004632 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004632:	b580      	push	{r7, lr}
 8004634:	b082      	sub	sp, #8
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f7ff ff4c 	bl	80044d8 <__NVIC_SetPriorityGrouping>
}
 8004640:	bf00      	nop
 8004642:	3708      	adds	r7, #8
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}

08004648 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b086      	sub	sp, #24
 800464c:	af00      	add	r7, sp, #0
 800464e:	4603      	mov	r3, r0
 8004650:	60b9      	str	r1, [r7, #8]
 8004652:	607a      	str	r2, [r7, #4]
 8004654:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004656:	f7ff ff63 	bl	8004520 <__NVIC_GetPriorityGrouping>
 800465a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800465c:	687a      	ldr	r2, [r7, #4]
 800465e:	68b9      	ldr	r1, [r7, #8]
 8004660:	6978      	ldr	r0, [r7, #20]
 8004662:	f7ff ffb3 	bl	80045cc <NVIC_EncodePriority>
 8004666:	4602      	mov	r2, r0
 8004668:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800466c:	4611      	mov	r1, r2
 800466e:	4618      	mov	r0, r3
 8004670:	f7ff ff82 	bl	8004578 <__NVIC_SetPriority>
}
 8004674:	bf00      	nop
 8004676:	3718      	adds	r7, #24
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}

0800467c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b082      	sub	sp, #8
 8004680:	af00      	add	r7, sp, #0
 8004682:	4603      	mov	r3, r0
 8004684:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004686:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800468a:	4618      	mov	r0, r3
 800468c:	f7ff ff56 	bl	800453c <__NVIC_EnableIRQ>
}
 8004690:	bf00      	nop
 8004692:	3708      	adds	r7, #8
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}

08004698 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b082      	sub	sp, #8
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d101      	bne.n	80046aa <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e04f      	b.n	800474a <HAL_DMA2D_Init+0xb2>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d106      	bne.n	80046c4 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2200      	movs	r2, #0
 80046ba:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 f84e 	bl	8004760 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2202      	movs	r2, #2
 80046c8:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	4b20      	ldr	r3, [pc, #128]	@ (8004754 <HAL_DMA2D_Init+0xbc>)
 80046d4:	4013      	ands	r3, r2
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	6851      	ldr	r1, [r2, #4]
 80046da:	687a      	ldr	r2, [r7, #4]
 80046dc:	69d2      	ldr	r2, [r2, #28]
 80046de:	4311      	orrs	r1, r2
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	6812      	ldr	r2, [r2, #0]
 80046e4:	430b      	orrs	r3, r1
 80046e6:	6013      	str	r3, [r2, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80046ee:	4b1a      	ldr	r3, [pc, #104]	@ (8004758 <HAL_DMA2D_Init+0xc0>)
 80046f0:	4013      	ands	r3, r2
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	6891      	ldr	r1, [r2, #8]
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	6992      	ldr	r2, [r2, #24]
 80046fa:	4311      	orrs	r1, r2
 80046fc:	687a      	ldr	r2, [r7, #4]
 80046fe:	6812      	ldr	r2, [r2, #0]
 8004700:	430b      	orrs	r3, r1
 8004702:	6353      	str	r3, [r2, #52]	@ 0x34
             hdma2d->Init.ColorMode | hdma2d->Init.BytesSwap);

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800470a:	4b14      	ldr	r3, [pc, #80]	@ (800475c <HAL_DMA2D_Init+0xc4>)
 800470c:	4013      	ands	r3, r2
 800470e:	687a      	ldr	r2, [r7, #4]
 8004710:	68d1      	ldr	r1, [r2, #12]
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	6812      	ldr	r2, [r2, #0]
 8004716:	430b      	orrs	r3, r1
 8004718:	6413      	str	r3, [r2, #64]	@ 0x40
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004720:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	691b      	ldr	r3, [r3, #16]
 8004728:	051a      	lsls	r2, r3, #20
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	695b      	ldr	r3, [r3, #20]
 800472e:	055b      	lsls	r3, r3, #21
 8004730:	431a      	orrs	r2, r3
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	430a      	orrs	r2, r1
 8004738:	635a      	str	r2, [r3, #52]	@ 0x34
             ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | \
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  return HAL_OK;
 8004748:	2300      	movs	r3, #0
}
 800474a:	4618      	mov	r0, r3
 800474c:	3708      	adds	r7, #8
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop
 8004754:	fff8ffbf 	.word	0xfff8ffbf
 8004758:	fffffef8 	.word	0xfffffef8
 800475c:	ffff0000 	.word	0xffff0000

08004760 <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d)
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 8004768:	bf00      	nop
 800476a:	370c      	adds	r7, #12
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr

08004774 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b086      	sub	sp, #24
 8004778:	af02      	add	r7, sp, #8
 800477a:	60f8      	str	r0, [r7, #12]
 800477c:	60b9      	str	r1, [r7, #8]
 800477e:	607a      	str	r2, [r7, #4]
 8004780:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8004788:	2b01      	cmp	r3, #1
 800478a:	d101      	bne.n	8004790 <HAL_DMA2D_Start+0x1c>
 800478c:	2302      	movs	r3, #2
 800478e:	e018      	b.n	80047c2 <HAL_DMA2D_Start+0x4e>
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2202      	movs	r2, #2
 800479c:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80047a0:	69bb      	ldr	r3, [r7, #24]
 80047a2:	9300      	str	r3, [sp, #0]
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	68b9      	ldr	r1, [r7, #8]
 80047aa:	68f8      	ldr	r0, [r7, #12]
 80047ac:	f000 f9a4 	bl	8004af8 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f042 0201 	orr.w	r2, r2, #1
 80047be:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80047c0:	2300      	movs	r3, #0
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	3710      	adds	r7, #16
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}

080047ca <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80047ca:	b580      	push	{r7, lr}
 80047cc:	b086      	sub	sp, #24
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	6078      	str	r0, [r7, #4]
 80047d2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80047d4:	2300      	movs	r3, #0
 80047d6:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 0301 	and.w	r3, r3, #1
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d056      	beq.n	8004894 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80047e6:	f7ff fe2b 	bl	8004440 <HAL_GetTick>
 80047ea:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80047ec:	e04b      	b.n	8004886 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d023      	beq.n	8004848 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f003 0320 	and.w	r3, r3, #32
 8004806:	2b00      	cmp	r3, #0
 8004808:	d005      	beq.n	8004816 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800480e:	f043 0202 	orr.w	r2, r3, #2
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	665a      	str	r2, [r3, #100]	@ 0x64
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	f003 0301 	and.w	r3, r3, #1
 800481c:	2b00      	cmp	r3, #0
 800481e:	d005      	beq.n	800482c <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004824:	f043 0201 	orr.w	r2, r3, #1
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	665a      	str	r2, [r3, #100]	@ 0x64
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2221      	movs	r2, #33	@ 0x21
 8004832:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2204      	movs	r2, #4
 8004838:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e0a5      	b.n	8004994 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800484e:	d01a      	beq.n	8004886 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004850:	f7ff fdf6 	bl	8004440 <HAL_GetTick>
 8004854:	4602      	mov	r2, r0
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	683a      	ldr	r2, [r7, #0]
 800485c:	429a      	cmp	r2, r3
 800485e:	d302      	bcc.n	8004866 <HAL_DMA2D_PollForTransfer+0x9c>
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d10f      	bne.n	8004886 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800486a:	f043 0220 	orr.w	r2, r3, #32
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	665a      	str	r2, [r3, #100]	@ 0x64

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2203      	movs	r2, #3
 8004876:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

          return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e086      	b.n	8004994 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	f003 0302 	and.w	r3, r3, #2
 8004890:	2b00      	cmp	r3, #0
 8004892:	d0ac      	beq.n	80047ee <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	69db      	ldr	r3, [r3, #28]
 800489a:	f003 0320 	and.w	r3, r3, #32
 800489e:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a6:	f003 0320 	and.w	r3, r3, #32
 80048aa:	693a      	ldr	r2, [r7, #16]
 80048ac:	4313      	orrs	r3, r2
 80048ae:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d061      	beq.n	800497a <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80048b6:	f7ff fdc3 	bl	8004440 <HAL_GetTick>
 80048ba:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80048bc:	e056      	b.n	800496c <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d02e      	beq.n	800492e <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f003 0308 	and.w	r3, r3, #8
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d005      	beq.n	80048e6 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048de:	f043 0204 	orr.w	r2, r3, #4
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	665a      	str	r2, [r3, #100]	@ 0x64
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f003 0320 	and.w	r3, r3, #32
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d005      	beq.n	80048fc <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048f4:	f043 0202 	orr.w	r2, r3, #2
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	665a      	str	r2, [r3, #100]	@ 0x64
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f003 0301 	and.w	r3, r3, #1
 8004902:	2b00      	cmp	r3, #0
 8004904:	d005      	beq.n	8004912 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800490a:	f043 0201 	orr.w	r2, r3, #1
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	665a      	str	r2, [r3, #100]	@ 0x64
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	2229      	movs	r2, #41	@ 0x29
 8004918:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2204      	movs	r2, #4
 800491e:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2200      	movs	r2, #0
 8004926:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e032      	b.n	8004994 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004934:	d01a      	beq.n	800496c <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004936:	f7ff fd83 	bl	8004440 <HAL_GetTick>
 800493a:	4602      	mov	r2, r0
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	1ad3      	subs	r3, r2, r3
 8004940:	683a      	ldr	r2, [r7, #0]
 8004942:	429a      	cmp	r2, r3
 8004944:	d302      	bcc.n	800494c <HAL_DMA2D_PollForTransfer+0x182>
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d10f      	bne.n	800496c <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004950:	f043 0220 	orr.w	r2, r3, #32
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	665a      	str	r2, [r3, #100]	@ 0x64

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2203      	movs	r2, #3
 800495c:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2200      	movs	r2, #0
 8004964:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

          return HAL_TIMEOUT;
 8004968:	2303      	movs	r3, #3
 800496a:	e013      	b.n	8004994 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	f003 0310 	and.w	r3, r3, #16
 8004976:	2b00      	cmp	r3, #0
 8004978:	d0a1      	beq.n	80048be <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	2212      	movs	r2, #18
 8004980:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2201      	movs	r2, #1
 8004986:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2200      	movs	r2, #0
 800498e:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 8004992:	2300      	movs	r3, #0
}
 8004994:	4618      	mov	r0, r3
 8004996:	3718      	adds	r7, #24
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}

0800499c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 800499c:	b480      	push	{r7}
 800499e:	b087      	sub	sp, #28
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
    }
  }
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));

  if ((LayerIdx == DMA2D_FOREGROUND_LAYER) && (hdma2d->LayerCfg[LayerIdx].InputColorMode == DMA2D_INPUT_YCBCR))
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	2b01      	cmp	r3, #1
  {
    assert_param(IS_DMA2D_CHROMA_SUB_SAMPLING(hdma2d->LayerCfg[LayerIdx].ChromaSubSampling));
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d101      	bne.n	80049c0 <HAL_DMA2D_ConfigLayer+0x24>
 80049bc:	2302      	movs	r3, #2
 80049be:	e092      	b.n	8004ae6 <HAL_DMA2D_ConfigLayer+0x14a>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2202      	movs	r2, #2
 80049cc:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80049d0:	683a      	ldr	r2, [r7, #0]
 80049d2:	4613      	mov	r3, r2
 80049d4:	00db      	lsls	r3, r3, #3
 80049d6:	1a9b      	subs	r3, r3, r2
 80049d8:	009b      	lsls	r3, r3, #2
 80049da:	3328      	adds	r3, #40	@ 0x28
 80049dc:	687a      	ldr	r2, [r7, #4]
 80049de:	4413      	add	r3, r2
 80049e0:	60fb      	str	r3, [r7, #12]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	685a      	ldr	r2, [r3, #4]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	041b      	lsls	r3, r3, #16
 80049ec:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	691b      	ldr	r3, [r3, #16]
 80049f2:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80049f4:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	695b      	ldr	r3, [r3, #20]
 80049fa:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80049fc:	4313      	orrs	r3, r2
 80049fe:	613b      	str	r3, [r7, #16]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 8004a00:	4b3c      	ldr	r3, [pc, #240]	@ (8004af4 <HAL_DMA2D_ConfigLayer+0x158>)
 8004a02:	617b      	str	r3, [r7, #20]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	2b0a      	cmp	r3, #10
 8004a0a:	d003      	beq.n	8004a14 <HAL_DMA2D_ConfigLayer+0x78>
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	2b09      	cmp	r3, #9
 8004a12:	d107      	bne.n	8004a24 <HAL_DMA2D_ConfigLayer+0x88>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8004a1c:	693a      	ldr	r2, [r7, #16]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	613b      	str	r3, [r7, #16]
 8004a22:	e005      	b.n	8004a30 <HAL_DMA2D_ConfigLayer+0x94>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	061b      	lsls	r3, r3, #24
 8004a2a:	693a      	ldr	r2, [r7, #16]
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	613b      	str	r3, [r7, #16]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d120      	bne.n	8004a78 <HAL_DMA2D_ConfigLayer+0xdc>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	43db      	mvns	r3, r3
 8004a40:	ea02 0103 	and.w	r1, r2, r3
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	693a      	ldr	r2, [r7, #16]
 8004a4a:	430a      	orrs	r2, r1
 8004a4c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	68fa      	ldr	r2, [r7, #12]
 8004a54:	6812      	ldr	r2, [r2, #0]
 8004a56:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	2b0a      	cmp	r3, #10
 8004a5e:	d003      	beq.n	8004a68 <HAL_DMA2D_ConfigLayer+0xcc>
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	2b09      	cmp	r3, #9
 8004a66:	d135      	bne.n	8004ad4 <HAL_DMA2D_ConfigLayer+0x138>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	68da      	ldr	r2, [r3, #12]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8004a74:	629a      	str	r2, [r3, #40]	@ 0x28
 8004a76:	e02d      	b.n	8004ad4 <HAL_DMA2D_ConfigLayer+0x138>
  }
  /* Configure the foreground DMA2D layer */
  else
  {

    if (pLayerCfg->InputColorMode == DMA2D_INPUT_YCBCR)
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	2b0b      	cmp	r3, #11
 8004a7e:	d109      	bne.n	8004a94 <HAL_DMA2D_ConfigLayer+0xf8>
    {
      regValue |= (pLayerCfg->ChromaSubSampling << DMA2D_FGPFCCR_CSS_Pos);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	699b      	ldr	r3, [r3, #24]
 8004a84:	049b      	lsls	r3, r3, #18
 8004a86:	693a      	ldr	r2, [r7, #16]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	613b      	str	r3, [r7, #16]
      regMask  |= DMA2D_FGPFCCR_CSS;
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 8004a92:	617b      	str	r3, [r7, #20]
    }

    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	69da      	ldr	r2, [r3, #28]
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	43db      	mvns	r3, r3
 8004a9e:	ea02 0103 	and.w	r1, r2, r3
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	693a      	ldr	r2, [r7, #16]
 8004aa8:	430a      	orrs	r2, r1
 8004aaa:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68fa      	ldr	r2, [r7, #12]
 8004ab2:	6812      	ldr	r2, [r2, #0]
 8004ab4:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	2b0a      	cmp	r3, #10
 8004abc:	d003      	beq.n	8004ac6 <HAL_DMA2D_ConfigLayer+0x12a>
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	2b09      	cmp	r3, #9
 8004ac4:	d106      	bne.n	8004ad4 <HAL_DMA2D_ConfigLayer+0x138>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	68da      	ldr	r2, [r3, #12]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8004ad2:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 8004ae4:	2300      	movs	r3, #0
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	371c      	adds	r7, #28
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr
 8004af2:	bf00      	nop
 8004af4:	ff33000f 	.word	0xff33000f

08004af8 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b08b      	sub	sp, #44	@ 0x2c
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	60f8      	str	r0, [r7, #12]
 8004b00:	60b9      	str	r1, [r7, #8]
 8004b02:	607a      	str	r2, [r7, #4]
 8004b04:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b0c:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	041a      	lsls	r2, r3, #16
 8004b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b16:	431a      	orrs	r2, r3
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	430a      	orrs	r2, r1
 8004b1e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004b30:	d174      	bne.n	8004c1c <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8004b38:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004b40:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8004b48:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d108      	bne.n	8004b6a <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8004b58:	69ba      	ldr	r2, [r7, #24]
 8004b5a:	69fb      	ldr	r3, [r7, #28]
 8004b5c:	431a      	orrs	r2, r3
 8004b5e:	6a3b      	ldr	r3, [r7, #32]
 8004b60:	4313      	orrs	r3, r2
 8004b62:	697a      	ldr	r2, [r7, #20]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b68:	e053      	b.n	8004c12 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d106      	bne.n	8004b80 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8004b72:	69ba      	ldr	r2, [r7, #24]
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	4313      	orrs	r3, r2
 8004b78:	697a      	ldr	r2, [r7, #20]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b7e:	e048      	b.n	8004c12 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	2b02      	cmp	r3, #2
 8004b86:	d111      	bne.n	8004bac <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004b88:	69fb      	ldr	r3, [r7, #28]
 8004b8a:	0cdb      	lsrs	r3, r3, #19
 8004b8c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8004b8e:	69bb      	ldr	r3, [r7, #24]
 8004b90:	0a9b      	lsrs	r3, r3, #10
 8004b92:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	08db      	lsrs	r3, r3, #3
 8004b98:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8004b9a:	69bb      	ldr	r3, [r7, #24]
 8004b9c:	015a      	lsls	r2, r3, #5
 8004b9e:	69fb      	ldr	r3, [r7, #28]
 8004ba0:	02db      	lsls	r3, r3, #11
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	697a      	ldr	r2, [r7, #20]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004baa:	e032      	b.n	8004c12 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	2b03      	cmp	r3, #3
 8004bb2:	d117      	bne.n	8004be4 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8004bb4:	6a3b      	ldr	r3, [r7, #32]
 8004bb6:	0fdb      	lsrs	r3, r3, #31
 8004bb8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	0cdb      	lsrs	r3, r3, #19
 8004bbe:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8004bc0:	69bb      	ldr	r3, [r7, #24]
 8004bc2:	0adb      	lsrs	r3, r3, #11
 8004bc4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	08db      	lsrs	r3, r3, #3
 8004bca:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8004bcc:	69bb      	ldr	r3, [r7, #24]
 8004bce:	015a      	lsls	r2, r3, #5
 8004bd0:	69fb      	ldr	r3, [r7, #28]
 8004bd2:	029b      	lsls	r3, r3, #10
 8004bd4:	431a      	orrs	r2, r3
 8004bd6:	6a3b      	ldr	r3, [r7, #32]
 8004bd8:	03db      	lsls	r3, r3, #15
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	697a      	ldr	r2, [r7, #20]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004be2:	e016      	b.n	8004c12 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8004be4:	6a3b      	ldr	r3, [r7, #32]
 8004be6:	0f1b      	lsrs	r3, r3, #28
 8004be8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	0d1b      	lsrs	r3, r3, #20
 8004bee:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8004bf0:	69bb      	ldr	r3, [r7, #24]
 8004bf2:	0b1b      	lsrs	r3, r3, #12
 8004bf4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	091b      	lsrs	r3, r3, #4
 8004bfa:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8004bfc:	69bb      	ldr	r3, [r7, #24]
 8004bfe:	011a      	lsls	r2, r3, #4
 8004c00:	69fb      	ldr	r3, [r7, #28]
 8004c02:	021b      	lsls	r3, r3, #8
 8004c04:	431a      	orrs	r2, r3
 8004c06:	6a3b      	ldr	r3, [r7, #32]
 8004c08:	031b      	lsls	r3, r3, #12
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	697a      	ldr	r2, [r7, #20]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c18:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC,M2M_Blending or M2M_blending with fixed color BG DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8004c1a:	e00d      	b.n	8004c38 <DMA2D_SetConfig+0x140>
  else if (hdma2d->Init.Mode == DMA2D_M2M_BLEND_FG) /*M2M_blending with fixed color FG DMA2D Mode selected*/
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004c24:	d104      	bne.n	8004c30 <DMA2D_SetConfig+0x138>
    WRITE_REG(hdma2d->Instance->BGMAR, pdata);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	68ba      	ldr	r2, [r7, #8]
 8004c2c:	615a      	str	r2, [r3, #20]
}
 8004c2e:	e003      	b.n	8004c38 <DMA2D_SetConfig+0x140>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68ba      	ldr	r2, [r7, #8]
 8004c36:	60da      	str	r2, [r3, #12]
}
 8004c38:	bf00      	nop
 8004c3a:	372c      	adds	r7, #44	@ 0x2c
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr

08004c44 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8004c44:	b480      	push	{r7}
 8004c46:	b087      	sub	sp, #28
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	60f8      	str	r0, [r7, #12]
 8004c4c:	460b      	mov	r3, r1
 8004c4e:	607a      	str	r2, [r7, #4]
 8004c50:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8004c52:	2300      	movs	r3, #0
 8004c54:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d101      	bne.n	8004c60 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e00a      	b.n	8004c76 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8004c60:	7afb      	ldrb	r3, [r7, #11]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d103      	bne.n	8004c6e <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	687a      	ldr	r2, [r7, #4]
 8004c6a:	605a      	str	r2, [r3, #4]
      break;
 8004c6c:	e002      	b.n	8004c74 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	75fb      	strb	r3, [r7, #23]
      break;
 8004c72:	bf00      	nop
  }

  return status;
 8004c74:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	371c      	adds	r7, #28
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr

08004c82 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8004c82:	b480      	push	{r7}
 8004c84:	b083      	sub	sp, #12
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	6078      	str	r0, [r7, #4]
 8004c8a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d101      	bne.n	8004c96 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e003      	b.n	8004c9e <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	683a      	ldr	r2, [r7, #0]
 8004c9a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004c9c:	2300      	movs	r3, #0
  }
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	370c      	adds	r7, #12
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr
	...

08004cac <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b086      	sub	sp, #24
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	0c1b      	lsrs	r3, r3, #16
 8004cba:	f003 0303 	and.w	r3, r3, #3
 8004cbe:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 031f 	and.w	r3, r3, #31
 8004cc8:	2201      	movs	r2, #1
 8004cca:	fa02 f303 	lsl.w	r3, r2, r3
 8004cce:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	011a      	lsls	r2, r3, #4
 8004cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8004d08 <HAL_EXTI_IRQHandler+0x5c>)
 8004cd6:	4413      	add	r3, r2
 8004cd8:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	693a      	ldr	r2, [r7, #16]
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d009      	beq.n	8004cfe <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	693a      	ldr	r2, [r7, #16]
 8004cee:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d002      	beq.n	8004cfe <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	4798      	blx	r3
    }
  }
}
 8004cfe:	bf00      	nop
 8004d00:	3718      	adds	r7, #24
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	58000088 	.word	0x58000088

08004d0c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b089      	sub	sp, #36	@ 0x24
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004d16:	2300      	movs	r3, #0
 8004d18:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004d1a:	4b89      	ldr	r3, [pc, #548]	@ (8004f40 <HAL_GPIO_Init+0x234>)
 8004d1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004d1e:	e194      	b.n	800504a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	2101      	movs	r1, #1
 8004d26:	69fb      	ldr	r3, [r7, #28]
 8004d28:	fa01 f303 	lsl.w	r3, r1, r3
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	f000 8186 	beq.w	8005044 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	f003 0303 	and.w	r3, r3, #3
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d005      	beq.n	8004d50 <HAL_GPIO_Init+0x44>
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f003 0303 	and.w	r3, r3, #3
 8004d4c:	2b02      	cmp	r3, #2
 8004d4e:	d130      	bne.n	8004db2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	005b      	lsls	r3, r3, #1
 8004d5a:	2203      	movs	r2, #3
 8004d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d60:	43db      	mvns	r3, r3
 8004d62:	69ba      	ldr	r2, [r7, #24]
 8004d64:	4013      	ands	r3, r2
 8004d66:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	68da      	ldr	r2, [r3, #12]
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	005b      	lsls	r3, r3, #1
 8004d70:	fa02 f303 	lsl.w	r3, r2, r3
 8004d74:	69ba      	ldr	r2, [r7, #24]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	69ba      	ldr	r2, [r7, #24]
 8004d7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004d86:	2201      	movs	r2, #1
 8004d88:	69fb      	ldr	r3, [r7, #28]
 8004d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d8e:	43db      	mvns	r3, r3
 8004d90:	69ba      	ldr	r2, [r7, #24]
 8004d92:	4013      	ands	r3, r2
 8004d94:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	091b      	lsrs	r3, r3, #4
 8004d9c:	f003 0201 	and.w	r2, r3, #1
 8004da0:	69fb      	ldr	r3, [r7, #28]
 8004da2:	fa02 f303 	lsl.w	r3, r2, r3
 8004da6:	69ba      	ldr	r2, [r7, #24]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	69ba      	ldr	r2, [r7, #24]
 8004db0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	f003 0303 	and.w	r3, r3, #3
 8004dba:	2b03      	cmp	r3, #3
 8004dbc:	d017      	beq.n	8004dee <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	68db      	ldr	r3, [r3, #12]
 8004dc2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004dc4:	69fb      	ldr	r3, [r7, #28]
 8004dc6:	005b      	lsls	r3, r3, #1
 8004dc8:	2203      	movs	r2, #3
 8004dca:	fa02 f303 	lsl.w	r3, r2, r3
 8004dce:	43db      	mvns	r3, r3
 8004dd0:	69ba      	ldr	r2, [r7, #24]
 8004dd2:	4013      	ands	r3, r2
 8004dd4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	689a      	ldr	r2, [r3, #8]
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	005b      	lsls	r3, r3, #1
 8004dde:	fa02 f303 	lsl.w	r3, r2, r3
 8004de2:	69ba      	ldr	r2, [r7, #24]
 8004de4:	4313      	orrs	r3, r2
 8004de6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	69ba      	ldr	r2, [r7, #24]
 8004dec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	f003 0303 	and.w	r3, r3, #3
 8004df6:	2b02      	cmp	r3, #2
 8004df8:	d123      	bne.n	8004e42 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004dfa:	69fb      	ldr	r3, [r7, #28]
 8004dfc:	08da      	lsrs	r2, r3, #3
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	3208      	adds	r2, #8
 8004e02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	f003 0307 	and.w	r3, r3, #7
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	220f      	movs	r2, #15
 8004e12:	fa02 f303 	lsl.w	r3, r2, r3
 8004e16:	43db      	mvns	r3, r3
 8004e18:	69ba      	ldr	r2, [r7, #24]
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	691a      	ldr	r2, [r3, #16]
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	f003 0307 	and.w	r3, r3, #7
 8004e28:	009b      	lsls	r3, r3, #2
 8004e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2e:	69ba      	ldr	r2, [r7, #24]
 8004e30:	4313      	orrs	r3, r2
 8004e32:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	08da      	lsrs	r2, r3, #3
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	3208      	adds	r2, #8
 8004e3c:	69b9      	ldr	r1, [r7, #24]
 8004e3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004e48:	69fb      	ldr	r3, [r7, #28]
 8004e4a:	005b      	lsls	r3, r3, #1
 8004e4c:	2203      	movs	r2, #3
 8004e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e52:	43db      	mvns	r3, r3
 8004e54:	69ba      	ldr	r2, [r7, #24]
 8004e56:	4013      	ands	r3, r2
 8004e58:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	f003 0203 	and.w	r2, r3, #3
 8004e62:	69fb      	ldr	r3, [r7, #28]
 8004e64:	005b      	lsls	r3, r3, #1
 8004e66:	fa02 f303 	lsl.w	r3, r2, r3
 8004e6a:	69ba      	ldr	r2, [r7, #24]
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	69ba      	ldr	r2, [r7, #24]
 8004e74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	f000 80e0 	beq.w	8005044 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e84:	4b2f      	ldr	r3, [pc, #188]	@ (8004f44 <HAL_GPIO_Init+0x238>)
 8004e86:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004e8a:	4a2e      	ldr	r2, [pc, #184]	@ (8004f44 <HAL_GPIO_Init+0x238>)
 8004e8c:	f043 0302 	orr.w	r3, r3, #2
 8004e90:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004e94:	4b2b      	ldr	r3, [pc, #172]	@ (8004f44 <HAL_GPIO_Init+0x238>)
 8004e96:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004e9a:	f003 0302 	and.w	r3, r3, #2
 8004e9e:	60fb      	str	r3, [r7, #12]
 8004ea0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004ea2:	4a29      	ldr	r2, [pc, #164]	@ (8004f48 <HAL_GPIO_Init+0x23c>)
 8004ea4:	69fb      	ldr	r3, [r7, #28]
 8004ea6:	089b      	lsrs	r3, r3, #2
 8004ea8:	3302      	adds	r3, #2
 8004eaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004eae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004eb0:	69fb      	ldr	r3, [r7, #28]
 8004eb2:	f003 0303 	and.w	r3, r3, #3
 8004eb6:	009b      	lsls	r3, r3, #2
 8004eb8:	220f      	movs	r2, #15
 8004eba:	fa02 f303 	lsl.w	r3, r2, r3
 8004ebe:	43db      	mvns	r3, r3
 8004ec0:	69ba      	ldr	r2, [r7, #24]
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a20      	ldr	r2, [pc, #128]	@ (8004f4c <HAL_GPIO_Init+0x240>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d052      	beq.n	8004f74 <HAL_GPIO_Init+0x268>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a1f      	ldr	r2, [pc, #124]	@ (8004f50 <HAL_GPIO_Init+0x244>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d031      	beq.n	8004f3a <HAL_GPIO_Init+0x22e>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4a1e      	ldr	r2, [pc, #120]	@ (8004f54 <HAL_GPIO_Init+0x248>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d02b      	beq.n	8004f36 <HAL_GPIO_Init+0x22a>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a1d      	ldr	r2, [pc, #116]	@ (8004f58 <HAL_GPIO_Init+0x24c>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d025      	beq.n	8004f32 <HAL_GPIO_Init+0x226>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a1c      	ldr	r2, [pc, #112]	@ (8004f5c <HAL_GPIO_Init+0x250>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d01f      	beq.n	8004f2e <HAL_GPIO_Init+0x222>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a1b      	ldr	r2, [pc, #108]	@ (8004f60 <HAL_GPIO_Init+0x254>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d019      	beq.n	8004f2a <HAL_GPIO_Init+0x21e>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a1a      	ldr	r2, [pc, #104]	@ (8004f64 <HAL_GPIO_Init+0x258>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d013      	beq.n	8004f26 <HAL_GPIO_Init+0x21a>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a19      	ldr	r2, [pc, #100]	@ (8004f68 <HAL_GPIO_Init+0x25c>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d00d      	beq.n	8004f22 <HAL_GPIO_Init+0x216>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4a18      	ldr	r2, [pc, #96]	@ (8004f6c <HAL_GPIO_Init+0x260>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d007      	beq.n	8004f1e <HAL_GPIO_Init+0x212>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4a17      	ldr	r2, [pc, #92]	@ (8004f70 <HAL_GPIO_Init+0x264>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d101      	bne.n	8004f1a <HAL_GPIO_Init+0x20e>
 8004f16:	2309      	movs	r3, #9
 8004f18:	e02d      	b.n	8004f76 <HAL_GPIO_Init+0x26a>
 8004f1a:	230a      	movs	r3, #10
 8004f1c:	e02b      	b.n	8004f76 <HAL_GPIO_Init+0x26a>
 8004f1e:	2308      	movs	r3, #8
 8004f20:	e029      	b.n	8004f76 <HAL_GPIO_Init+0x26a>
 8004f22:	2307      	movs	r3, #7
 8004f24:	e027      	b.n	8004f76 <HAL_GPIO_Init+0x26a>
 8004f26:	2306      	movs	r3, #6
 8004f28:	e025      	b.n	8004f76 <HAL_GPIO_Init+0x26a>
 8004f2a:	2305      	movs	r3, #5
 8004f2c:	e023      	b.n	8004f76 <HAL_GPIO_Init+0x26a>
 8004f2e:	2304      	movs	r3, #4
 8004f30:	e021      	b.n	8004f76 <HAL_GPIO_Init+0x26a>
 8004f32:	2303      	movs	r3, #3
 8004f34:	e01f      	b.n	8004f76 <HAL_GPIO_Init+0x26a>
 8004f36:	2302      	movs	r3, #2
 8004f38:	e01d      	b.n	8004f76 <HAL_GPIO_Init+0x26a>
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e01b      	b.n	8004f76 <HAL_GPIO_Init+0x26a>
 8004f3e:	bf00      	nop
 8004f40:	58000080 	.word	0x58000080
 8004f44:	58024400 	.word	0x58024400
 8004f48:	58000400 	.word	0x58000400
 8004f4c:	58020000 	.word	0x58020000
 8004f50:	58020400 	.word	0x58020400
 8004f54:	58020800 	.word	0x58020800
 8004f58:	58020c00 	.word	0x58020c00
 8004f5c:	58021000 	.word	0x58021000
 8004f60:	58021400 	.word	0x58021400
 8004f64:	58021800 	.word	0x58021800
 8004f68:	58021c00 	.word	0x58021c00
 8004f6c:	58022000 	.word	0x58022000
 8004f70:	58022400 	.word	0x58022400
 8004f74:	2300      	movs	r3, #0
 8004f76:	69fa      	ldr	r2, [r7, #28]
 8004f78:	f002 0203 	and.w	r2, r2, #3
 8004f7c:	0092      	lsls	r2, r2, #2
 8004f7e:	4093      	lsls	r3, r2
 8004f80:	69ba      	ldr	r2, [r7, #24]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004f86:	4938      	ldr	r1, [pc, #224]	@ (8005068 <HAL_GPIO_Init+0x35c>)
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	089b      	lsrs	r3, r3, #2
 8004f8c:	3302      	adds	r3, #2
 8004f8e:	69ba      	ldr	r2, [r7, #24]
 8004f90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004f94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	43db      	mvns	r3, r3
 8004fa0:	69ba      	ldr	r2, [r7, #24]
 8004fa2:	4013      	ands	r3, r2
 8004fa4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d003      	beq.n	8004fba <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004fb2:	69ba      	ldr	r2, [r7, #24]
 8004fb4:	693b      	ldr	r3, [r7, #16]
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004fba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004fc2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	43db      	mvns	r3, r3
 8004fce:	69ba      	ldr	r2, [r7, #24]
 8004fd0:	4013      	ands	r3, r2
 8004fd2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d003      	beq.n	8004fe8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004fe0:	69ba      	ldr	r2, [r7, #24]
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004fe8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004fec:	69bb      	ldr	r3, [r7, #24]
 8004fee:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	43db      	mvns	r3, r3
 8004ffa:	69ba      	ldr	r2, [r7, #24]
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005008:	2b00      	cmp	r3, #0
 800500a:	d003      	beq.n	8005014 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800500c:	69ba      	ldr	r2, [r7, #24]
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	4313      	orrs	r3, r2
 8005012:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	69ba      	ldr	r2, [r7, #24]
 8005018:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	43db      	mvns	r3, r3
 8005024:	69ba      	ldr	r2, [r7, #24]
 8005026:	4013      	ands	r3, r2
 8005028:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005032:	2b00      	cmp	r3, #0
 8005034:	d003      	beq.n	800503e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8005036:	69ba      	ldr	r2, [r7, #24]
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	4313      	orrs	r3, r2
 800503c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	69ba      	ldr	r2, [r7, #24]
 8005042:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005044:	69fb      	ldr	r3, [r7, #28]
 8005046:	3301      	adds	r3, #1
 8005048:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	69fb      	ldr	r3, [r7, #28]
 8005050:	fa22 f303 	lsr.w	r3, r2, r3
 8005054:	2b00      	cmp	r3, #0
 8005056:	f47f ae63 	bne.w	8004d20 <HAL_GPIO_Init+0x14>
  }
}
 800505a:	bf00      	nop
 800505c:	bf00      	nop
 800505e:	3724      	adds	r7, #36	@ 0x24
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr
 8005068:	58000400 	.word	0x58000400

0800506c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800506c:	b480      	push	{r7}
 800506e:	b087      	sub	sp, #28
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005076:	2300      	movs	r3, #0
 8005078:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800507a:	4b75      	ldr	r3, [pc, #468]	@ (8005250 <HAL_GPIO_DeInit+0x1e4>)
 800507c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 800507e:	e0d9      	b.n	8005234 <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 8005080:	2201      	movs	r2, #1
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	fa02 f303 	lsl.w	r3, r2, r3
 8005088:	683a      	ldr	r2, [r7, #0]
 800508a:	4013      	ands	r3, r2
 800508c:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2b00      	cmp	r3, #0
 8005092:	f000 80cc 	beq.w	800522e <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005096:	4a6f      	ldr	r2, [pc, #444]	@ (8005254 <HAL_GPIO_DeInit+0x1e8>)
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	089b      	lsrs	r3, r3, #2
 800509c:	3302      	adds	r3, #2
 800509e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050a2:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	f003 0303 	and.w	r3, r3, #3
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	220f      	movs	r2, #15
 80050ae:	fa02 f303 	lsl.w	r3, r2, r3
 80050b2:	68ba      	ldr	r2, [r7, #8]
 80050b4:	4013      	ands	r3, r2
 80050b6:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	4a67      	ldr	r2, [pc, #412]	@ (8005258 <HAL_GPIO_DeInit+0x1ec>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d037      	beq.n	8005130 <HAL_GPIO_DeInit+0xc4>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	4a66      	ldr	r2, [pc, #408]	@ (800525c <HAL_GPIO_DeInit+0x1f0>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d031      	beq.n	800512c <HAL_GPIO_DeInit+0xc0>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	4a65      	ldr	r2, [pc, #404]	@ (8005260 <HAL_GPIO_DeInit+0x1f4>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d02b      	beq.n	8005128 <HAL_GPIO_DeInit+0xbc>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	4a64      	ldr	r2, [pc, #400]	@ (8005264 <HAL_GPIO_DeInit+0x1f8>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d025      	beq.n	8005124 <HAL_GPIO_DeInit+0xb8>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	4a63      	ldr	r2, [pc, #396]	@ (8005268 <HAL_GPIO_DeInit+0x1fc>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d01f      	beq.n	8005120 <HAL_GPIO_DeInit+0xb4>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	4a62      	ldr	r2, [pc, #392]	@ (800526c <HAL_GPIO_DeInit+0x200>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d019      	beq.n	800511c <HAL_GPIO_DeInit+0xb0>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	4a61      	ldr	r2, [pc, #388]	@ (8005270 <HAL_GPIO_DeInit+0x204>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d013      	beq.n	8005118 <HAL_GPIO_DeInit+0xac>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	4a60      	ldr	r2, [pc, #384]	@ (8005274 <HAL_GPIO_DeInit+0x208>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d00d      	beq.n	8005114 <HAL_GPIO_DeInit+0xa8>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	4a5f      	ldr	r2, [pc, #380]	@ (8005278 <HAL_GPIO_DeInit+0x20c>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d007      	beq.n	8005110 <HAL_GPIO_DeInit+0xa4>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	4a5e      	ldr	r2, [pc, #376]	@ (800527c <HAL_GPIO_DeInit+0x210>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d101      	bne.n	800510c <HAL_GPIO_DeInit+0xa0>
 8005108:	2309      	movs	r3, #9
 800510a:	e012      	b.n	8005132 <HAL_GPIO_DeInit+0xc6>
 800510c:	230a      	movs	r3, #10
 800510e:	e010      	b.n	8005132 <HAL_GPIO_DeInit+0xc6>
 8005110:	2308      	movs	r3, #8
 8005112:	e00e      	b.n	8005132 <HAL_GPIO_DeInit+0xc6>
 8005114:	2307      	movs	r3, #7
 8005116:	e00c      	b.n	8005132 <HAL_GPIO_DeInit+0xc6>
 8005118:	2306      	movs	r3, #6
 800511a:	e00a      	b.n	8005132 <HAL_GPIO_DeInit+0xc6>
 800511c:	2305      	movs	r3, #5
 800511e:	e008      	b.n	8005132 <HAL_GPIO_DeInit+0xc6>
 8005120:	2304      	movs	r3, #4
 8005122:	e006      	b.n	8005132 <HAL_GPIO_DeInit+0xc6>
 8005124:	2303      	movs	r3, #3
 8005126:	e004      	b.n	8005132 <HAL_GPIO_DeInit+0xc6>
 8005128:	2302      	movs	r3, #2
 800512a:	e002      	b.n	8005132 <HAL_GPIO_DeInit+0xc6>
 800512c:	2301      	movs	r3, #1
 800512e:	e000      	b.n	8005132 <HAL_GPIO_DeInit+0xc6>
 8005130:	2300      	movs	r3, #0
 8005132:	697a      	ldr	r2, [r7, #20]
 8005134:	f002 0203 	and.w	r2, r2, #3
 8005138:	0092      	lsls	r2, r2, #2
 800513a:	4093      	lsls	r3, r2
 800513c:	68ba      	ldr	r2, [r7, #8]
 800513e:	429a      	cmp	r2, r3
 8005140:	d136      	bne.n	80051b0 <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	43db      	mvns	r3, r3
 800514a:	401a      	ands	r2, r3
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	685a      	ldr	r2, [r3, #4]
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	43db      	mvns	r3, r3
 8005158:	401a      	ands	r2, r3
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800515e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005162:	685a      	ldr	r2, [r3, #4]
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	43db      	mvns	r3, r3
 8005168:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800516c:	4013      	ands	r3, r2
 800516e:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8005170:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	43db      	mvns	r3, r3
 800517a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800517e:	4013      	ands	r3, r2
 8005180:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	f003 0303 	and.w	r3, r3, #3
 8005188:	009b      	lsls	r3, r3, #2
 800518a:	220f      	movs	r2, #15
 800518c:	fa02 f303 	lsl.w	r3, r2, r3
 8005190:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005192:	4a30      	ldr	r2, [pc, #192]	@ (8005254 <HAL_GPIO_DeInit+0x1e8>)
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	089b      	lsrs	r3, r3, #2
 8005198:	3302      	adds	r3, #2
 800519a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	43da      	mvns	r2, r3
 80051a2:	482c      	ldr	r0, [pc, #176]	@ (8005254 <HAL_GPIO_DeInit+0x1e8>)
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	089b      	lsrs	r3, r3, #2
 80051a8:	400a      	ands	r2, r1
 80051aa:	3302      	adds	r3, #2
 80051ac:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	005b      	lsls	r3, r3, #1
 80051b8:	2103      	movs	r1, #3
 80051ba:	fa01 f303 	lsl.w	r3, r1, r3
 80051be:	431a      	orrs	r2, r3
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	08da      	lsrs	r2, r3, #3
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	3208      	adds	r2, #8
 80051cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	f003 0307 	and.w	r3, r3, #7
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	220f      	movs	r2, #15
 80051da:	fa02 f303 	lsl.w	r3, r2, r3
 80051de:	43db      	mvns	r3, r3
 80051e0:	697a      	ldr	r2, [r7, #20]
 80051e2:	08d2      	lsrs	r2, r2, #3
 80051e4:	4019      	ands	r1, r3
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	3208      	adds	r2, #8
 80051ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	68da      	ldr	r2, [r3, #12]
 80051f2:	697b      	ldr	r3, [r7, #20]
 80051f4:	005b      	lsls	r3, r3, #1
 80051f6:	2103      	movs	r1, #3
 80051f8:	fa01 f303 	lsl.w	r3, r1, r3
 80051fc:	43db      	mvns	r3, r3
 80051fe:	401a      	ands	r2, r3
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	685a      	ldr	r2, [r3, #4]
 8005208:	2101      	movs	r1, #1
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	fa01 f303 	lsl.w	r3, r1, r3
 8005210:	43db      	mvns	r3, r3
 8005212:	401a      	ands	r2, r3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	689a      	ldr	r2, [r3, #8]
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	005b      	lsls	r3, r3, #1
 8005220:	2103      	movs	r1, #3
 8005222:	fa01 f303 	lsl.w	r3, r1, r3
 8005226:	43db      	mvns	r3, r3
 8005228:	401a      	ands	r2, r3
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	609a      	str	r2, [r3, #8]
    }

    position++;
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	3301      	adds	r3, #1
 8005232:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 8005234:	683a      	ldr	r2, [r7, #0]
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	fa22 f303 	lsr.w	r3, r2, r3
 800523c:	2b00      	cmp	r3, #0
 800523e:	f47f af1f 	bne.w	8005080 <HAL_GPIO_DeInit+0x14>
  }
}
 8005242:	bf00      	nop
 8005244:	bf00      	nop
 8005246:	371c      	adds	r7, #28
 8005248:	46bd      	mov	sp, r7
 800524a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524e:	4770      	bx	lr
 8005250:	58000080 	.word	0x58000080
 8005254:	58000400 	.word	0x58000400
 8005258:	58020000 	.word	0x58020000
 800525c:	58020400 	.word	0x58020400
 8005260:	58020800 	.word	0x58020800
 8005264:	58020c00 	.word	0x58020c00
 8005268:	58021000 	.word	0x58021000
 800526c:	58021400 	.word	0x58021400
 8005270:	58021800 	.word	0x58021800
 8005274:	58021c00 	.word	0x58021c00
 8005278:	58022000 	.word	0x58022000
 800527c:	58022400 	.word	0x58022400

08005280 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005280:	b480      	push	{r7}
 8005282:	b085      	sub	sp, #20
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	460b      	mov	r3, r1
 800528a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	691a      	ldr	r2, [r3, #16]
 8005290:	887b      	ldrh	r3, [r7, #2]
 8005292:	4013      	ands	r3, r2
 8005294:	2b00      	cmp	r3, #0
 8005296:	d002      	beq.n	800529e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005298:	2301      	movs	r3, #1
 800529a:	73fb      	strb	r3, [r7, #15]
 800529c:	e001      	b.n	80052a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800529e:	2300      	movs	r3, #0
 80052a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80052a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3714      	adds	r7, #20
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr

080052b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b083      	sub	sp, #12
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	460b      	mov	r3, r1
 80052ba:	807b      	strh	r3, [r7, #2]
 80052bc:	4613      	mov	r3, r2
 80052be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80052c0:	787b      	ldrb	r3, [r7, #1]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d003      	beq.n	80052ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80052c6:	887a      	ldrh	r2, [r7, #2]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80052cc:	e003      	b.n	80052d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80052ce:	887b      	ldrh	r3, [r7, #2]
 80052d0:	041a      	lsls	r2, r3, #16
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	619a      	str	r2, [r3, #24]
}
 80052d6:	bf00      	nop
 80052d8:	370c      	adds	r7, #12
 80052da:	46bd      	mov	sp, r7
 80052dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e0:	4770      	bx	lr
	...

080052e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b082      	sub	sp, #8
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d101      	bne.n	80052f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	e07f      	b.n	80053f6 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d106      	bne.n	8005310 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f000 f8a9 	bl	8005462 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2224      	movs	r2, #36	@ 0x24
 8005314:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f022 0201 	bic.w	r2, r2, #1
 8005326:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	685a      	ldr	r2, [r3, #4]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005334:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	689a      	ldr	r2, [r3, #8]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005344:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	2b01      	cmp	r3, #1
 800534c:	d107      	bne.n	800535e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	689a      	ldr	r2, [r3, #8]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800535a:	609a      	str	r2, [r3, #8]
 800535c:	e006      	b.n	800536c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	689a      	ldr	r2, [r3, #8]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800536a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	68db      	ldr	r3, [r3, #12]
 8005370:	2b02      	cmp	r3, #2
 8005372:	d104      	bne.n	800537e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800537c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	6859      	ldr	r1, [r3, #4]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681a      	ldr	r2, [r3, #0]
 8005388:	4b1d      	ldr	r3, [pc, #116]	@ (8005400 <HAL_I2C_Init+0x11c>)
 800538a:	430b      	orrs	r3, r1
 800538c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	68da      	ldr	r2, [r3, #12]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800539c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	691a      	ldr	r2, [r3, #16]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	695b      	ldr	r3, [r3, #20]
 80053a6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	699b      	ldr	r3, [r3, #24]
 80053ae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	430a      	orrs	r2, r1
 80053b6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	69d9      	ldr	r1, [r3, #28]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6a1a      	ldr	r2, [r3, #32]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	430a      	orrs	r2, r1
 80053c6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f042 0201 	orr.w	r2, r2, #1
 80053d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2200      	movs	r2, #0
 80053dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2220      	movs	r2, #32
 80053e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2200      	movs	r2, #0
 80053ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80053f4:	2300      	movs	r3, #0
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	3708      	adds	r7, #8
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	bf00      	nop
 8005400:	02008000 	.word	0x02008000

08005404 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b082      	sub	sp, #8
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d101      	bne.n	8005416 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005412:	2301      	movs	r3, #1
 8005414:	e021      	b.n	800545a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2224      	movs	r2, #36	@ 0x24
 800541a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f022 0201 	bic.w	r2, r2, #1
 800542c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f000 f821 	bl	8005476 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2200      	movs	r2, #0
 800543e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2200      	movs	r2, #0
 8005446:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005458:	2300      	movs	r3, #0
}
 800545a:	4618      	mov	r0, r3
 800545c:	3708      	adds	r7, #8
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}

08005462 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8005462:	b480      	push	{r7}
 8005464:	b083      	sub	sp, #12
 8005466:	af00      	add	r7, sp, #0
 8005468:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 800546a:	bf00      	nop
 800546c:	370c      	adds	r7, #12
 800546e:	46bd      	mov	sp, r7
 8005470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005474:	4770      	bx	lr

08005476 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8005476:	b480      	push	{r7}
 8005478:	b083      	sub	sp, #12
 800547a:	af00      	add	r7, sp, #0
 800547c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 800547e:	bf00      	nop
 8005480:	370c      	adds	r7, #12
 8005482:	46bd      	mov	sp, r7
 8005484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005488:	4770      	bx	lr
	...

0800548c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b088      	sub	sp, #32
 8005490:	af02      	add	r7, sp, #8
 8005492:	60f8      	str	r0, [r7, #12]
 8005494:	4608      	mov	r0, r1
 8005496:	4611      	mov	r1, r2
 8005498:	461a      	mov	r2, r3
 800549a:	4603      	mov	r3, r0
 800549c:	817b      	strh	r3, [r7, #10]
 800549e:	460b      	mov	r3, r1
 80054a0:	813b      	strh	r3, [r7, #8]
 80054a2:	4613      	mov	r3, r2
 80054a4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	2b20      	cmp	r3, #32
 80054b0:	f040 80f9 	bne.w	80056a6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80054b4:	6a3b      	ldr	r3, [r7, #32]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d002      	beq.n	80054c0 <HAL_I2C_Mem_Write+0x34>
 80054ba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d105      	bne.n	80054cc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80054c6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80054c8:	2301      	movs	r3, #1
 80054ca:	e0ed      	b.n	80056a8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d101      	bne.n	80054da <HAL_I2C_Mem_Write+0x4e>
 80054d6:	2302      	movs	r3, #2
 80054d8:	e0e6      	b.n	80056a8 <HAL_I2C_Mem_Write+0x21c>
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2201      	movs	r2, #1
 80054de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80054e2:	f7fe ffad 	bl	8004440 <HAL_GetTick>
 80054e6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	9300      	str	r3, [sp, #0]
 80054ec:	2319      	movs	r3, #25
 80054ee:	2201      	movs	r2, #1
 80054f0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80054f4:	68f8      	ldr	r0, [r7, #12]
 80054f6:	f000 fadd 	bl	8005ab4 <I2C_WaitOnFlagUntilTimeout>
 80054fa:	4603      	mov	r3, r0
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d001      	beq.n	8005504 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	e0d1      	b.n	80056a8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2221      	movs	r2, #33	@ 0x21
 8005508:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2240      	movs	r2, #64	@ 0x40
 8005510:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2200      	movs	r2, #0
 8005518:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	6a3a      	ldr	r2, [r7, #32]
 800551e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005524:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2200      	movs	r2, #0
 800552a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800552c:	88f8      	ldrh	r0, [r7, #6]
 800552e:	893a      	ldrh	r2, [r7, #8]
 8005530:	8979      	ldrh	r1, [r7, #10]
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	9301      	str	r3, [sp, #4]
 8005536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005538:	9300      	str	r3, [sp, #0]
 800553a:	4603      	mov	r3, r0
 800553c:	68f8      	ldr	r0, [r7, #12]
 800553e:	f000 f9ed 	bl	800591c <I2C_RequestMemoryWrite>
 8005542:	4603      	mov	r3, r0
 8005544:	2b00      	cmp	r3, #0
 8005546:	d005      	beq.n	8005554 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2200      	movs	r2, #0
 800554c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e0a9      	b.n	80056a8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005558:	b29b      	uxth	r3, r3
 800555a:	2bff      	cmp	r3, #255	@ 0xff
 800555c:	d90e      	bls.n	800557c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	22ff      	movs	r2, #255	@ 0xff
 8005562:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005568:	b2da      	uxtb	r2, r3
 800556a:	8979      	ldrh	r1, [r7, #10]
 800556c:	2300      	movs	r3, #0
 800556e:	9300      	str	r3, [sp, #0]
 8005570:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005574:	68f8      	ldr	r0, [r7, #12]
 8005576:	f000 fc57 	bl	8005e28 <I2C_TransferConfig>
 800557a:	e00f      	b.n	800559c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005580:	b29a      	uxth	r2, r3
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800558a:	b2da      	uxtb	r2, r3
 800558c:	8979      	ldrh	r1, [r7, #10]
 800558e:	2300      	movs	r3, #0
 8005590:	9300      	str	r3, [sp, #0]
 8005592:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005596:	68f8      	ldr	r0, [r7, #12]
 8005598:	f000 fc46 	bl	8005e28 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800559c:	697a      	ldr	r2, [r7, #20]
 800559e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80055a0:	68f8      	ldr	r0, [r7, #12]
 80055a2:	f000 fad6 	bl	8005b52 <I2C_WaitOnTXISFlagUntilTimeout>
 80055a6:	4603      	mov	r3, r0
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d001      	beq.n	80055b0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80055ac:	2301      	movs	r3, #1
 80055ae:	e07b      	b.n	80056a8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b4:	781a      	ldrb	r2, [r3, #0]
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c0:	1c5a      	adds	r2, r3, #1
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	3b01      	subs	r3, #1
 80055ce:	b29a      	uxth	r2, r3
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055d8:	3b01      	subs	r3, #1
 80055da:	b29a      	uxth	r2, r3
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d034      	beq.n	8005654 <HAL_I2C_Mem_Write+0x1c8>
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d130      	bne.n	8005654 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	9300      	str	r3, [sp, #0]
 80055f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055f8:	2200      	movs	r2, #0
 80055fa:	2180      	movs	r1, #128	@ 0x80
 80055fc:	68f8      	ldr	r0, [r7, #12]
 80055fe:	f000 fa59 	bl	8005ab4 <I2C_WaitOnFlagUntilTimeout>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d001      	beq.n	800560c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	e04d      	b.n	80056a8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005610:	b29b      	uxth	r3, r3
 8005612:	2bff      	cmp	r3, #255	@ 0xff
 8005614:	d90e      	bls.n	8005634 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	22ff      	movs	r2, #255	@ 0xff
 800561a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005620:	b2da      	uxtb	r2, r3
 8005622:	8979      	ldrh	r1, [r7, #10]
 8005624:	2300      	movs	r3, #0
 8005626:	9300      	str	r3, [sp, #0]
 8005628:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800562c:	68f8      	ldr	r0, [r7, #12]
 800562e:	f000 fbfb 	bl	8005e28 <I2C_TransferConfig>
 8005632:	e00f      	b.n	8005654 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005638:	b29a      	uxth	r2, r3
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005642:	b2da      	uxtb	r2, r3
 8005644:	8979      	ldrh	r1, [r7, #10]
 8005646:	2300      	movs	r3, #0
 8005648:	9300      	str	r3, [sp, #0]
 800564a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800564e:	68f8      	ldr	r0, [r7, #12]
 8005650:	f000 fbea 	bl	8005e28 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005658:	b29b      	uxth	r3, r3
 800565a:	2b00      	cmp	r3, #0
 800565c:	d19e      	bne.n	800559c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800565e:	697a      	ldr	r2, [r7, #20]
 8005660:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005662:	68f8      	ldr	r0, [r7, #12]
 8005664:	f000 fabc 	bl	8005be0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005668:	4603      	mov	r3, r0
 800566a:	2b00      	cmp	r3, #0
 800566c:	d001      	beq.n	8005672 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	e01a      	b.n	80056a8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	2220      	movs	r2, #32
 8005678:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	6859      	ldr	r1, [r3, #4]
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	4b0a      	ldr	r3, [pc, #40]	@ (80056b0 <HAL_I2C_Mem_Write+0x224>)
 8005686:	400b      	ands	r3, r1
 8005688:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2220      	movs	r2, #32
 800568e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2200      	movs	r2, #0
 8005696:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2200      	movs	r2, #0
 800569e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80056a2:	2300      	movs	r3, #0
 80056a4:	e000      	b.n	80056a8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80056a6:	2302      	movs	r3, #2
  }
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3718      	adds	r7, #24
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	fe00e800 	.word	0xfe00e800

080056b4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b088      	sub	sp, #32
 80056b8:	af02      	add	r7, sp, #8
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	4608      	mov	r0, r1
 80056be:	4611      	mov	r1, r2
 80056c0:	461a      	mov	r2, r3
 80056c2:	4603      	mov	r3, r0
 80056c4:	817b      	strh	r3, [r7, #10]
 80056c6:	460b      	mov	r3, r1
 80056c8:	813b      	strh	r3, [r7, #8]
 80056ca:	4613      	mov	r3, r2
 80056cc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056d4:	b2db      	uxtb	r3, r3
 80056d6:	2b20      	cmp	r3, #32
 80056d8:	f040 80fd 	bne.w	80058d6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80056dc:	6a3b      	ldr	r3, [r7, #32]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d002      	beq.n	80056e8 <HAL_I2C_Mem_Read+0x34>
 80056e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d105      	bne.n	80056f4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056ee:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	e0f1      	b.n	80058d8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d101      	bne.n	8005702 <HAL_I2C_Mem_Read+0x4e>
 80056fe:	2302      	movs	r3, #2
 8005700:	e0ea      	b.n	80058d8 <HAL_I2C_Mem_Read+0x224>
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2201      	movs	r2, #1
 8005706:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800570a:	f7fe fe99 	bl	8004440 <HAL_GetTick>
 800570e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	9300      	str	r3, [sp, #0]
 8005714:	2319      	movs	r3, #25
 8005716:	2201      	movs	r2, #1
 8005718:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800571c:	68f8      	ldr	r0, [r7, #12]
 800571e:	f000 f9c9 	bl	8005ab4 <I2C_WaitOnFlagUntilTimeout>
 8005722:	4603      	mov	r3, r0
 8005724:	2b00      	cmp	r3, #0
 8005726:	d001      	beq.n	800572c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	e0d5      	b.n	80058d8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2222      	movs	r2, #34	@ 0x22
 8005730:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2240      	movs	r2, #64	@ 0x40
 8005738:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2200      	movs	r2, #0
 8005740:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	6a3a      	ldr	r2, [r7, #32]
 8005746:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800574c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2200      	movs	r2, #0
 8005752:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005754:	88f8      	ldrh	r0, [r7, #6]
 8005756:	893a      	ldrh	r2, [r7, #8]
 8005758:	8979      	ldrh	r1, [r7, #10]
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	9301      	str	r3, [sp, #4]
 800575e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005760:	9300      	str	r3, [sp, #0]
 8005762:	4603      	mov	r3, r0
 8005764:	68f8      	ldr	r0, [r7, #12]
 8005766:	f000 f92d 	bl	80059c4 <I2C_RequestMemoryRead>
 800576a:	4603      	mov	r3, r0
 800576c:	2b00      	cmp	r3, #0
 800576e:	d005      	beq.n	800577c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2200      	movs	r2, #0
 8005774:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e0ad      	b.n	80058d8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005780:	b29b      	uxth	r3, r3
 8005782:	2bff      	cmp	r3, #255	@ 0xff
 8005784:	d90e      	bls.n	80057a4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	22ff      	movs	r2, #255	@ 0xff
 800578a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005790:	b2da      	uxtb	r2, r3
 8005792:	8979      	ldrh	r1, [r7, #10]
 8005794:	4b52      	ldr	r3, [pc, #328]	@ (80058e0 <HAL_I2C_Mem_Read+0x22c>)
 8005796:	9300      	str	r3, [sp, #0]
 8005798:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800579c:	68f8      	ldr	r0, [r7, #12]
 800579e:	f000 fb43 	bl	8005e28 <I2C_TransferConfig>
 80057a2:	e00f      	b.n	80057c4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057a8:	b29a      	uxth	r2, r3
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057b2:	b2da      	uxtb	r2, r3
 80057b4:	8979      	ldrh	r1, [r7, #10]
 80057b6:	4b4a      	ldr	r3, [pc, #296]	@ (80058e0 <HAL_I2C_Mem_Read+0x22c>)
 80057b8:	9300      	str	r3, [sp, #0]
 80057ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80057be:	68f8      	ldr	r0, [r7, #12]
 80057c0:	f000 fb32 	bl	8005e28 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	9300      	str	r3, [sp, #0]
 80057c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ca:	2200      	movs	r2, #0
 80057cc:	2104      	movs	r1, #4
 80057ce:	68f8      	ldr	r0, [r7, #12]
 80057d0:	f000 f970 	bl	8005ab4 <I2C_WaitOnFlagUntilTimeout>
 80057d4:	4603      	mov	r3, r0
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d001      	beq.n	80057de <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e07c      	b.n	80058d8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057e8:	b2d2      	uxtb	r2, r2
 80057ea:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f0:	1c5a      	adds	r2, r3, #1
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057fa:	3b01      	subs	r3, #1
 80057fc:	b29a      	uxth	r2, r3
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005806:	b29b      	uxth	r3, r3
 8005808:	3b01      	subs	r3, #1
 800580a:	b29a      	uxth	r2, r3
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005814:	b29b      	uxth	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	d034      	beq.n	8005884 <HAL_I2C_Mem_Read+0x1d0>
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800581e:	2b00      	cmp	r3, #0
 8005820:	d130      	bne.n	8005884 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	9300      	str	r3, [sp, #0]
 8005826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005828:	2200      	movs	r2, #0
 800582a:	2180      	movs	r1, #128	@ 0x80
 800582c:	68f8      	ldr	r0, [r7, #12]
 800582e:	f000 f941 	bl	8005ab4 <I2C_WaitOnFlagUntilTimeout>
 8005832:	4603      	mov	r3, r0
 8005834:	2b00      	cmp	r3, #0
 8005836:	d001      	beq.n	800583c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	e04d      	b.n	80058d8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005840:	b29b      	uxth	r3, r3
 8005842:	2bff      	cmp	r3, #255	@ 0xff
 8005844:	d90e      	bls.n	8005864 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	22ff      	movs	r2, #255	@ 0xff
 800584a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005850:	b2da      	uxtb	r2, r3
 8005852:	8979      	ldrh	r1, [r7, #10]
 8005854:	2300      	movs	r3, #0
 8005856:	9300      	str	r3, [sp, #0]
 8005858:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800585c:	68f8      	ldr	r0, [r7, #12]
 800585e:	f000 fae3 	bl	8005e28 <I2C_TransferConfig>
 8005862:	e00f      	b.n	8005884 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005868:	b29a      	uxth	r2, r3
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005872:	b2da      	uxtb	r2, r3
 8005874:	8979      	ldrh	r1, [r7, #10]
 8005876:	2300      	movs	r3, #0
 8005878:	9300      	str	r3, [sp, #0]
 800587a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800587e:	68f8      	ldr	r0, [r7, #12]
 8005880:	f000 fad2 	bl	8005e28 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005888:	b29b      	uxth	r3, r3
 800588a:	2b00      	cmp	r3, #0
 800588c:	d19a      	bne.n	80057c4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800588e:	697a      	ldr	r2, [r7, #20]
 8005890:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005892:	68f8      	ldr	r0, [r7, #12]
 8005894:	f000 f9a4 	bl	8005be0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005898:	4603      	mov	r3, r0
 800589a:	2b00      	cmp	r3, #0
 800589c:	d001      	beq.n	80058a2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	e01a      	b.n	80058d8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	2220      	movs	r2, #32
 80058a8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	6859      	ldr	r1, [r3, #4]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681a      	ldr	r2, [r3, #0]
 80058b4:	4b0b      	ldr	r3, [pc, #44]	@ (80058e4 <HAL_I2C_Mem_Read+0x230>)
 80058b6:	400b      	ands	r3, r1
 80058b8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2220      	movs	r2, #32
 80058be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2200      	movs	r2, #0
 80058c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80058d2:	2300      	movs	r3, #0
 80058d4:	e000      	b.n	80058d8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80058d6:	2302      	movs	r3, #2
  }
}
 80058d8:	4618      	mov	r0, r3
 80058da:	3718      	adds	r7, #24
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}
 80058e0:	80002400 	.word	0x80002400
 80058e4:	fe00e800 	.word	0xfe00e800

080058e8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b083      	sub	sp, #12
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058f6:	b2db      	uxtb	r3, r3
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	370c      	adds	r7, #12
 80058fc:	46bd      	mov	sp, r7
 80058fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005902:	4770      	bx	lr

08005904 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8005904:	b480      	push	{r7}
 8005906:	b083      	sub	sp, #12
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8005910:	4618      	mov	r0, r3
 8005912:	370c      	adds	r7, #12
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr

0800591c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b086      	sub	sp, #24
 8005920:	af02      	add	r7, sp, #8
 8005922:	60f8      	str	r0, [r7, #12]
 8005924:	4608      	mov	r0, r1
 8005926:	4611      	mov	r1, r2
 8005928:	461a      	mov	r2, r3
 800592a:	4603      	mov	r3, r0
 800592c:	817b      	strh	r3, [r7, #10]
 800592e:	460b      	mov	r3, r1
 8005930:	813b      	strh	r3, [r7, #8]
 8005932:	4613      	mov	r3, r2
 8005934:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005936:	88fb      	ldrh	r3, [r7, #6]
 8005938:	b2da      	uxtb	r2, r3
 800593a:	8979      	ldrh	r1, [r7, #10]
 800593c:	4b20      	ldr	r3, [pc, #128]	@ (80059c0 <I2C_RequestMemoryWrite+0xa4>)
 800593e:	9300      	str	r3, [sp, #0]
 8005940:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005944:	68f8      	ldr	r0, [r7, #12]
 8005946:	f000 fa6f 	bl	8005e28 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800594a:	69fa      	ldr	r2, [r7, #28]
 800594c:	69b9      	ldr	r1, [r7, #24]
 800594e:	68f8      	ldr	r0, [r7, #12]
 8005950:	f000 f8ff 	bl	8005b52 <I2C_WaitOnTXISFlagUntilTimeout>
 8005954:	4603      	mov	r3, r0
 8005956:	2b00      	cmp	r3, #0
 8005958:	d001      	beq.n	800595e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e02c      	b.n	80059b8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800595e:	88fb      	ldrh	r3, [r7, #6]
 8005960:	2b01      	cmp	r3, #1
 8005962:	d105      	bne.n	8005970 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005964:	893b      	ldrh	r3, [r7, #8]
 8005966:	b2da      	uxtb	r2, r3
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	629a      	str	r2, [r3, #40]	@ 0x28
 800596e:	e015      	b.n	800599c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005970:	893b      	ldrh	r3, [r7, #8]
 8005972:	0a1b      	lsrs	r3, r3, #8
 8005974:	b29b      	uxth	r3, r3
 8005976:	b2da      	uxtb	r2, r3
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800597e:	69fa      	ldr	r2, [r7, #28]
 8005980:	69b9      	ldr	r1, [r7, #24]
 8005982:	68f8      	ldr	r0, [r7, #12]
 8005984:	f000 f8e5 	bl	8005b52 <I2C_WaitOnTXISFlagUntilTimeout>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d001      	beq.n	8005992 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e012      	b.n	80059b8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005992:	893b      	ldrh	r3, [r7, #8]
 8005994:	b2da      	uxtb	r2, r3
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800599c:	69fb      	ldr	r3, [r7, #28]
 800599e:	9300      	str	r3, [sp, #0]
 80059a0:	69bb      	ldr	r3, [r7, #24]
 80059a2:	2200      	movs	r2, #0
 80059a4:	2180      	movs	r1, #128	@ 0x80
 80059a6:	68f8      	ldr	r0, [r7, #12]
 80059a8:	f000 f884 	bl	8005ab4 <I2C_WaitOnFlagUntilTimeout>
 80059ac:	4603      	mov	r3, r0
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d001      	beq.n	80059b6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	e000      	b.n	80059b8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80059b6:	2300      	movs	r3, #0
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	3710      	adds	r7, #16
 80059bc:	46bd      	mov	sp, r7
 80059be:	bd80      	pop	{r7, pc}
 80059c0:	80002000 	.word	0x80002000

080059c4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b086      	sub	sp, #24
 80059c8:	af02      	add	r7, sp, #8
 80059ca:	60f8      	str	r0, [r7, #12]
 80059cc:	4608      	mov	r0, r1
 80059ce:	4611      	mov	r1, r2
 80059d0:	461a      	mov	r2, r3
 80059d2:	4603      	mov	r3, r0
 80059d4:	817b      	strh	r3, [r7, #10]
 80059d6:	460b      	mov	r3, r1
 80059d8:	813b      	strh	r3, [r7, #8]
 80059da:	4613      	mov	r3, r2
 80059dc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80059de:	88fb      	ldrh	r3, [r7, #6]
 80059e0:	b2da      	uxtb	r2, r3
 80059e2:	8979      	ldrh	r1, [r7, #10]
 80059e4:	4b20      	ldr	r3, [pc, #128]	@ (8005a68 <I2C_RequestMemoryRead+0xa4>)
 80059e6:	9300      	str	r3, [sp, #0]
 80059e8:	2300      	movs	r3, #0
 80059ea:	68f8      	ldr	r0, [r7, #12]
 80059ec:	f000 fa1c 	bl	8005e28 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059f0:	69fa      	ldr	r2, [r7, #28]
 80059f2:	69b9      	ldr	r1, [r7, #24]
 80059f4:	68f8      	ldr	r0, [r7, #12]
 80059f6:	f000 f8ac 	bl	8005b52 <I2C_WaitOnTXISFlagUntilTimeout>
 80059fa:	4603      	mov	r3, r0
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d001      	beq.n	8005a04 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005a00:	2301      	movs	r3, #1
 8005a02:	e02c      	b.n	8005a5e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005a04:	88fb      	ldrh	r3, [r7, #6]
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d105      	bne.n	8005a16 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005a0a:	893b      	ldrh	r3, [r7, #8]
 8005a0c:	b2da      	uxtb	r2, r3
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	629a      	str	r2, [r3, #40]	@ 0x28
 8005a14:	e015      	b.n	8005a42 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005a16:	893b      	ldrh	r3, [r7, #8]
 8005a18:	0a1b      	lsrs	r3, r3, #8
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	b2da      	uxtb	r2, r3
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a24:	69fa      	ldr	r2, [r7, #28]
 8005a26:	69b9      	ldr	r1, [r7, #24]
 8005a28:	68f8      	ldr	r0, [r7, #12]
 8005a2a:	f000 f892 	bl	8005b52 <I2C_WaitOnTXISFlagUntilTimeout>
 8005a2e:	4603      	mov	r3, r0
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d001      	beq.n	8005a38 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	e012      	b.n	8005a5e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005a38:	893b      	ldrh	r3, [r7, #8]
 8005a3a:	b2da      	uxtb	r2, r3
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005a42:	69fb      	ldr	r3, [r7, #28]
 8005a44:	9300      	str	r3, [sp, #0]
 8005a46:	69bb      	ldr	r3, [r7, #24]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	2140      	movs	r1, #64	@ 0x40
 8005a4c:	68f8      	ldr	r0, [r7, #12]
 8005a4e:	f000 f831 	bl	8005ab4 <I2C_WaitOnFlagUntilTimeout>
 8005a52:	4603      	mov	r3, r0
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d001      	beq.n	8005a5c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e000      	b.n	8005a5e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005a5c:	2300      	movs	r3, #0
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3710      	adds	r7, #16
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	bf00      	nop
 8005a68:	80002000 	.word	0x80002000

08005a6c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b083      	sub	sp, #12
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	699b      	ldr	r3, [r3, #24]
 8005a7a:	f003 0302 	and.w	r3, r3, #2
 8005a7e:	2b02      	cmp	r3, #2
 8005a80:	d103      	bne.n	8005a8a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	2200      	movs	r2, #0
 8005a88:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	699b      	ldr	r3, [r3, #24]
 8005a90:	f003 0301 	and.w	r3, r3, #1
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d007      	beq.n	8005aa8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	699a      	ldr	r2, [r3, #24]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f042 0201 	orr.w	r2, r2, #1
 8005aa6:	619a      	str	r2, [r3, #24]
  }
}
 8005aa8:	bf00      	nop
 8005aaa:	370c      	adds	r7, #12
 8005aac:	46bd      	mov	sp, r7
 8005aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab2:	4770      	bx	lr

08005ab4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b084      	sub	sp, #16
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	60f8      	str	r0, [r7, #12]
 8005abc:	60b9      	str	r1, [r7, #8]
 8005abe:	603b      	str	r3, [r7, #0]
 8005ac0:	4613      	mov	r3, r2
 8005ac2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ac4:	e031      	b.n	8005b2a <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005acc:	d02d      	beq.n	8005b2a <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ace:	f7fe fcb7 	bl	8004440 <HAL_GetTick>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	69bb      	ldr	r3, [r7, #24]
 8005ad6:	1ad3      	subs	r3, r2, r3
 8005ad8:	683a      	ldr	r2, [r7, #0]
 8005ada:	429a      	cmp	r2, r3
 8005adc:	d302      	bcc.n	8005ae4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d122      	bne.n	8005b2a <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	699a      	ldr	r2, [r3, #24]
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	4013      	ands	r3, r2
 8005aee:	68ba      	ldr	r2, [r7, #8]
 8005af0:	429a      	cmp	r2, r3
 8005af2:	bf0c      	ite	eq
 8005af4:	2301      	moveq	r3, #1
 8005af6:	2300      	movne	r3, #0
 8005af8:	b2db      	uxtb	r3, r3
 8005afa:	461a      	mov	r2, r3
 8005afc:	79fb      	ldrb	r3, [r7, #7]
 8005afe:	429a      	cmp	r2, r3
 8005b00:	d113      	bne.n	8005b2a <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b06:	f043 0220 	orr.w	r2, r3, #32
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2220      	movs	r2, #32
 8005b12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2200      	movs	r2, #0
 8005b22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	e00f      	b.n	8005b4a <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	699a      	ldr	r2, [r3, #24]
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	4013      	ands	r3, r2
 8005b34:	68ba      	ldr	r2, [r7, #8]
 8005b36:	429a      	cmp	r2, r3
 8005b38:	bf0c      	ite	eq
 8005b3a:	2301      	moveq	r3, #1
 8005b3c:	2300      	movne	r3, #0
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	461a      	mov	r2, r3
 8005b42:	79fb      	ldrb	r3, [r7, #7]
 8005b44:	429a      	cmp	r2, r3
 8005b46:	d0be      	beq.n	8005ac6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b48:	2300      	movs	r3, #0
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3710      	adds	r7, #16
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}

08005b52 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005b52:	b580      	push	{r7, lr}
 8005b54:	b084      	sub	sp, #16
 8005b56:	af00      	add	r7, sp, #0
 8005b58:	60f8      	str	r0, [r7, #12]
 8005b5a:	60b9      	str	r1, [r7, #8]
 8005b5c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005b5e:	e033      	b.n	8005bc8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	68b9      	ldr	r1, [r7, #8]
 8005b64:	68f8      	ldr	r0, [r7, #12]
 8005b66:	f000 f87f 	bl	8005c68 <I2C_IsErrorOccurred>
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d001      	beq.n	8005b74 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	e031      	b.n	8005bd8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b7a:	d025      	beq.n	8005bc8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b7c:	f7fe fc60 	bl	8004440 <HAL_GetTick>
 8005b80:	4602      	mov	r2, r0
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	1ad3      	subs	r3, r2, r3
 8005b86:	68ba      	ldr	r2, [r7, #8]
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d302      	bcc.n	8005b92 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d11a      	bne.n	8005bc8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	699b      	ldr	r3, [r3, #24]
 8005b98:	f003 0302 	and.w	r3, r3, #2
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	d013      	beq.n	8005bc8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ba4:	f043 0220 	orr.w	r2, r3, #32
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2220      	movs	r2, #32
 8005bb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e007      	b.n	8005bd8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	699b      	ldr	r3, [r3, #24]
 8005bce:	f003 0302 	and.w	r3, r3, #2
 8005bd2:	2b02      	cmp	r3, #2
 8005bd4:	d1c4      	bne.n	8005b60 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005bd6:	2300      	movs	r3, #0
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3710      	adds	r7, #16
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}

08005be0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b084      	sub	sp, #16
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	60f8      	str	r0, [r7, #12]
 8005be8:	60b9      	str	r1, [r7, #8]
 8005bea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005bec:	e02f      	b.n	8005c4e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bee:	687a      	ldr	r2, [r7, #4]
 8005bf0:	68b9      	ldr	r1, [r7, #8]
 8005bf2:	68f8      	ldr	r0, [r7, #12]
 8005bf4:	f000 f838 	bl	8005c68 <I2C_IsErrorOccurred>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d001      	beq.n	8005c02 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	e02d      	b.n	8005c5e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c02:	f7fe fc1d 	bl	8004440 <HAL_GetTick>
 8005c06:	4602      	mov	r2, r0
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	1ad3      	subs	r3, r2, r3
 8005c0c:	68ba      	ldr	r2, [r7, #8]
 8005c0e:	429a      	cmp	r2, r3
 8005c10:	d302      	bcc.n	8005c18 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d11a      	bne.n	8005c4e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	699b      	ldr	r3, [r3, #24]
 8005c1e:	f003 0320 	and.w	r3, r3, #32
 8005c22:	2b20      	cmp	r3, #32
 8005c24:	d013      	beq.n	8005c4e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c2a:	f043 0220 	orr.w	r2, r3, #32
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2220      	movs	r2, #32
 8005c36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2200      	movs	r2, #0
 8005c46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e007      	b.n	8005c5e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	699b      	ldr	r3, [r3, #24]
 8005c54:	f003 0320 	and.w	r3, r3, #32
 8005c58:	2b20      	cmp	r3, #32
 8005c5a:	d1c8      	bne.n	8005bee <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005c5c:	2300      	movs	r3, #0
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3710      	adds	r7, #16
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}
	...

08005c68 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b08a      	sub	sp, #40	@ 0x28
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	60f8      	str	r0, [r7, #12]
 8005c70:	60b9      	str	r1, [r7, #8]
 8005c72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c74:	2300      	movs	r3, #0
 8005c76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	699b      	ldr	r3, [r3, #24]
 8005c80:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005c82:	2300      	movs	r3, #0
 8005c84:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005c8a:	69bb      	ldr	r3, [r7, #24]
 8005c8c:	f003 0310 	and.w	r3, r3, #16
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d068      	beq.n	8005d66 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	2210      	movs	r2, #16
 8005c9a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005c9c:	e049      	b.n	8005d32 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ca4:	d045      	beq.n	8005d32 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005ca6:	f7fe fbcb 	bl	8004440 <HAL_GetTick>
 8005caa:	4602      	mov	r2, r0
 8005cac:	69fb      	ldr	r3, [r7, #28]
 8005cae:	1ad3      	subs	r3, r2, r3
 8005cb0:	68ba      	ldr	r2, [r7, #8]
 8005cb2:	429a      	cmp	r2, r3
 8005cb4:	d302      	bcc.n	8005cbc <I2C_IsErrorOccurred+0x54>
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d13a      	bne.n	8005d32 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005cc6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005cce:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	699b      	ldr	r3, [r3, #24]
 8005cd6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005cda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cde:	d121      	bne.n	8005d24 <I2C_IsErrorOccurred+0xbc>
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ce6:	d01d      	beq.n	8005d24 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005ce8:	7cfb      	ldrb	r3, [r7, #19]
 8005cea:	2b20      	cmp	r3, #32
 8005cec:	d01a      	beq.n	8005d24 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	685a      	ldr	r2, [r3, #4]
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005cfc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005cfe:	f7fe fb9f 	bl	8004440 <HAL_GetTick>
 8005d02:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005d04:	e00e      	b.n	8005d24 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005d06:	f7fe fb9b 	bl	8004440 <HAL_GetTick>
 8005d0a:	4602      	mov	r2, r0
 8005d0c:	69fb      	ldr	r3, [r7, #28]
 8005d0e:	1ad3      	subs	r3, r2, r3
 8005d10:	2b19      	cmp	r3, #25
 8005d12:	d907      	bls.n	8005d24 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005d14:	6a3b      	ldr	r3, [r7, #32]
 8005d16:	f043 0320 	orr.w	r3, r3, #32
 8005d1a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005d22:	e006      	b.n	8005d32 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	699b      	ldr	r3, [r3, #24]
 8005d2a:	f003 0320 	and.w	r3, r3, #32
 8005d2e:	2b20      	cmp	r3, #32
 8005d30:	d1e9      	bne.n	8005d06 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	699b      	ldr	r3, [r3, #24]
 8005d38:	f003 0320 	and.w	r3, r3, #32
 8005d3c:	2b20      	cmp	r3, #32
 8005d3e:	d003      	beq.n	8005d48 <I2C_IsErrorOccurred+0xe0>
 8005d40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d0aa      	beq.n	8005c9e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005d48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d103      	bne.n	8005d58 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	2220      	movs	r2, #32
 8005d56:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005d58:	6a3b      	ldr	r3, [r7, #32]
 8005d5a:	f043 0304 	orr.w	r3, r3, #4
 8005d5e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	699b      	ldr	r3, [r3, #24]
 8005d6c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d00b      	beq.n	8005d90 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005d78:	6a3b      	ldr	r3, [r7, #32]
 8005d7a:	f043 0301 	orr.w	r3, r3, #1
 8005d7e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005d88:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005d90:	69bb      	ldr	r3, [r7, #24]
 8005d92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d00b      	beq.n	8005db2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005d9a:	6a3b      	ldr	r3, [r7, #32]
 8005d9c:	f043 0308 	orr.w	r3, r3, #8
 8005da0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005daa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005dac:	2301      	movs	r3, #1
 8005dae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005db2:	69bb      	ldr	r3, [r7, #24]
 8005db4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d00b      	beq.n	8005dd4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005dbc:	6a3b      	ldr	r3, [r7, #32]
 8005dbe:	f043 0302 	orr.w	r3, r3, #2
 8005dc2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005dcc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005dd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d01c      	beq.n	8005e16 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005ddc:	68f8      	ldr	r0, [r7, #12]
 8005dde:	f7ff fe45 	bl	8005a6c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	6859      	ldr	r1, [r3, #4]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	4b0d      	ldr	r3, [pc, #52]	@ (8005e24 <I2C_IsErrorOccurred+0x1bc>)
 8005dee:	400b      	ands	r3, r1
 8005df0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005df6:	6a3b      	ldr	r3, [r7, #32]
 8005df8:	431a      	orrs	r2, r3
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2220      	movs	r2, #32
 8005e02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2200      	movs	r2, #0
 8005e12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005e16:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3728      	adds	r7, #40	@ 0x28
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop
 8005e24:	fe00e800 	.word	0xfe00e800

08005e28 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b087      	sub	sp, #28
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	60f8      	str	r0, [r7, #12]
 8005e30:	607b      	str	r3, [r7, #4]
 8005e32:	460b      	mov	r3, r1
 8005e34:	817b      	strh	r3, [r7, #10]
 8005e36:	4613      	mov	r3, r2
 8005e38:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005e3a:	897b      	ldrh	r3, [r7, #10]
 8005e3c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005e40:	7a7b      	ldrb	r3, [r7, #9]
 8005e42:	041b      	lsls	r3, r3, #16
 8005e44:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005e48:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005e4e:	6a3b      	ldr	r3, [r7, #32]
 8005e50:	4313      	orrs	r3, r2
 8005e52:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005e56:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	685a      	ldr	r2, [r3, #4]
 8005e5e:	6a3b      	ldr	r3, [r7, #32]
 8005e60:	0d5b      	lsrs	r3, r3, #21
 8005e62:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005e66:	4b08      	ldr	r3, [pc, #32]	@ (8005e88 <I2C_TransferConfig+0x60>)
 8005e68:	430b      	orrs	r3, r1
 8005e6a:	43db      	mvns	r3, r3
 8005e6c:	ea02 0103 	and.w	r1, r2, r3
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	697a      	ldr	r2, [r7, #20]
 8005e76:	430a      	orrs	r2, r1
 8005e78:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005e7a:	bf00      	nop
 8005e7c:	371c      	adds	r7, #28
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e84:	4770      	bx	lr
 8005e86:	bf00      	nop
 8005e88:	03ff63ff 	.word	0x03ff63ff

08005e8c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b083      	sub	sp, #12
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
 8005e94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e9c:	b2db      	uxtb	r3, r3
 8005e9e:	2b20      	cmp	r3, #32
 8005ea0:	d138      	bne.n	8005f14 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d101      	bne.n	8005eb0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005eac:	2302      	movs	r3, #2
 8005eae:	e032      	b.n	8005f16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2224      	movs	r2, #36	@ 0x24
 8005ebc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f022 0201 	bic.w	r2, r2, #1
 8005ece:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005ede:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	6819      	ldr	r1, [r3, #0]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	683a      	ldr	r2, [r7, #0]
 8005eec:	430a      	orrs	r2, r1
 8005eee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f042 0201 	orr.w	r2, r2, #1
 8005efe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2220      	movs	r2, #32
 8005f04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005f10:	2300      	movs	r3, #0
 8005f12:	e000      	b.n	8005f16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005f14:	2302      	movs	r3, #2
  }
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	370c      	adds	r7, #12
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f20:	4770      	bx	lr

08005f22 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005f22:	b480      	push	{r7}
 8005f24:	b085      	sub	sp, #20
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	6078      	str	r0, [r7, #4]
 8005f2a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f32:	b2db      	uxtb	r3, r3
 8005f34:	2b20      	cmp	r3, #32
 8005f36:	d139      	bne.n	8005fac <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005f3e:	2b01      	cmp	r3, #1
 8005f40:	d101      	bne.n	8005f46 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005f42:	2302      	movs	r3, #2
 8005f44:	e033      	b.n	8005fae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2201      	movs	r2, #1
 8005f4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2224      	movs	r2, #36	@ 0x24
 8005f52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f022 0201 	bic.w	r2, r2, #1
 8005f64:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005f74:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	021b      	lsls	r3, r3, #8
 8005f7a:	68fa      	ldr	r2, [r7, #12]
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	68fa      	ldr	r2, [r7, #12]
 8005f86:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	681a      	ldr	r2, [r3, #0]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f042 0201 	orr.w	r2, r2, #1
 8005f96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2220      	movs	r2, #32
 8005f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	e000      	b.n	8005fae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005fac:	2302      	movs	r3, #2
  }
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3714      	adds	r7, #20
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb8:	4770      	bx	lr
	...

08005fbc <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b084      	sub	sp, #16
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d101      	bne.n	8005fce <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e0bf      	b.n	800614e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8005fd4:	b2db      	uxtb	r3, r3
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d106      	bne.n	8005fe8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f000 f8ba 	bl	800615c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2202      	movs	r2, #2
 8005fec:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	699a      	ldr	r2, [r3, #24]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8005ffe:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	6999      	ldr	r1, [r3, #24]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	685a      	ldr	r2, [r3, #4]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006014:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	691b      	ldr	r3, [r3, #16]
 800601a:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	430a      	orrs	r2, r1
 8006022:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	6899      	ldr	r1, [r3, #8]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	4b4a      	ldr	r3, [pc, #296]	@ (8006158 <HAL_LTDC_Init+0x19c>)
 8006030:	400b      	ands	r3, r1
 8006032:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	695b      	ldr	r3, [r3, #20]
 8006038:	041b      	lsls	r3, r3, #16
 800603a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	6899      	ldr	r1, [r3, #8]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	699a      	ldr	r2, [r3, #24]
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	431a      	orrs	r2, r3
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	430a      	orrs	r2, r1
 8006050:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	68d9      	ldr	r1, [r3, #12]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	4b3e      	ldr	r3, [pc, #248]	@ (8006158 <HAL_LTDC_Init+0x19c>)
 800605e:	400b      	ands	r3, r1
 8006060:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	69db      	ldr	r3, [r3, #28]
 8006066:	041b      	lsls	r3, r3, #16
 8006068:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	68d9      	ldr	r1, [r3, #12]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6a1a      	ldr	r2, [r3, #32]
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	431a      	orrs	r2, r3
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	430a      	orrs	r2, r1
 800607e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	6919      	ldr	r1, [r3, #16]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	4b33      	ldr	r3, [pc, #204]	@ (8006158 <HAL_LTDC_Init+0x19c>)
 800608c:	400b      	ands	r3, r1
 800608e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006094:	041b      	lsls	r3, r3, #16
 8006096:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	6919      	ldr	r1, [r3, #16]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	431a      	orrs	r2, r3
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	430a      	orrs	r2, r1
 80060ac:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	6959      	ldr	r1, [r3, #20]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	4b27      	ldr	r3, [pc, #156]	@ (8006158 <HAL_LTDC_Init+0x19c>)
 80060ba:	400b      	ands	r3, r1
 80060bc:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060c2:	041b      	lsls	r3, r3, #16
 80060c4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	6959      	ldr	r1, [r3, #20]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	431a      	orrs	r2, r3
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	430a      	orrs	r2, r1
 80060da:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80060e2:	021b      	lsls	r3, r3, #8
 80060e4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80060ec:	041b      	lsls	r3, r3, #16
 80060ee:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 80060fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006106:	68ba      	ldr	r2, [r7, #8]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	4313      	orrs	r3, r2
 800610c:	687a      	ldr	r2, [r7, #4]
 800610e:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8006112:	431a      	orrs	r2, r3
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	430a      	orrs	r2, r1
 800611a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f042 0206 	orr.w	r2, r2, #6
 800612a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	699a      	ldr	r2, [r3, #24]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f042 0201 	orr.w	r2, r2, #1
 800613a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2200      	movs	r2, #0
 8006140:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800614c:	2300      	movs	r3, #0
}
 800614e:	4618      	mov	r0, r3
 8006150:	3710      	adds	r7, #16
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}
 8006156:	bf00      	nop
 8006158:	f000f800 	.word	0xf000f800

0800615c <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 800615c:	b480      	push	{r7}
 800615e:	b083      	sub	sp, #12
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 8006164:	bf00      	nop
 8006166:	370c      	adds	r7, #12
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006170:	b5b0      	push	{r4, r5, r7, lr}
 8006172:	b084      	sub	sp, #16
 8006174:	af00      	add	r7, sp, #0
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	60b9      	str	r1, [r7, #8]
 800617a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8006182:	2b01      	cmp	r3, #1
 8006184:	d101      	bne.n	800618a <HAL_LTDC_ConfigLayer+0x1a>
 8006186:	2302      	movs	r3, #2
 8006188:	e02c      	b.n	80061e4 <HAL_LTDC_ConfigLayer+0x74>
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2201      	movs	r2, #1
 800618e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2202      	movs	r2, #2
 8006196:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800619a:	68fa      	ldr	r2, [r7, #12]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2134      	movs	r1, #52	@ 0x34
 80061a0:	fb01 f303 	mul.w	r3, r1, r3
 80061a4:	4413      	add	r3, r2
 80061a6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	4614      	mov	r4, r2
 80061ae:	461d      	mov	r5, r3
 80061b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061bc:	682b      	ldr	r3, [r5, #0]
 80061be:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80061c0:	687a      	ldr	r2, [r7, #4]
 80061c2:	68b9      	ldr	r1, [r7, #8]
 80061c4:	68f8      	ldr	r0, [r7, #12]
 80061c6:	f000 f811 	bl	80061ec <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	2201      	movs	r2, #1
 80061d0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2201      	movs	r2, #1
 80061d6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2200      	movs	r2, #0
 80061de:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 80061e2:	2300      	movs	r3, #0
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3710      	adds	r7, #16
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bdb0      	pop	{r4, r5, r7, pc}

080061ec <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b089      	sub	sp, #36	@ 0x24
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	60f8      	str	r0, [r7, #12]
 80061f4:	60b9      	str	r1, [r7, #8]
 80061f6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	685a      	ldr	r2, [r3, #4]
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	68db      	ldr	r3, [r3, #12]
 8006202:	0c1b      	lsrs	r3, r3, #16
 8006204:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006208:	4413      	add	r3, r2
 800620a:	041b      	lsls	r3, r3, #16
 800620c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	461a      	mov	r2, r3
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	01db      	lsls	r3, r3, #7
 8006218:	4413      	add	r3, r2
 800621a:	3384      	adds	r3, #132	@ 0x84
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	68fa      	ldr	r2, [r7, #12]
 8006220:	6812      	ldr	r2, [r2, #0]
 8006222:	4611      	mov	r1, r2
 8006224:	687a      	ldr	r2, [r7, #4]
 8006226:	01d2      	lsls	r2, r2, #7
 8006228:	440a      	add	r2, r1
 800622a:	3284      	adds	r2, #132	@ 0x84
 800622c:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8006230:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	68db      	ldr	r3, [r3, #12]
 800623c:	0c1b      	lsrs	r3, r3, #16
 800623e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006242:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006244:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4619      	mov	r1, r3
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	01db      	lsls	r3, r3, #7
 8006250:	440b      	add	r3, r1
 8006252:	3384      	adds	r3, #132	@ 0x84
 8006254:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006256:	69fb      	ldr	r3, [r7, #28]
 8006258:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800625a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	68da      	ldr	r2, [r3, #12]
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	68db      	ldr	r3, [r3, #12]
 8006266:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800626a:	4413      	add	r3, r2
 800626c:	041b      	lsls	r3, r3, #16
 800626e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	461a      	mov	r2, r3
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	01db      	lsls	r3, r3, #7
 800627a:	4413      	add	r3, r2
 800627c:	3384      	adds	r3, #132	@ 0x84
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	68fa      	ldr	r2, [r7, #12]
 8006282:	6812      	ldr	r2, [r2, #0]
 8006284:	4611      	mov	r1, r2
 8006286:	687a      	ldr	r2, [r7, #4]
 8006288:	01d2      	lsls	r2, r2, #7
 800628a:	440a      	add	r2, r1
 800628c:	3284      	adds	r2, #132	@ 0x84
 800628e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8006292:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	689a      	ldr	r2, [r3, #8]
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	68db      	ldr	r3, [r3, #12]
 800629e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80062a2:	4413      	add	r3, r2
 80062a4:	1c5a      	adds	r2, r3, #1
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4619      	mov	r1, r3
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	01db      	lsls	r3, r3, #7
 80062b0:	440b      	add	r3, r1
 80062b2:	3384      	adds	r3, #132	@ 0x84
 80062b4:	4619      	mov	r1, r3
 80062b6:	69fb      	ldr	r3, [r7, #28]
 80062b8:	4313      	orrs	r3, r2
 80062ba:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	461a      	mov	r2, r3
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	01db      	lsls	r3, r3, #7
 80062c6:	4413      	add	r3, r2
 80062c8:	3384      	adds	r3, #132	@ 0x84
 80062ca:	691b      	ldr	r3, [r3, #16]
 80062cc:	68fa      	ldr	r2, [r7, #12]
 80062ce:	6812      	ldr	r2, [r2, #0]
 80062d0:	4611      	mov	r1, r2
 80062d2:	687a      	ldr	r2, [r7, #4]
 80062d4:	01d2      	lsls	r2, r2, #7
 80062d6:	440a      	add	r2, r1
 80062d8:	3284      	adds	r2, #132	@ 0x84
 80062da:	f023 0307 	bic.w	r3, r3, #7
 80062de:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	461a      	mov	r2, r3
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	01db      	lsls	r3, r3, #7
 80062ea:	4413      	add	r3, r2
 80062ec:	3384      	adds	r3, #132	@ 0x84
 80062ee:	461a      	mov	r2, r3
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	691b      	ldr	r3, [r3, #16]
 80062f4:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80062fc:	021b      	lsls	r3, r3, #8
 80062fe:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8006306:	041b      	lsls	r3, r3, #16
 8006308:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	699b      	ldr	r3, [r3, #24]
 800630e:	061b      	lsls	r3, r3, #24
 8006310:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	461a      	mov	r2, r3
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	01db      	lsls	r3, r3, #7
 800631c:	4413      	add	r3, r2
 800631e:	3384      	adds	r3, #132	@ 0x84
 8006320:	699b      	ldr	r3, [r3, #24]
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	461a      	mov	r2, r3
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	01db      	lsls	r3, r3, #7
 800632c:	4413      	add	r3, r2
 800632e:	3384      	adds	r3, #132	@ 0x84
 8006330:	461a      	mov	r2, r3
 8006332:	2300      	movs	r3, #0
 8006334:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800633c:	461a      	mov	r2, r3
 800633e:	69fb      	ldr	r3, [r7, #28]
 8006340:	431a      	orrs	r2, r3
 8006342:	69bb      	ldr	r3, [r7, #24]
 8006344:	431a      	orrs	r2, r3
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4619      	mov	r1, r3
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	01db      	lsls	r3, r3, #7
 8006350:	440b      	add	r3, r1
 8006352:	3384      	adds	r3, #132	@ 0x84
 8006354:	4619      	mov	r1, r3
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	4313      	orrs	r3, r2
 800635a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	461a      	mov	r2, r3
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	01db      	lsls	r3, r3, #7
 8006366:	4413      	add	r3, r2
 8006368:	3384      	adds	r3, #132	@ 0x84
 800636a:	695b      	ldr	r3, [r3, #20]
 800636c:	68fa      	ldr	r2, [r7, #12]
 800636e:	6812      	ldr	r2, [r2, #0]
 8006370:	4611      	mov	r1, r2
 8006372:	687a      	ldr	r2, [r7, #4]
 8006374:	01d2      	lsls	r2, r2, #7
 8006376:	440a      	add	r2, r1
 8006378:	3284      	adds	r2, #132	@ 0x84
 800637a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800637e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	461a      	mov	r2, r3
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	01db      	lsls	r3, r3, #7
 800638a:	4413      	add	r3, r2
 800638c:	3384      	adds	r3, #132	@ 0x84
 800638e:	461a      	mov	r2, r3
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	695b      	ldr	r3, [r3, #20]
 8006394:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	461a      	mov	r2, r3
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	01db      	lsls	r3, r3, #7
 80063a0:	4413      	add	r3, r2
 80063a2:	3384      	adds	r3, #132	@ 0x84
 80063a4:	69da      	ldr	r2, [r3, #28]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4619      	mov	r1, r3
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	01db      	lsls	r3, r3, #7
 80063b0:	440b      	add	r3, r1
 80063b2:	3384      	adds	r3, #132	@ 0x84
 80063b4:	4619      	mov	r1, r3
 80063b6:	4b58      	ldr	r3, [pc, #352]	@ (8006518 <LTDC_SetConfig+0x32c>)
 80063b8:	4013      	ands	r3, r2
 80063ba:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	69da      	ldr	r2, [r3, #28]
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	6a1b      	ldr	r3, [r3, #32]
 80063c4:	68f9      	ldr	r1, [r7, #12]
 80063c6:	6809      	ldr	r1, [r1, #0]
 80063c8:	4608      	mov	r0, r1
 80063ca:	6879      	ldr	r1, [r7, #4]
 80063cc:	01c9      	lsls	r1, r1, #7
 80063ce:	4401      	add	r1, r0
 80063d0:	3184      	adds	r1, #132	@ 0x84
 80063d2:	4313      	orrs	r3, r2
 80063d4:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	461a      	mov	r2, r3
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	01db      	lsls	r3, r3, #7
 80063e0:	4413      	add	r3, r2
 80063e2:	3384      	adds	r3, #132	@ 0x84
 80063e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	461a      	mov	r2, r3
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	01db      	lsls	r3, r3, #7
 80063f0:	4413      	add	r3, r2
 80063f2:	3384      	adds	r3, #132	@ 0x84
 80063f4:	461a      	mov	r2, r3
 80063f6:	2300      	movs	r3, #0
 80063f8:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	461a      	mov	r2, r3
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	01db      	lsls	r3, r3, #7
 8006404:	4413      	add	r3, r2
 8006406:	3384      	adds	r3, #132	@ 0x84
 8006408:	461a      	mov	r2, r3
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800640e:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	691b      	ldr	r3, [r3, #16]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d102      	bne.n	800641e <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8006418:	2304      	movs	r3, #4
 800641a:	61fb      	str	r3, [r7, #28]
 800641c:	e01b      	b.n	8006456 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	691b      	ldr	r3, [r3, #16]
 8006422:	2b01      	cmp	r3, #1
 8006424:	d102      	bne.n	800642c <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8006426:	2303      	movs	r3, #3
 8006428:	61fb      	str	r3, [r7, #28]
 800642a:	e014      	b.n	8006456 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	691b      	ldr	r3, [r3, #16]
 8006430:	2b04      	cmp	r3, #4
 8006432:	d00b      	beq.n	800644c <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006438:	2b02      	cmp	r3, #2
 800643a:	d007      	beq.n	800644c <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006440:	2b03      	cmp	r3, #3
 8006442:	d003      	beq.n	800644c <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006448:	2b07      	cmp	r3, #7
 800644a:	d102      	bne.n	8006452 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 800644c:	2302      	movs	r3, #2
 800644e:	61fb      	str	r3, [r7, #28]
 8006450:	e001      	b.n	8006456 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 8006452:	2301      	movs	r3, #1
 8006454:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	461a      	mov	r2, r3
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	01db      	lsls	r3, r3, #7
 8006460:	4413      	add	r3, r2
 8006462:	3384      	adds	r3, #132	@ 0x84
 8006464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006466:	68fa      	ldr	r2, [r7, #12]
 8006468:	6812      	ldr	r2, [r2, #0]
 800646a:	4611      	mov	r1, r2
 800646c:	687a      	ldr	r2, [r7, #4]
 800646e:	01d2      	lsls	r2, r2, #7
 8006470:	440a      	add	r2, r1
 8006472:	3284      	adds	r2, #132	@ 0x84
 8006474:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8006478:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800647e:	69fa      	ldr	r2, [r7, #28]
 8006480:	fb02 f303 	mul.w	r3, r2, r3
 8006484:	041a      	lsls	r2, r3, #16
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	6859      	ldr	r1, [r3, #4]
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	1acb      	subs	r3, r1, r3
 8006490:	69f9      	ldr	r1, [r7, #28]
 8006492:	fb01 f303 	mul.w	r3, r1, r3
 8006496:	3307      	adds	r3, #7
 8006498:	68f9      	ldr	r1, [r7, #12]
 800649a:	6809      	ldr	r1, [r1, #0]
 800649c:	4608      	mov	r0, r1
 800649e:	6879      	ldr	r1, [r7, #4]
 80064a0:	01c9      	lsls	r1, r1, #7
 80064a2:	4401      	add	r1, r0
 80064a4:	3184      	adds	r1, #132	@ 0x84
 80064a6:	4313      	orrs	r3, r2
 80064a8:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	461a      	mov	r2, r3
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	01db      	lsls	r3, r3, #7
 80064b4:	4413      	add	r3, r2
 80064b6:	3384      	adds	r3, #132	@ 0x84
 80064b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4619      	mov	r1, r3
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	01db      	lsls	r3, r3, #7
 80064c4:	440b      	add	r3, r1
 80064c6:	3384      	adds	r3, #132	@ 0x84
 80064c8:	4619      	mov	r1, r3
 80064ca:	4b14      	ldr	r3, [pc, #80]	@ (800651c <LTDC_SetConfig+0x330>)
 80064cc:	4013      	ands	r3, r2
 80064ce:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	461a      	mov	r2, r3
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	01db      	lsls	r3, r3, #7
 80064da:	4413      	add	r3, r2
 80064dc:	3384      	adds	r3, #132	@ 0x84
 80064de:	461a      	mov	r2, r3
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064e4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	461a      	mov	r2, r3
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	01db      	lsls	r3, r3, #7
 80064f0:	4413      	add	r3, r2
 80064f2:	3384      	adds	r3, #132	@ 0x84
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	68fa      	ldr	r2, [r7, #12]
 80064f8:	6812      	ldr	r2, [r2, #0]
 80064fa:	4611      	mov	r1, r2
 80064fc:	687a      	ldr	r2, [r7, #4]
 80064fe:	01d2      	lsls	r2, r2, #7
 8006500:	440a      	add	r2, r1
 8006502:	3284      	adds	r2, #132	@ 0x84
 8006504:	f043 0301 	orr.w	r3, r3, #1
 8006508:	6013      	str	r3, [r2, #0]
}
 800650a:	bf00      	nop
 800650c:	3724      	adds	r7, #36	@ 0x24
 800650e:	46bd      	mov	sp, r7
 8006510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006514:	4770      	bx	lr
 8006516:	bf00      	nop
 8006518:	fffff8f8 	.word	0xfffff8f8
 800651c:	fffff800 	.word	0xfffff800

08006520 <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b084      	sub	sp, #16
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006528:	f7fd ff8a 	bl	8004440 <HAL_GetTick>
 800652c:	60f8      	str	r0, [r7, #12]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d101      	bne.n	8006538 <HAL_MDMA_Init+0x18>
  {
    return HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	e03b      	b.n	80065b0 <HAL_MDMA_Init+0x90>
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.SourceBlockAddressOffset));
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.DestBlockAddressOffset));


  /* Allocate lock resource */
  __HAL_UNLOCK(hmdma);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2200      	movs	r2, #0
 800653c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2202      	movs	r2, #2
 8006544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	68da      	ldr	r2, [r3, #12]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f022 0201 	bic.w	r2, r2, #1
 8006556:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8006558:	e00f      	b.n	800657a <HAL_MDMA_Init+0x5a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 800655a:	f7fd ff71 	bl	8004440 <HAL_GetTick>
 800655e:	4602      	mov	r2, r0
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	1ad3      	subs	r3, r2, r3
 8006564:	2b05      	cmp	r3, #5
 8006566:	d908      	bls.n	800657a <HAL_MDMA_Init+0x5a>
    {
      /* Update error code */
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2240      	movs	r2, #64	@ 0x40
 800656c:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Change the MDMA state */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2203      	movs	r2, #3
 8006572:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      return HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	e01a      	b.n	80065b0 <HAL_MDMA_Init+0x90>
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	68db      	ldr	r3, [r3, #12]
 8006580:	f003 0301 	and.w	r3, r3, #1
 8006584:	2b00      	cmp	r3, #0
 8006586:	d1e8      	bne.n	800655a <HAL_MDMA_Init+0x3a>
    }
  }

  /* Initialize the MDMA channel registers */
  MDMA_Init(hmdma);
 8006588:	6878      	ldr	r0, [r7, #4]
 800658a:	f000 f86d 	bl	8006668 <MDMA_Init>

  /* Reset the MDMA first/last linkedlist node addresses and node counter */
  hmdma->FirstLinkedListNodeAddress  = 0;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2200      	movs	r2, #0
 8006592:	65da      	str	r2, [r3, #92]	@ 0x5c
  hmdma->LastLinkedListNodeAddress   = 0;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2200      	movs	r2, #0
 8006598:	661a      	str	r2, [r3, #96]	@ 0x60
  hmdma->LinkedListNodeCounter  = 0;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2200      	movs	r2, #0
 800659e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the error code */
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2200      	movs	r2, #0
 80065a4:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Initialize the MDMA state */
  hmdma->State = HAL_MDMA_STATE_READY;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2201      	movs	r2, #1
 80065aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80065ae:	2300      	movs	r3, #0
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3710      	adds	r7, #16
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <HAL_MDMA_DeInit>:
  * @param  hmdma: pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_DeInit(MDMA_HandleTypeDef *hmdma)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d101      	bne.n	80065ca <HAL_MDMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80065c6:	2301      	movs	r3, #1
 80065c8:	e048      	b.n	800665c <HAL_MDMA_DeInit+0xa4>
  }

  /* Disable the selected MDMA Channelx */
  __HAL_MDMA_DISABLE(hmdma);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	68da      	ldr	r2, [r3, #12]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f022 0201 	bic.w	r2, r2, #1
 80065d8:	60da      	str	r2, [r3, #12]

  /* Reset MDMA Channel control register */
  hmdma->Instance->CCR  = 0;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	2200      	movs	r2, #0
 80065e0:	60da      	str	r2, [r3, #12]
  hmdma->Instance->CTCR = 0;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	2200      	movs	r2, #0
 80065e8:	611a      	str	r2, [r3, #16]
  hmdma->Instance->CBNDTR = 0;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	2200      	movs	r2, #0
 80065f0:	615a      	str	r2, [r3, #20]
  hmdma->Instance->CSAR = 0;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	2200      	movs	r2, #0
 80065f8:	619a      	str	r2, [r3, #24]
  hmdma->Instance->CDAR = 0;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	2200      	movs	r2, #0
 8006600:	61da      	str	r2, [r3, #28]
  hmdma->Instance->CBRUR = 0;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	2200      	movs	r2, #0
 8006608:	621a      	str	r2, [r3, #32]
  hmdma->Instance->CLAR = 0;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	2200      	movs	r2, #0
 8006610:	625a      	str	r2, [r3, #36]	@ 0x24
  hmdma->Instance->CTBR = 0;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	2200      	movs	r2, #0
 8006618:	629a      	str	r2, [r3, #40]	@ 0x28
  hmdma->Instance->CMAR = 0;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	2200      	movs	r2, #0
 8006620:	631a      	str	r2, [r3, #48]	@ 0x30
  hmdma->Instance->CMDR = 0;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	2200      	movs	r2, #0
 8006628:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Clear all flags */
  __HAL_MDMA_CLEAR_FLAG(hmdma,(MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_FLAG_BRT | MDMA_FLAG_BT | MDMA_FLAG_BFTC));
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	221f      	movs	r2, #31
 8006630:	605a      	str	r2, [r3, #4]

  /* Reset the  MDMA first/last linkedlist node addresses and node counter */
  hmdma->FirstLinkedListNodeAddress  = 0;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2200      	movs	r2, #0
 8006636:	65da      	str	r2, [r3, #92]	@ 0x5c
  hmdma->LastLinkedListNodeAddress   = 0;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2200      	movs	r2, #0
 800663c:	661a      	str	r2, [r3, #96]	@ 0x60
  hmdma->LinkedListNodeCounter  = 0;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2200      	movs	r2, #0
 8006642:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the error code */
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2200      	movs	r2, #0
 8006648:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Initialize the MDMA state */
  hmdma->State = HAL_MDMA_STATE_RESET;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2200      	movs	r2, #0
 800664e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(hmdma);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2200      	movs	r2, #0
 8006656:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800665a:	2300      	movs	r3, #0
}
 800665c:	4618      	mov	r0, r3
 800665e:	370c      	adds	r7, #12
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr

08006668 <MDMA_Init>:
  * @param  hmdma:       pointer to a MDMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified MDMA Channel.
  * @retval None
  */
static void MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8006668:	b480      	push	{r7}
 800666a:	b085      	sub	sp, #20
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  uint32_t blockoffset;

  /* Prepare the MDMA Channel configuration */
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	68d9      	ldr	r1, [r3, #12]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	691a      	ldr	r2, [r3, #16]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	430a      	orrs	r2, r1
 800667e:	60da      	str	r2, [r3, #12]

  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	695a      	ldr	r2, [r3, #20]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	699b      	ldr	r3, [r3, #24]
 8006688:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	69db      	ldr	r3, [r3, #28]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 800668e:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6a1b      	ldr	r3, [r3, #32]
 8006694:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 800669a:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066a0:	431a      	orrs	r2, r3
                           hmdma->Init.DestBurst                                   | \
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 80066a6:	431a      	orrs	r2, r3
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ac:	3b01      	subs	r3, #1
 80066ae:	049b      	lsls	r3, r3, #18
                           hmdma->Init.DestBurst                                   | \
 80066b0:	ea42 0103 	orr.w	r1, r2, r3
                           hmdma->Init.TransferTriggerMode;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	689a      	ldr	r2, [r3, #8]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 80066bc:	430a      	orrs	r2, r1
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 80066be:	611a      	str	r2, [r3, #16]

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066c8:	d107      	bne.n	80066da <MDMA_Init+0x72>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	691a      	ldr	r2, [r3, #16]
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f042 4240 	orr.w	r2, r2, #3221225472	@ 0xc0000000
 80066d8:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	2200      	movs	r2, #0
 80066e0:	615a      	str	r2, [r3, #20]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	da11      	bge.n	800670e <MDMA_Init+0xa6>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	695a      	ldr	r2, [r3, #20]
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80066f8:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066fe:	425b      	negs	r3, r3
 8006700:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	68fa      	ldr	r2, [r7, #12]
 8006708:	b292      	uxth	r2, r2
 800670a:	621a      	str	r2, [r3, #32]
 800670c:	e006      	b.n	800671c <MDMA_Init+0xb4>
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006712:	461a      	mov	r2, r3
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	b292      	uxth	r2, r2
 800671a:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006720:	2b00      	cmp	r3, #0
 8006722:	da15      	bge.n	8006750 <MDMA_Init+0xe8>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	695a      	ldr	r2, [r3, #20]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8006732:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006738:	425b      	negs	r3, r3
 800673a:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	6a19      	ldr	r1, [r3, #32]
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	041a      	lsls	r2, r3, #16
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	430a      	orrs	r2, r1
 800674c:	621a      	str	r2, [r3, #32]
 800674e:	e009      	b.n	8006764 <MDMA_Init+0xfc>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	6a19      	ldr	r1, [r3, #32]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800675a:	041a      	lsls	r2, r3, #16
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	430a      	orrs	r2, r1
 8006762:	621a      	str	r2, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800676c:	d006      	beq.n	800677c <MDMA_Init+0x114>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	685a      	ldr	r2, [r3, #4]
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	b2d2      	uxtb	r2, r2
 8006778:	629a      	str	r2, [r3, #40]	@ 0x28
 800677a:	e003      	b.n	8006784 <MDMA_Init+0x11c>
  }
  else /* SW request : reset the CTBR register */
  {
    hmdma->Instance->CTBR = 0;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	2200      	movs	r2, #0
 8006782:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	2200      	movs	r2, #0
 800678a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800678c:	bf00      	nop
 800678e:	3714      	adds	r7, #20
 8006790:	46bd      	mov	sp, r7
 8006792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006796:	4770      	bx	lr

08006798 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b084      	sub	sp, #16
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80067a0:	4b19      	ldr	r3, [pc, #100]	@ (8006808 <HAL_PWREx_ConfigSupply+0x70>)
 80067a2:	68db      	ldr	r3, [r3, #12]
 80067a4:	f003 0304 	and.w	r3, r3, #4
 80067a8:	2b04      	cmp	r3, #4
 80067aa:	d00a      	beq.n	80067c2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80067ac:	4b16      	ldr	r3, [pc, #88]	@ (8006808 <HAL_PWREx_ConfigSupply+0x70>)
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	f003 0307 	and.w	r3, r3, #7
 80067b4:	687a      	ldr	r2, [r7, #4]
 80067b6:	429a      	cmp	r2, r3
 80067b8:	d001      	beq.n	80067be <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80067ba:	2301      	movs	r3, #1
 80067bc:	e01f      	b.n	80067fe <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80067be:	2300      	movs	r3, #0
 80067c0:	e01d      	b.n	80067fe <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80067c2:	4b11      	ldr	r3, [pc, #68]	@ (8006808 <HAL_PWREx_ConfigSupply+0x70>)
 80067c4:	68db      	ldr	r3, [r3, #12]
 80067c6:	f023 0207 	bic.w	r2, r3, #7
 80067ca:	490f      	ldr	r1, [pc, #60]	@ (8006808 <HAL_PWREx_ConfigSupply+0x70>)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	4313      	orrs	r3, r2
 80067d0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80067d2:	f7fd fe35 	bl	8004440 <HAL_GetTick>
 80067d6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80067d8:	e009      	b.n	80067ee <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80067da:	f7fd fe31 	bl	8004440 <HAL_GetTick>
 80067de:	4602      	mov	r2, r0
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	1ad3      	subs	r3, r2, r3
 80067e4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80067e8:	d901      	bls.n	80067ee <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80067ea:	2301      	movs	r3, #1
 80067ec:	e007      	b.n	80067fe <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80067ee:	4b06      	ldr	r3, [pc, #24]	@ (8006808 <HAL_PWREx_ConfigSupply+0x70>)
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80067f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067fa:	d1ee      	bne.n	80067da <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80067fc:	2300      	movs	r3, #0
}
 80067fe:	4618      	mov	r0, r3
 8006800:	3710      	adds	r7, #16
 8006802:	46bd      	mov	sp, r7
 8006804:	bd80      	pop	{r7, pc}
 8006806:	bf00      	nop
 8006808:	58024800 	.word	0x58024800

0800680c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b08c      	sub	sp, #48	@ 0x30
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d102      	bne.n	8006820 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800681a:	2301      	movs	r3, #1
 800681c:	f000 bc48 	b.w	80070b0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f003 0301 	and.w	r3, r3, #1
 8006828:	2b00      	cmp	r3, #0
 800682a:	f000 8088 	beq.w	800693e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800682e:	4b99      	ldr	r3, [pc, #612]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 8006830:	691b      	ldr	r3, [r3, #16]
 8006832:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006836:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006838:	4b96      	ldr	r3, [pc, #600]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 800683a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800683c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800683e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006840:	2b10      	cmp	r3, #16
 8006842:	d007      	beq.n	8006854 <HAL_RCC_OscConfig+0x48>
 8006844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006846:	2b18      	cmp	r3, #24
 8006848:	d111      	bne.n	800686e <HAL_RCC_OscConfig+0x62>
 800684a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800684c:	f003 0303 	and.w	r3, r3, #3
 8006850:	2b02      	cmp	r3, #2
 8006852:	d10c      	bne.n	800686e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006854:	4b8f      	ldr	r3, [pc, #572]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800685c:	2b00      	cmp	r3, #0
 800685e:	d06d      	beq.n	800693c <HAL_RCC_OscConfig+0x130>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	685b      	ldr	r3, [r3, #4]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d169      	bne.n	800693c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006868:	2301      	movs	r3, #1
 800686a:	f000 bc21 	b.w	80070b0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006876:	d106      	bne.n	8006886 <HAL_RCC_OscConfig+0x7a>
 8006878:	4b86      	ldr	r3, [pc, #536]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4a85      	ldr	r2, [pc, #532]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 800687e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006882:	6013      	str	r3, [r2, #0]
 8006884:	e02e      	b.n	80068e4 <HAL_RCC_OscConfig+0xd8>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d10c      	bne.n	80068a8 <HAL_RCC_OscConfig+0x9c>
 800688e:	4b81      	ldr	r3, [pc, #516]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4a80      	ldr	r2, [pc, #512]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 8006894:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006898:	6013      	str	r3, [r2, #0]
 800689a:	4b7e      	ldr	r3, [pc, #504]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a7d      	ldr	r2, [pc, #500]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 80068a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80068a4:	6013      	str	r3, [r2, #0]
 80068a6:	e01d      	b.n	80068e4 <HAL_RCC_OscConfig+0xd8>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80068b0:	d10c      	bne.n	80068cc <HAL_RCC_OscConfig+0xc0>
 80068b2:	4b78      	ldr	r3, [pc, #480]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a77      	ldr	r2, [pc, #476]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 80068b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80068bc:	6013      	str	r3, [r2, #0]
 80068be:	4b75      	ldr	r3, [pc, #468]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4a74      	ldr	r2, [pc, #464]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 80068c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068c8:	6013      	str	r3, [r2, #0]
 80068ca:	e00b      	b.n	80068e4 <HAL_RCC_OscConfig+0xd8>
 80068cc:	4b71      	ldr	r3, [pc, #452]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a70      	ldr	r2, [pc, #448]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 80068d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068d6:	6013      	str	r3, [r2, #0]
 80068d8:	4b6e      	ldr	r3, [pc, #440]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a6d      	ldr	r2, [pc, #436]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 80068de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80068e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d013      	beq.n	8006914 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068ec:	f7fd fda8 	bl	8004440 <HAL_GetTick>
 80068f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80068f2:	e008      	b.n	8006906 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068f4:	f7fd fda4 	bl	8004440 <HAL_GetTick>
 80068f8:	4602      	mov	r2, r0
 80068fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	2b64      	cmp	r3, #100	@ 0x64
 8006900:	d901      	bls.n	8006906 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006902:	2303      	movs	r3, #3
 8006904:	e3d4      	b.n	80070b0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006906:	4b63      	ldr	r3, [pc, #396]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800690e:	2b00      	cmp	r3, #0
 8006910:	d0f0      	beq.n	80068f4 <HAL_RCC_OscConfig+0xe8>
 8006912:	e014      	b.n	800693e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006914:	f7fd fd94 	bl	8004440 <HAL_GetTick>
 8006918:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800691a:	e008      	b.n	800692e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800691c:	f7fd fd90 	bl	8004440 <HAL_GetTick>
 8006920:	4602      	mov	r2, r0
 8006922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006924:	1ad3      	subs	r3, r2, r3
 8006926:	2b64      	cmp	r3, #100	@ 0x64
 8006928:	d901      	bls.n	800692e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800692a:	2303      	movs	r3, #3
 800692c:	e3c0      	b.n	80070b0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800692e:	4b59      	ldr	r3, [pc, #356]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006936:	2b00      	cmp	r3, #0
 8006938:	d1f0      	bne.n	800691c <HAL_RCC_OscConfig+0x110>
 800693a:	e000      	b.n	800693e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800693c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f003 0302 	and.w	r3, r3, #2
 8006946:	2b00      	cmp	r3, #0
 8006948:	f000 80ca 	beq.w	8006ae0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800694c:	4b51      	ldr	r3, [pc, #324]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 800694e:	691b      	ldr	r3, [r3, #16]
 8006950:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006954:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006956:	4b4f      	ldr	r3, [pc, #316]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 8006958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800695a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800695c:	6a3b      	ldr	r3, [r7, #32]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d007      	beq.n	8006972 <HAL_RCC_OscConfig+0x166>
 8006962:	6a3b      	ldr	r3, [r7, #32]
 8006964:	2b18      	cmp	r3, #24
 8006966:	d156      	bne.n	8006a16 <HAL_RCC_OscConfig+0x20a>
 8006968:	69fb      	ldr	r3, [r7, #28]
 800696a:	f003 0303 	and.w	r3, r3, #3
 800696e:	2b00      	cmp	r3, #0
 8006970:	d151      	bne.n	8006a16 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006972:	4b48      	ldr	r3, [pc, #288]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f003 0304 	and.w	r3, r3, #4
 800697a:	2b00      	cmp	r3, #0
 800697c:	d005      	beq.n	800698a <HAL_RCC_OscConfig+0x17e>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	68db      	ldr	r3, [r3, #12]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d101      	bne.n	800698a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8006986:	2301      	movs	r3, #1
 8006988:	e392      	b.n	80070b0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800698a:	4b42      	ldr	r3, [pc, #264]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f023 0219 	bic.w	r2, r3, #25
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	68db      	ldr	r3, [r3, #12]
 8006996:	493f      	ldr	r1, [pc, #252]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 8006998:	4313      	orrs	r3, r2
 800699a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800699c:	f7fd fd50 	bl	8004440 <HAL_GetTick>
 80069a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80069a2:	e008      	b.n	80069b6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069a4:	f7fd fd4c 	bl	8004440 <HAL_GetTick>
 80069a8:	4602      	mov	r2, r0
 80069aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ac:	1ad3      	subs	r3, r2, r3
 80069ae:	2b02      	cmp	r3, #2
 80069b0:	d901      	bls.n	80069b6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80069b2:	2303      	movs	r3, #3
 80069b4:	e37c      	b.n	80070b0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80069b6:	4b37      	ldr	r3, [pc, #220]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f003 0304 	and.w	r3, r3, #4
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d0f0      	beq.n	80069a4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069c2:	f7fd fd6d 	bl	80044a0 <HAL_GetREVID>
 80069c6:	4603      	mov	r3, r0
 80069c8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d817      	bhi.n	8006a00 <HAL_RCC_OscConfig+0x1f4>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	691b      	ldr	r3, [r3, #16]
 80069d4:	2b40      	cmp	r3, #64	@ 0x40
 80069d6:	d108      	bne.n	80069ea <HAL_RCC_OscConfig+0x1de>
 80069d8:	4b2e      	ldr	r3, [pc, #184]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80069e0:	4a2c      	ldr	r2, [pc, #176]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 80069e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069e6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80069e8:	e07a      	b.n	8006ae0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069ea:	4b2a      	ldr	r3, [pc, #168]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	691b      	ldr	r3, [r3, #16]
 80069f6:	031b      	lsls	r3, r3, #12
 80069f8:	4926      	ldr	r1, [pc, #152]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 80069fa:	4313      	orrs	r3, r2
 80069fc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80069fe:	e06f      	b.n	8006ae0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a00:	4b24      	ldr	r3, [pc, #144]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	691b      	ldr	r3, [r3, #16]
 8006a0c:	061b      	lsls	r3, r3, #24
 8006a0e:	4921      	ldr	r1, [pc, #132]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 8006a10:	4313      	orrs	r3, r2
 8006a12:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006a14:	e064      	b.n	8006ae0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	68db      	ldr	r3, [r3, #12]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d047      	beq.n	8006aae <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006a1e:	4b1d      	ldr	r3, [pc, #116]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f023 0219 	bic.w	r2, r3, #25
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	68db      	ldr	r3, [r3, #12]
 8006a2a:	491a      	ldr	r1, [pc, #104]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a30:	f7fd fd06 	bl	8004440 <HAL_GetTick>
 8006a34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006a36:	e008      	b.n	8006a4a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a38:	f7fd fd02 	bl	8004440 <HAL_GetTick>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a40:	1ad3      	subs	r3, r2, r3
 8006a42:	2b02      	cmp	r3, #2
 8006a44:	d901      	bls.n	8006a4a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8006a46:	2303      	movs	r3, #3
 8006a48:	e332      	b.n	80070b0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006a4a:	4b12      	ldr	r3, [pc, #72]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f003 0304 	and.w	r3, r3, #4
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d0f0      	beq.n	8006a38 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a56:	f7fd fd23 	bl	80044a0 <HAL_GetREVID>
 8006a5a:	4603      	mov	r3, r0
 8006a5c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d819      	bhi.n	8006a98 <HAL_RCC_OscConfig+0x28c>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	691b      	ldr	r3, [r3, #16]
 8006a68:	2b40      	cmp	r3, #64	@ 0x40
 8006a6a:	d108      	bne.n	8006a7e <HAL_RCC_OscConfig+0x272>
 8006a6c:	4b09      	ldr	r3, [pc, #36]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006a74:	4a07      	ldr	r2, [pc, #28]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 8006a76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a7a:	6053      	str	r3, [r2, #4]
 8006a7c:	e030      	b.n	8006ae0 <HAL_RCC_OscConfig+0x2d4>
 8006a7e:	4b05      	ldr	r3, [pc, #20]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	691b      	ldr	r3, [r3, #16]
 8006a8a:	031b      	lsls	r3, r3, #12
 8006a8c:	4901      	ldr	r1, [pc, #4]	@ (8006a94 <HAL_RCC_OscConfig+0x288>)
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	604b      	str	r3, [r1, #4]
 8006a92:	e025      	b.n	8006ae0 <HAL_RCC_OscConfig+0x2d4>
 8006a94:	58024400 	.word	0x58024400
 8006a98:	4b9a      	ldr	r3, [pc, #616]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006a9a:	685b      	ldr	r3, [r3, #4]
 8006a9c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	691b      	ldr	r3, [r3, #16]
 8006aa4:	061b      	lsls	r3, r3, #24
 8006aa6:	4997      	ldr	r1, [pc, #604]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	604b      	str	r3, [r1, #4]
 8006aac:	e018      	b.n	8006ae0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006aae:	4b95      	ldr	r3, [pc, #596]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a94      	ldr	r2, [pc, #592]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006ab4:	f023 0301 	bic.w	r3, r3, #1
 8006ab8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006aba:	f7fd fcc1 	bl	8004440 <HAL_GetTick>
 8006abe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006ac0:	e008      	b.n	8006ad4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ac2:	f7fd fcbd 	bl	8004440 <HAL_GetTick>
 8006ac6:	4602      	mov	r2, r0
 8006ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aca:	1ad3      	subs	r3, r2, r3
 8006acc:	2b02      	cmp	r3, #2
 8006ace:	d901      	bls.n	8006ad4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8006ad0:	2303      	movs	r3, #3
 8006ad2:	e2ed      	b.n	80070b0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006ad4:	4b8b      	ldr	r3, [pc, #556]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f003 0304 	and.w	r3, r3, #4
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d1f0      	bne.n	8006ac2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f003 0310 	and.w	r3, r3, #16
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	f000 80a9 	beq.w	8006c40 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006aee:	4b85      	ldr	r3, [pc, #532]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006af0:	691b      	ldr	r3, [r3, #16]
 8006af2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006af6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006af8:	4b82      	ldr	r3, [pc, #520]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006afc:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006afe:	69bb      	ldr	r3, [r7, #24]
 8006b00:	2b08      	cmp	r3, #8
 8006b02:	d007      	beq.n	8006b14 <HAL_RCC_OscConfig+0x308>
 8006b04:	69bb      	ldr	r3, [r7, #24]
 8006b06:	2b18      	cmp	r3, #24
 8006b08:	d13a      	bne.n	8006b80 <HAL_RCC_OscConfig+0x374>
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	f003 0303 	and.w	r3, r3, #3
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d135      	bne.n	8006b80 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006b14:	4b7b      	ldr	r3, [pc, #492]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d005      	beq.n	8006b2c <HAL_RCC_OscConfig+0x320>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	69db      	ldr	r3, [r3, #28]
 8006b24:	2b80      	cmp	r3, #128	@ 0x80
 8006b26:	d001      	beq.n	8006b2c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8006b28:	2301      	movs	r3, #1
 8006b2a:	e2c1      	b.n	80070b0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006b2c:	f7fd fcb8 	bl	80044a0 <HAL_GetREVID>
 8006b30:	4603      	mov	r3, r0
 8006b32:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d817      	bhi.n	8006b6a <HAL_RCC_OscConfig+0x35e>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6a1b      	ldr	r3, [r3, #32]
 8006b3e:	2b20      	cmp	r3, #32
 8006b40:	d108      	bne.n	8006b54 <HAL_RCC_OscConfig+0x348>
 8006b42:	4b70      	ldr	r3, [pc, #448]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006b4a:	4a6e      	ldr	r2, [pc, #440]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006b4c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006b50:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006b52:	e075      	b.n	8006c40 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006b54:	4b6b      	ldr	r3, [pc, #428]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6a1b      	ldr	r3, [r3, #32]
 8006b60:	069b      	lsls	r3, r3, #26
 8006b62:	4968      	ldr	r1, [pc, #416]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006b64:	4313      	orrs	r3, r2
 8006b66:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006b68:	e06a      	b.n	8006c40 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006b6a:	4b66      	ldr	r3, [pc, #408]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006b6c:	68db      	ldr	r3, [r3, #12]
 8006b6e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6a1b      	ldr	r3, [r3, #32]
 8006b76:	061b      	lsls	r3, r3, #24
 8006b78:	4962      	ldr	r1, [pc, #392]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006b7e:	e05f      	b.n	8006c40 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	69db      	ldr	r3, [r3, #28]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d042      	beq.n	8006c0e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006b88:	4b5e      	ldr	r3, [pc, #376]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a5d      	ldr	r2, [pc, #372]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006b8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b94:	f7fd fc54 	bl	8004440 <HAL_GetTick>
 8006b98:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006b9a:	e008      	b.n	8006bae <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006b9c:	f7fd fc50 	bl	8004440 <HAL_GetTick>
 8006ba0:	4602      	mov	r2, r0
 8006ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba4:	1ad3      	subs	r3, r2, r3
 8006ba6:	2b02      	cmp	r3, #2
 8006ba8:	d901      	bls.n	8006bae <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8006baa:	2303      	movs	r3, #3
 8006bac:	e280      	b.n	80070b0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006bae:	4b55      	ldr	r3, [pc, #340]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d0f0      	beq.n	8006b9c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006bba:	f7fd fc71 	bl	80044a0 <HAL_GetREVID>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d817      	bhi.n	8006bf8 <HAL_RCC_OscConfig+0x3ec>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6a1b      	ldr	r3, [r3, #32]
 8006bcc:	2b20      	cmp	r3, #32
 8006bce:	d108      	bne.n	8006be2 <HAL_RCC_OscConfig+0x3d6>
 8006bd0:	4b4c      	ldr	r3, [pc, #304]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006bd8:	4a4a      	ldr	r2, [pc, #296]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006bda:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006bde:	6053      	str	r3, [r2, #4]
 8006be0:	e02e      	b.n	8006c40 <HAL_RCC_OscConfig+0x434>
 8006be2:	4b48      	ldr	r3, [pc, #288]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006be4:	685b      	ldr	r3, [r3, #4]
 8006be6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6a1b      	ldr	r3, [r3, #32]
 8006bee:	069b      	lsls	r3, r3, #26
 8006bf0:	4944      	ldr	r1, [pc, #272]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	604b      	str	r3, [r1, #4]
 8006bf6:	e023      	b.n	8006c40 <HAL_RCC_OscConfig+0x434>
 8006bf8:	4b42      	ldr	r3, [pc, #264]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006bfa:	68db      	ldr	r3, [r3, #12]
 8006bfc:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6a1b      	ldr	r3, [r3, #32]
 8006c04:	061b      	lsls	r3, r3, #24
 8006c06:	493f      	ldr	r1, [pc, #252]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006c08:	4313      	orrs	r3, r2
 8006c0a:	60cb      	str	r3, [r1, #12]
 8006c0c:	e018      	b.n	8006c40 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006c0e:	4b3d      	ldr	r3, [pc, #244]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a3c      	ldr	r2, [pc, #240]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006c14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c1a:	f7fd fc11 	bl	8004440 <HAL_GetTick>
 8006c1e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006c20:	e008      	b.n	8006c34 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006c22:	f7fd fc0d 	bl	8004440 <HAL_GetTick>
 8006c26:	4602      	mov	r2, r0
 8006c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c2a:	1ad3      	subs	r3, r2, r3
 8006c2c:	2b02      	cmp	r3, #2
 8006c2e:	d901      	bls.n	8006c34 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006c30:	2303      	movs	r3, #3
 8006c32:	e23d      	b.n	80070b0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006c34:	4b33      	ldr	r3, [pc, #204]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1f0      	bne.n	8006c22 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f003 0308 	and.w	r3, r3, #8
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d036      	beq.n	8006cba <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	695b      	ldr	r3, [r3, #20]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d019      	beq.n	8006c88 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006c54:	4b2b      	ldr	r3, [pc, #172]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006c56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c58:	4a2a      	ldr	r2, [pc, #168]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006c5a:	f043 0301 	orr.w	r3, r3, #1
 8006c5e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c60:	f7fd fbee 	bl	8004440 <HAL_GetTick>
 8006c64:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006c66:	e008      	b.n	8006c7a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006c68:	f7fd fbea 	bl	8004440 <HAL_GetTick>
 8006c6c:	4602      	mov	r2, r0
 8006c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c70:	1ad3      	subs	r3, r2, r3
 8006c72:	2b02      	cmp	r3, #2
 8006c74:	d901      	bls.n	8006c7a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8006c76:	2303      	movs	r3, #3
 8006c78:	e21a      	b.n	80070b0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006c7a:	4b22      	ldr	r3, [pc, #136]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006c7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c7e:	f003 0302 	and.w	r3, r3, #2
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d0f0      	beq.n	8006c68 <HAL_RCC_OscConfig+0x45c>
 8006c86:	e018      	b.n	8006cba <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006c88:	4b1e      	ldr	r3, [pc, #120]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006c8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c8c:	4a1d      	ldr	r2, [pc, #116]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006c8e:	f023 0301 	bic.w	r3, r3, #1
 8006c92:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c94:	f7fd fbd4 	bl	8004440 <HAL_GetTick>
 8006c98:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006c9a:	e008      	b.n	8006cae <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006c9c:	f7fd fbd0 	bl	8004440 <HAL_GetTick>
 8006ca0:	4602      	mov	r2, r0
 8006ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca4:	1ad3      	subs	r3, r2, r3
 8006ca6:	2b02      	cmp	r3, #2
 8006ca8:	d901      	bls.n	8006cae <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8006caa:	2303      	movs	r3, #3
 8006cac:	e200      	b.n	80070b0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006cae:	4b15      	ldr	r3, [pc, #84]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006cb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cb2:	f003 0302 	and.w	r3, r3, #2
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d1f0      	bne.n	8006c9c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f003 0320 	and.w	r3, r3, #32
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d039      	beq.n	8006d3a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	699b      	ldr	r3, [r3, #24]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d01c      	beq.n	8006d08 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006cce:	4b0d      	ldr	r3, [pc, #52]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a0c      	ldr	r2, [pc, #48]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006cd4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006cd8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006cda:	f7fd fbb1 	bl	8004440 <HAL_GetTick>
 8006cde:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006ce0:	e008      	b.n	8006cf4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006ce2:	f7fd fbad 	bl	8004440 <HAL_GetTick>
 8006ce6:	4602      	mov	r2, r0
 8006ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cea:	1ad3      	subs	r3, r2, r3
 8006cec:	2b02      	cmp	r3, #2
 8006cee:	d901      	bls.n	8006cf4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8006cf0:	2303      	movs	r3, #3
 8006cf2:	e1dd      	b.n	80070b0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006cf4:	4b03      	ldr	r3, [pc, #12]	@ (8006d04 <HAL_RCC_OscConfig+0x4f8>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d0f0      	beq.n	8006ce2 <HAL_RCC_OscConfig+0x4d6>
 8006d00:	e01b      	b.n	8006d3a <HAL_RCC_OscConfig+0x52e>
 8006d02:	bf00      	nop
 8006d04:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006d08:	4b9b      	ldr	r3, [pc, #620]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a9a      	ldr	r2, [pc, #616]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006d0e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d12:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006d14:	f7fd fb94 	bl	8004440 <HAL_GetTick>
 8006d18:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006d1a:	e008      	b.n	8006d2e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006d1c:	f7fd fb90 	bl	8004440 <HAL_GetTick>
 8006d20:	4602      	mov	r2, r0
 8006d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d24:	1ad3      	subs	r3, r2, r3
 8006d26:	2b02      	cmp	r3, #2
 8006d28:	d901      	bls.n	8006d2e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8006d2a:	2303      	movs	r3, #3
 8006d2c:	e1c0      	b.n	80070b0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006d2e:	4b92      	ldr	r3, [pc, #584]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d1f0      	bne.n	8006d1c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f003 0304 	and.w	r3, r3, #4
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	f000 8081 	beq.w	8006e4a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006d48:	4b8c      	ldr	r3, [pc, #560]	@ (8006f7c <HAL_RCC_OscConfig+0x770>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a8b      	ldr	r2, [pc, #556]	@ (8006f7c <HAL_RCC_OscConfig+0x770>)
 8006d4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d52:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006d54:	f7fd fb74 	bl	8004440 <HAL_GetTick>
 8006d58:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006d5a:	e008      	b.n	8006d6e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d5c:	f7fd fb70 	bl	8004440 <HAL_GetTick>
 8006d60:	4602      	mov	r2, r0
 8006d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d64:	1ad3      	subs	r3, r2, r3
 8006d66:	2b64      	cmp	r3, #100	@ 0x64
 8006d68:	d901      	bls.n	8006d6e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e1a0      	b.n	80070b0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006d6e:	4b83      	ldr	r3, [pc, #524]	@ (8006f7c <HAL_RCC_OscConfig+0x770>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d0f0      	beq.n	8006d5c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	689b      	ldr	r3, [r3, #8]
 8006d7e:	2b01      	cmp	r3, #1
 8006d80:	d106      	bne.n	8006d90 <HAL_RCC_OscConfig+0x584>
 8006d82:	4b7d      	ldr	r3, [pc, #500]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d86:	4a7c      	ldr	r2, [pc, #496]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006d88:	f043 0301 	orr.w	r3, r3, #1
 8006d8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8006d8e:	e02d      	b.n	8006dec <HAL_RCC_OscConfig+0x5e0>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	689b      	ldr	r3, [r3, #8]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d10c      	bne.n	8006db2 <HAL_RCC_OscConfig+0x5a6>
 8006d98:	4b77      	ldr	r3, [pc, #476]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006d9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d9c:	4a76      	ldr	r2, [pc, #472]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006d9e:	f023 0301 	bic.w	r3, r3, #1
 8006da2:	6713      	str	r3, [r2, #112]	@ 0x70
 8006da4:	4b74      	ldr	r3, [pc, #464]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006da6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006da8:	4a73      	ldr	r2, [pc, #460]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006daa:	f023 0304 	bic.w	r3, r3, #4
 8006dae:	6713      	str	r3, [r2, #112]	@ 0x70
 8006db0:	e01c      	b.n	8006dec <HAL_RCC_OscConfig+0x5e0>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	2b05      	cmp	r3, #5
 8006db8:	d10c      	bne.n	8006dd4 <HAL_RCC_OscConfig+0x5c8>
 8006dba:	4b6f      	ldr	r3, [pc, #444]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006dbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006dbe:	4a6e      	ldr	r2, [pc, #440]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006dc0:	f043 0304 	orr.w	r3, r3, #4
 8006dc4:	6713      	str	r3, [r2, #112]	@ 0x70
 8006dc6:	4b6c      	ldr	r3, [pc, #432]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006dc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006dca:	4a6b      	ldr	r2, [pc, #428]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006dcc:	f043 0301 	orr.w	r3, r3, #1
 8006dd0:	6713      	str	r3, [r2, #112]	@ 0x70
 8006dd2:	e00b      	b.n	8006dec <HAL_RCC_OscConfig+0x5e0>
 8006dd4:	4b68      	ldr	r3, [pc, #416]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006dd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006dd8:	4a67      	ldr	r2, [pc, #412]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006dda:	f023 0301 	bic.w	r3, r3, #1
 8006dde:	6713      	str	r3, [r2, #112]	@ 0x70
 8006de0:	4b65      	ldr	r3, [pc, #404]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006de2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006de4:	4a64      	ldr	r2, [pc, #400]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006de6:	f023 0304 	bic.w	r3, r3, #4
 8006dea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	689b      	ldr	r3, [r3, #8]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d015      	beq.n	8006e20 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006df4:	f7fd fb24 	bl	8004440 <HAL_GetTick>
 8006df8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006dfa:	e00a      	b.n	8006e12 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006dfc:	f7fd fb20 	bl	8004440 <HAL_GetTick>
 8006e00:	4602      	mov	r2, r0
 8006e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e04:	1ad3      	subs	r3, r2, r3
 8006e06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d901      	bls.n	8006e12 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8006e0e:	2303      	movs	r3, #3
 8006e10:	e14e      	b.n	80070b0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006e12:	4b59      	ldr	r3, [pc, #356]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006e14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e16:	f003 0302 	and.w	r3, r3, #2
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d0ee      	beq.n	8006dfc <HAL_RCC_OscConfig+0x5f0>
 8006e1e:	e014      	b.n	8006e4a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e20:	f7fd fb0e 	bl	8004440 <HAL_GetTick>
 8006e24:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006e26:	e00a      	b.n	8006e3e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e28:	f7fd fb0a 	bl	8004440 <HAL_GetTick>
 8006e2c:	4602      	mov	r2, r0
 8006e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e30:	1ad3      	subs	r3, r2, r3
 8006e32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d901      	bls.n	8006e3e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8006e3a:	2303      	movs	r3, #3
 8006e3c:	e138      	b.n	80070b0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006e3e:	4b4e      	ldr	r3, [pc, #312]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006e40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e42:	f003 0302 	and.w	r3, r3, #2
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d1ee      	bne.n	8006e28 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	f000 812d 	beq.w	80070ae <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006e54:	4b48      	ldr	r3, [pc, #288]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006e56:	691b      	ldr	r3, [r3, #16]
 8006e58:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006e5c:	2b18      	cmp	r3, #24
 8006e5e:	f000 80bd 	beq.w	8006fdc <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e66:	2b02      	cmp	r3, #2
 8006e68:	f040 809e 	bne.w	8006fa8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e6c:	4b42      	ldr	r3, [pc, #264]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a41      	ldr	r2, [pc, #260]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006e72:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e78:	f7fd fae2 	bl	8004440 <HAL_GetTick>
 8006e7c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006e7e:	e008      	b.n	8006e92 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e80:	f7fd fade 	bl	8004440 <HAL_GetTick>
 8006e84:	4602      	mov	r2, r0
 8006e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e88:	1ad3      	subs	r3, r2, r3
 8006e8a:	2b02      	cmp	r3, #2
 8006e8c:	d901      	bls.n	8006e92 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8006e8e:	2303      	movs	r3, #3
 8006e90:	e10e      	b.n	80070b0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006e92:	4b39      	ldr	r3, [pc, #228]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d1f0      	bne.n	8006e80 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006e9e:	4b36      	ldr	r3, [pc, #216]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006ea0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006ea2:	4b37      	ldr	r3, [pc, #220]	@ (8006f80 <HAL_RCC_OscConfig+0x774>)
 8006ea4:	4013      	ands	r3, r2
 8006ea6:	687a      	ldr	r2, [r7, #4]
 8006ea8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8006eaa:	687a      	ldr	r2, [r7, #4]
 8006eac:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006eae:	0112      	lsls	r2, r2, #4
 8006eb0:	430a      	orrs	r2, r1
 8006eb2:	4931      	ldr	r1, [pc, #196]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	628b      	str	r3, [r1, #40]	@ 0x28
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ebc:	3b01      	subs	r3, #1
 8006ebe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ec6:	3b01      	subs	r3, #1
 8006ec8:	025b      	lsls	r3, r3, #9
 8006eca:	b29b      	uxth	r3, r3
 8006ecc:	431a      	orrs	r2, r3
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ed2:	3b01      	subs	r3, #1
 8006ed4:	041b      	lsls	r3, r3, #16
 8006ed6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006eda:	431a      	orrs	r2, r3
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ee0:	3b01      	subs	r3, #1
 8006ee2:	061b      	lsls	r3, r3, #24
 8006ee4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006ee8:	4923      	ldr	r1, [pc, #140]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006eea:	4313      	orrs	r3, r2
 8006eec:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006eee:	4b22      	ldr	r3, [pc, #136]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006ef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ef2:	4a21      	ldr	r2, [pc, #132]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006ef4:	f023 0301 	bic.w	r3, r3, #1
 8006ef8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006efa:	4b1f      	ldr	r3, [pc, #124]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006efc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006efe:	4b21      	ldr	r3, [pc, #132]	@ (8006f84 <HAL_RCC_OscConfig+0x778>)
 8006f00:	4013      	ands	r3, r2
 8006f02:	687a      	ldr	r2, [r7, #4]
 8006f04:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006f06:	00d2      	lsls	r2, r2, #3
 8006f08:	491b      	ldr	r1, [pc, #108]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006f0e:	4b1a      	ldr	r3, [pc, #104]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f12:	f023 020c 	bic.w	r2, r3, #12
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f1a:	4917      	ldr	r1, [pc, #92]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006f20:	4b15      	ldr	r3, [pc, #84]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f24:	f023 0202 	bic.w	r2, r3, #2
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f2c:	4912      	ldr	r1, [pc, #72]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006f32:	4b11      	ldr	r3, [pc, #68]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f36:	4a10      	ldr	r2, [pc, #64]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006f38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f3e:	4b0e      	ldr	r3, [pc, #56]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f42:	4a0d      	ldr	r2, [pc, #52]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006f44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f48:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006f4a:	4b0b      	ldr	r3, [pc, #44]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f4e:	4a0a      	ldr	r2, [pc, #40]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006f50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006f54:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006f56:	4b08      	ldr	r3, [pc, #32]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f5a:	4a07      	ldr	r2, [pc, #28]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006f5c:	f043 0301 	orr.w	r3, r3, #1
 8006f60:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006f62:	4b05      	ldr	r3, [pc, #20]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a04      	ldr	r2, [pc, #16]	@ (8006f78 <HAL_RCC_OscConfig+0x76c>)
 8006f68:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006f6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f6e:	f7fd fa67 	bl	8004440 <HAL_GetTick>
 8006f72:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006f74:	e011      	b.n	8006f9a <HAL_RCC_OscConfig+0x78e>
 8006f76:	bf00      	nop
 8006f78:	58024400 	.word	0x58024400
 8006f7c:	58024800 	.word	0x58024800
 8006f80:	fffffc0c 	.word	0xfffffc0c
 8006f84:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f88:	f7fd fa5a 	bl	8004440 <HAL_GetTick>
 8006f8c:	4602      	mov	r2, r0
 8006f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f90:	1ad3      	subs	r3, r2, r3
 8006f92:	2b02      	cmp	r3, #2
 8006f94:	d901      	bls.n	8006f9a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8006f96:	2303      	movs	r3, #3
 8006f98:	e08a      	b.n	80070b0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006f9a:	4b47      	ldr	r3, [pc, #284]	@ (80070b8 <HAL_RCC_OscConfig+0x8ac>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d0f0      	beq.n	8006f88 <HAL_RCC_OscConfig+0x77c>
 8006fa6:	e082      	b.n	80070ae <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006fa8:	4b43      	ldr	r3, [pc, #268]	@ (80070b8 <HAL_RCC_OscConfig+0x8ac>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a42      	ldr	r2, [pc, #264]	@ (80070b8 <HAL_RCC_OscConfig+0x8ac>)
 8006fae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006fb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fb4:	f7fd fa44 	bl	8004440 <HAL_GetTick>
 8006fb8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006fba:	e008      	b.n	8006fce <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006fbc:	f7fd fa40 	bl	8004440 <HAL_GetTick>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fc4:	1ad3      	subs	r3, r2, r3
 8006fc6:	2b02      	cmp	r3, #2
 8006fc8:	d901      	bls.n	8006fce <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8006fca:	2303      	movs	r3, #3
 8006fcc:	e070      	b.n	80070b0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006fce:	4b3a      	ldr	r3, [pc, #232]	@ (80070b8 <HAL_RCC_OscConfig+0x8ac>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d1f0      	bne.n	8006fbc <HAL_RCC_OscConfig+0x7b0>
 8006fda:	e068      	b.n	80070ae <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006fdc:	4b36      	ldr	r3, [pc, #216]	@ (80070b8 <HAL_RCC_OscConfig+0x8ac>)
 8006fde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fe0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006fe2:	4b35      	ldr	r3, [pc, #212]	@ (80070b8 <HAL_RCC_OscConfig+0x8ac>)
 8006fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fe6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d031      	beq.n	8007054 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ff0:	693b      	ldr	r3, [r7, #16]
 8006ff2:	f003 0203 	and.w	r2, r3, #3
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ffa:	429a      	cmp	r2, r3
 8006ffc:	d12a      	bne.n	8007054 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	091b      	lsrs	r3, r3, #4
 8007002:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800700a:	429a      	cmp	r2, r3
 800700c:	d122      	bne.n	8007054 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007018:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800701a:	429a      	cmp	r2, r3
 800701c:	d11a      	bne.n	8007054 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	0a5b      	lsrs	r3, r3, #9
 8007022:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800702a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800702c:	429a      	cmp	r2, r3
 800702e:	d111      	bne.n	8007054 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	0c1b      	lsrs	r3, r3, #16
 8007034:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800703c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800703e:	429a      	cmp	r2, r3
 8007040:	d108      	bne.n	8007054 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	0e1b      	lsrs	r3, r3, #24
 8007046:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800704e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007050:	429a      	cmp	r2, r3
 8007052:	d001      	beq.n	8007058 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8007054:	2301      	movs	r3, #1
 8007056:	e02b      	b.n	80070b0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8007058:	4b17      	ldr	r3, [pc, #92]	@ (80070b8 <HAL_RCC_OscConfig+0x8ac>)
 800705a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800705c:	08db      	lsrs	r3, r3, #3
 800705e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007062:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007068:	693a      	ldr	r2, [r7, #16]
 800706a:	429a      	cmp	r2, r3
 800706c:	d01f      	beq.n	80070ae <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800706e:	4b12      	ldr	r3, [pc, #72]	@ (80070b8 <HAL_RCC_OscConfig+0x8ac>)
 8007070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007072:	4a11      	ldr	r2, [pc, #68]	@ (80070b8 <HAL_RCC_OscConfig+0x8ac>)
 8007074:	f023 0301 	bic.w	r3, r3, #1
 8007078:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800707a:	f7fd f9e1 	bl	8004440 <HAL_GetTick>
 800707e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8007080:	bf00      	nop
 8007082:	f7fd f9dd 	bl	8004440 <HAL_GetTick>
 8007086:	4602      	mov	r2, r0
 8007088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800708a:	4293      	cmp	r3, r2
 800708c:	d0f9      	beq.n	8007082 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800708e:	4b0a      	ldr	r3, [pc, #40]	@ (80070b8 <HAL_RCC_OscConfig+0x8ac>)
 8007090:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007092:	4b0a      	ldr	r3, [pc, #40]	@ (80070bc <HAL_RCC_OscConfig+0x8b0>)
 8007094:	4013      	ands	r3, r2
 8007096:	687a      	ldr	r2, [r7, #4]
 8007098:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800709a:	00d2      	lsls	r2, r2, #3
 800709c:	4906      	ldr	r1, [pc, #24]	@ (80070b8 <HAL_RCC_OscConfig+0x8ac>)
 800709e:	4313      	orrs	r3, r2
 80070a0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80070a2:	4b05      	ldr	r3, [pc, #20]	@ (80070b8 <HAL_RCC_OscConfig+0x8ac>)
 80070a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070a6:	4a04      	ldr	r2, [pc, #16]	@ (80070b8 <HAL_RCC_OscConfig+0x8ac>)
 80070a8:	f043 0301 	orr.w	r3, r3, #1
 80070ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80070ae:	2300      	movs	r3, #0
}
 80070b0:	4618      	mov	r0, r3
 80070b2:	3730      	adds	r7, #48	@ 0x30
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}
 80070b8:	58024400 	.word	0x58024400
 80070bc:	ffff0007 	.word	0xffff0007

080070c0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b086      	sub	sp, #24
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d101      	bne.n	80070d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80070d0:	2301      	movs	r3, #1
 80070d2:	e19c      	b.n	800740e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80070d4:	4b8a      	ldr	r3, [pc, #552]	@ (8007300 <HAL_RCC_ClockConfig+0x240>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f003 030f 	and.w	r3, r3, #15
 80070dc:	683a      	ldr	r2, [r7, #0]
 80070de:	429a      	cmp	r2, r3
 80070e0:	d910      	bls.n	8007104 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80070e2:	4b87      	ldr	r3, [pc, #540]	@ (8007300 <HAL_RCC_ClockConfig+0x240>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f023 020f 	bic.w	r2, r3, #15
 80070ea:	4985      	ldr	r1, [pc, #532]	@ (8007300 <HAL_RCC_ClockConfig+0x240>)
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	4313      	orrs	r3, r2
 80070f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80070f2:	4b83      	ldr	r3, [pc, #524]	@ (8007300 <HAL_RCC_ClockConfig+0x240>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f003 030f 	and.w	r3, r3, #15
 80070fa:	683a      	ldr	r2, [r7, #0]
 80070fc:	429a      	cmp	r2, r3
 80070fe:	d001      	beq.n	8007104 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007100:	2301      	movs	r3, #1
 8007102:	e184      	b.n	800740e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f003 0304 	and.w	r3, r3, #4
 800710c:	2b00      	cmp	r3, #0
 800710e:	d010      	beq.n	8007132 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	691a      	ldr	r2, [r3, #16]
 8007114:	4b7b      	ldr	r3, [pc, #492]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 8007116:	699b      	ldr	r3, [r3, #24]
 8007118:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800711c:	429a      	cmp	r2, r3
 800711e:	d908      	bls.n	8007132 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007120:	4b78      	ldr	r3, [pc, #480]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 8007122:	699b      	ldr	r3, [r3, #24]
 8007124:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	691b      	ldr	r3, [r3, #16]
 800712c:	4975      	ldr	r1, [pc, #468]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 800712e:	4313      	orrs	r3, r2
 8007130:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f003 0308 	and.w	r3, r3, #8
 800713a:	2b00      	cmp	r3, #0
 800713c:	d010      	beq.n	8007160 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	695a      	ldr	r2, [r3, #20]
 8007142:	4b70      	ldr	r3, [pc, #448]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 8007144:	69db      	ldr	r3, [r3, #28]
 8007146:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800714a:	429a      	cmp	r2, r3
 800714c:	d908      	bls.n	8007160 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800714e:	4b6d      	ldr	r3, [pc, #436]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 8007150:	69db      	ldr	r3, [r3, #28]
 8007152:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	695b      	ldr	r3, [r3, #20]
 800715a:	496a      	ldr	r1, [pc, #424]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 800715c:	4313      	orrs	r3, r2
 800715e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f003 0310 	and.w	r3, r3, #16
 8007168:	2b00      	cmp	r3, #0
 800716a:	d010      	beq.n	800718e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	699a      	ldr	r2, [r3, #24]
 8007170:	4b64      	ldr	r3, [pc, #400]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 8007172:	69db      	ldr	r3, [r3, #28]
 8007174:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007178:	429a      	cmp	r2, r3
 800717a:	d908      	bls.n	800718e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800717c:	4b61      	ldr	r3, [pc, #388]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 800717e:	69db      	ldr	r3, [r3, #28]
 8007180:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	699b      	ldr	r3, [r3, #24]
 8007188:	495e      	ldr	r1, [pc, #376]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 800718a:	4313      	orrs	r3, r2
 800718c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f003 0320 	and.w	r3, r3, #32
 8007196:	2b00      	cmp	r3, #0
 8007198:	d010      	beq.n	80071bc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	69da      	ldr	r2, [r3, #28]
 800719e:	4b59      	ldr	r3, [pc, #356]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 80071a0:	6a1b      	ldr	r3, [r3, #32]
 80071a2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80071a6:	429a      	cmp	r2, r3
 80071a8:	d908      	bls.n	80071bc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80071aa:	4b56      	ldr	r3, [pc, #344]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 80071ac:	6a1b      	ldr	r3, [r3, #32]
 80071ae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	69db      	ldr	r3, [r3, #28]
 80071b6:	4953      	ldr	r1, [pc, #332]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 80071b8:	4313      	orrs	r3, r2
 80071ba:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f003 0302 	and.w	r3, r3, #2
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d010      	beq.n	80071ea <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	68da      	ldr	r2, [r3, #12]
 80071cc:	4b4d      	ldr	r3, [pc, #308]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 80071ce:	699b      	ldr	r3, [r3, #24]
 80071d0:	f003 030f 	and.w	r3, r3, #15
 80071d4:	429a      	cmp	r2, r3
 80071d6:	d908      	bls.n	80071ea <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80071d8:	4b4a      	ldr	r3, [pc, #296]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 80071da:	699b      	ldr	r3, [r3, #24]
 80071dc:	f023 020f 	bic.w	r2, r3, #15
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	68db      	ldr	r3, [r3, #12]
 80071e4:	4947      	ldr	r1, [pc, #284]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 80071e6:	4313      	orrs	r3, r2
 80071e8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f003 0301 	and.w	r3, r3, #1
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d055      	beq.n	80072a2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80071f6:	4b43      	ldr	r3, [pc, #268]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 80071f8:	699b      	ldr	r3, [r3, #24]
 80071fa:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	4940      	ldr	r1, [pc, #256]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 8007204:	4313      	orrs	r3, r2
 8007206:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	685b      	ldr	r3, [r3, #4]
 800720c:	2b02      	cmp	r3, #2
 800720e:	d107      	bne.n	8007220 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007210:	4b3c      	ldr	r3, [pc, #240]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007218:	2b00      	cmp	r3, #0
 800721a:	d121      	bne.n	8007260 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800721c:	2301      	movs	r3, #1
 800721e:	e0f6      	b.n	800740e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	2b03      	cmp	r3, #3
 8007226:	d107      	bne.n	8007238 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007228:	4b36      	ldr	r3, [pc, #216]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007230:	2b00      	cmp	r3, #0
 8007232:	d115      	bne.n	8007260 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007234:	2301      	movs	r3, #1
 8007236:	e0ea      	b.n	800740e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	2b01      	cmp	r3, #1
 800723e:	d107      	bne.n	8007250 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007240:	4b30      	ldr	r3, [pc, #192]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007248:	2b00      	cmp	r3, #0
 800724a:	d109      	bne.n	8007260 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	e0de      	b.n	800740e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007250:	4b2c      	ldr	r3, [pc, #176]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f003 0304 	and.w	r3, r3, #4
 8007258:	2b00      	cmp	r3, #0
 800725a:	d101      	bne.n	8007260 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800725c:	2301      	movs	r3, #1
 800725e:	e0d6      	b.n	800740e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007260:	4b28      	ldr	r3, [pc, #160]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 8007262:	691b      	ldr	r3, [r3, #16]
 8007264:	f023 0207 	bic.w	r2, r3, #7
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	685b      	ldr	r3, [r3, #4]
 800726c:	4925      	ldr	r1, [pc, #148]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 800726e:	4313      	orrs	r3, r2
 8007270:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007272:	f7fd f8e5 	bl	8004440 <HAL_GetTick>
 8007276:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007278:	e00a      	b.n	8007290 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800727a:	f7fd f8e1 	bl	8004440 <HAL_GetTick>
 800727e:	4602      	mov	r2, r0
 8007280:	697b      	ldr	r3, [r7, #20]
 8007282:	1ad3      	subs	r3, r2, r3
 8007284:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007288:	4293      	cmp	r3, r2
 800728a:	d901      	bls.n	8007290 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800728c:	2303      	movs	r3, #3
 800728e:	e0be      	b.n	800740e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007290:	4b1c      	ldr	r3, [pc, #112]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 8007292:	691b      	ldr	r3, [r3, #16]
 8007294:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	685b      	ldr	r3, [r3, #4]
 800729c:	00db      	lsls	r3, r3, #3
 800729e:	429a      	cmp	r2, r3
 80072a0:	d1eb      	bne.n	800727a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f003 0302 	and.w	r3, r3, #2
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d010      	beq.n	80072d0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	68da      	ldr	r2, [r3, #12]
 80072b2:	4b14      	ldr	r3, [pc, #80]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 80072b4:	699b      	ldr	r3, [r3, #24]
 80072b6:	f003 030f 	and.w	r3, r3, #15
 80072ba:	429a      	cmp	r2, r3
 80072bc:	d208      	bcs.n	80072d0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80072be:	4b11      	ldr	r3, [pc, #68]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 80072c0:	699b      	ldr	r3, [r3, #24]
 80072c2:	f023 020f 	bic.w	r2, r3, #15
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	68db      	ldr	r3, [r3, #12]
 80072ca:	490e      	ldr	r1, [pc, #56]	@ (8007304 <HAL_RCC_ClockConfig+0x244>)
 80072cc:	4313      	orrs	r3, r2
 80072ce:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80072d0:	4b0b      	ldr	r3, [pc, #44]	@ (8007300 <HAL_RCC_ClockConfig+0x240>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f003 030f 	and.w	r3, r3, #15
 80072d8:	683a      	ldr	r2, [r7, #0]
 80072da:	429a      	cmp	r2, r3
 80072dc:	d214      	bcs.n	8007308 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80072de:	4b08      	ldr	r3, [pc, #32]	@ (8007300 <HAL_RCC_ClockConfig+0x240>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f023 020f 	bic.w	r2, r3, #15
 80072e6:	4906      	ldr	r1, [pc, #24]	@ (8007300 <HAL_RCC_ClockConfig+0x240>)
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	4313      	orrs	r3, r2
 80072ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80072ee:	4b04      	ldr	r3, [pc, #16]	@ (8007300 <HAL_RCC_ClockConfig+0x240>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f003 030f 	and.w	r3, r3, #15
 80072f6:	683a      	ldr	r2, [r7, #0]
 80072f8:	429a      	cmp	r2, r3
 80072fa:	d005      	beq.n	8007308 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80072fc:	2301      	movs	r3, #1
 80072fe:	e086      	b.n	800740e <HAL_RCC_ClockConfig+0x34e>
 8007300:	52002000 	.word	0x52002000
 8007304:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f003 0304 	and.w	r3, r3, #4
 8007310:	2b00      	cmp	r3, #0
 8007312:	d010      	beq.n	8007336 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	691a      	ldr	r2, [r3, #16]
 8007318:	4b3f      	ldr	r3, [pc, #252]	@ (8007418 <HAL_RCC_ClockConfig+0x358>)
 800731a:	699b      	ldr	r3, [r3, #24]
 800731c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007320:	429a      	cmp	r2, r3
 8007322:	d208      	bcs.n	8007336 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007324:	4b3c      	ldr	r3, [pc, #240]	@ (8007418 <HAL_RCC_ClockConfig+0x358>)
 8007326:	699b      	ldr	r3, [r3, #24]
 8007328:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	691b      	ldr	r3, [r3, #16]
 8007330:	4939      	ldr	r1, [pc, #228]	@ (8007418 <HAL_RCC_ClockConfig+0x358>)
 8007332:	4313      	orrs	r3, r2
 8007334:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f003 0308 	and.w	r3, r3, #8
 800733e:	2b00      	cmp	r3, #0
 8007340:	d010      	beq.n	8007364 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	695a      	ldr	r2, [r3, #20]
 8007346:	4b34      	ldr	r3, [pc, #208]	@ (8007418 <HAL_RCC_ClockConfig+0x358>)
 8007348:	69db      	ldr	r3, [r3, #28]
 800734a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800734e:	429a      	cmp	r2, r3
 8007350:	d208      	bcs.n	8007364 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007352:	4b31      	ldr	r3, [pc, #196]	@ (8007418 <HAL_RCC_ClockConfig+0x358>)
 8007354:	69db      	ldr	r3, [r3, #28]
 8007356:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	695b      	ldr	r3, [r3, #20]
 800735e:	492e      	ldr	r1, [pc, #184]	@ (8007418 <HAL_RCC_ClockConfig+0x358>)
 8007360:	4313      	orrs	r3, r2
 8007362:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f003 0310 	and.w	r3, r3, #16
 800736c:	2b00      	cmp	r3, #0
 800736e:	d010      	beq.n	8007392 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	699a      	ldr	r2, [r3, #24]
 8007374:	4b28      	ldr	r3, [pc, #160]	@ (8007418 <HAL_RCC_ClockConfig+0x358>)
 8007376:	69db      	ldr	r3, [r3, #28]
 8007378:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800737c:	429a      	cmp	r2, r3
 800737e:	d208      	bcs.n	8007392 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007380:	4b25      	ldr	r3, [pc, #148]	@ (8007418 <HAL_RCC_ClockConfig+0x358>)
 8007382:	69db      	ldr	r3, [r3, #28]
 8007384:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	699b      	ldr	r3, [r3, #24]
 800738c:	4922      	ldr	r1, [pc, #136]	@ (8007418 <HAL_RCC_ClockConfig+0x358>)
 800738e:	4313      	orrs	r3, r2
 8007390:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f003 0320 	and.w	r3, r3, #32
 800739a:	2b00      	cmp	r3, #0
 800739c:	d010      	beq.n	80073c0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	69da      	ldr	r2, [r3, #28]
 80073a2:	4b1d      	ldr	r3, [pc, #116]	@ (8007418 <HAL_RCC_ClockConfig+0x358>)
 80073a4:	6a1b      	ldr	r3, [r3, #32]
 80073a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80073aa:	429a      	cmp	r2, r3
 80073ac:	d208      	bcs.n	80073c0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80073ae:	4b1a      	ldr	r3, [pc, #104]	@ (8007418 <HAL_RCC_ClockConfig+0x358>)
 80073b0:	6a1b      	ldr	r3, [r3, #32]
 80073b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	69db      	ldr	r3, [r3, #28]
 80073ba:	4917      	ldr	r1, [pc, #92]	@ (8007418 <HAL_RCC_ClockConfig+0x358>)
 80073bc:	4313      	orrs	r3, r2
 80073be:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80073c0:	f000 f834 	bl	800742c <HAL_RCC_GetSysClockFreq>
 80073c4:	4602      	mov	r2, r0
 80073c6:	4b14      	ldr	r3, [pc, #80]	@ (8007418 <HAL_RCC_ClockConfig+0x358>)
 80073c8:	699b      	ldr	r3, [r3, #24]
 80073ca:	0a1b      	lsrs	r3, r3, #8
 80073cc:	f003 030f 	and.w	r3, r3, #15
 80073d0:	4912      	ldr	r1, [pc, #72]	@ (800741c <HAL_RCC_ClockConfig+0x35c>)
 80073d2:	5ccb      	ldrb	r3, [r1, r3]
 80073d4:	f003 031f 	and.w	r3, r3, #31
 80073d8:	fa22 f303 	lsr.w	r3, r2, r3
 80073dc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80073de:	4b0e      	ldr	r3, [pc, #56]	@ (8007418 <HAL_RCC_ClockConfig+0x358>)
 80073e0:	699b      	ldr	r3, [r3, #24]
 80073e2:	f003 030f 	and.w	r3, r3, #15
 80073e6:	4a0d      	ldr	r2, [pc, #52]	@ (800741c <HAL_RCC_ClockConfig+0x35c>)
 80073e8:	5cd3      	ldrb	r3, [r2, r3]
 80073ea:	f003 031f 	and.w	r3, r3, #31
 80073ee:	693a      	ldr	r2, [r7, #16]
 80073f0:	fa22 f303 	lsr.w	r3, r2, r3
 80073f4:	4a0a      	ldr	r2, [pc, #40]	@ (8007420 <HAL_RCC_ClockConfig+0x360>)
 80073f6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80073f8:	4a0a      	ldr	r2, [pc, #40]	@ (8007424 <HAL_RCC_ClockConfig+0x364>)
 80073fa:	693b      	ldr	r3, [r7, #16]
 80073fc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80073fe:	4b0a      	ldr	r3, [pc, #40]	@ (8007428 <HAL_RCC_ClockConfig+0x368>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	4618      	mov	r0, r3
 8007404:	f002 f9da 	bl	80097bc <HAL_InitTick>
 8007408:	4603      	mov	r3, r0
 800740a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800740c:	7bfb      	ldrb	r3, [r7, #15]
}
 800740e:	4618      	mov	r0, r3
 8007410:	3718      	adds	r7, #24
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}
 8007416:	bf00      	nop
 8007418:	58024400 	.word	0x58024400
 800741c:	0800ea6c 	.word	0x0800ea6c
 8007420:	2400005c 	.word	0x2400005c
 8007424:	24000058 	.word	0x24000058
 8007428:	24000060 	.word	0x24000060

0800742c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800742c:	b480      	push	{r7}
 800742e:	b089      	sub	sp, #36	@ 0x24
 8007430:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007432:	4bb3      	ldr	r3, [pc, #716]	@ (8007700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007434:	691b      	ldr	r3, [r3, #16]
 8007436:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800743a:	2b18      	cmp	r3, #24
 800743c:	f200 8155 	bhi.w	80076ea <HAL_RCC_GetSysClockFreq+0x2be>
 8007440:	a201      	add	r2, pc, #4	@ (adr r2, 8007448 <HAL_RCC_GetSysClockFreq+0x1c>)
 8007442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007446:	bf00      	nop
 8007448:	080074ad 	.word	0x080074ad
 800744c:	080076eb 	.word	0x080076eb
 8007450:	080076eb 	.word	0x080076eb
 8007454:	080076eb 	.word	0x080076eb
 8007458:	080076eb 	.word	0x080076eb
 800745c:	080076eb 	.word	0x080076eb
 8007460:	080076eb 	.word	0x080076eb
 8007464:	080076eb 	.word	0x080076eb
 8007468:	080074d3 	.word	0x080074d3
 800746c:	080076eb 	.word	0x080076eb
 8007470:	080076eb 	.word	0x080076eb
 8007474:	080076eb 	.word	0x080076eb
 8007478:	080076eb 	.word	0x080076eb
 800747c:	080076eb 	.word	0x080076eb
 8007480:	080076eb 	.word	0x080076eb
 8007484:	080076eb 	.word	0x080076eb
 8007488:	080074d9 	.word	0x080074d9
 800748c:	080076eb 	.word	0x080076eb
 8007490:	080076eb 	.word	0x080076eb
 8007494:	080076eb 	.word	0x080076eb
 8007498:	080076eb 	.word	0x080076eb
 800749c:	080076eb 	.word	0x080076eb
 80074a0:	080076eb 	.word	0x080076eb
 80074a4:	080076eb 	.word	0x080076eb
 80074a8:	080074df 	.word	0x080074df
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80074ac:	4b94      	ldr	r3, [pc, #592]	@ (8007700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f003 0320 	and.w	r3, r3, #32
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d009      	beq.n	80074cc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80074b8:	4b91      	ldr	r3, [pc, #580]	@ (8007700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	08db      	lsrs	r3, r3, #3
 80074be:	f003 0303 	and.w	r3, r3, #3
 80074c2:	4a90      	ldr	r2, [pc, #576]	@ (8007704 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80074c4:	fa22 f303 	lsr.w	r3, r2, r3
 80074c8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80074ca:	e111      	b.n	80076f0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80074cc:	4b8d      	ldr	r3, [pc, #564]	@ (8007704 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80074ce:	61bb      	str	r3, [r7, #24]
      break;
 80074d0:	e10e      	b.n	80076f0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80074d2:	4b8d      	ldr	r3, [pc, #564]	@ (8007708 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80074d4:	61bb      	str	r3, [r7, #24]
      break;
 80074d6:	e10b      	b.n	80076f0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80074d8:	4b8c      	ldr	r3, [pc, #560]	@ (800770c <HAL_RCC_GetSysClockFreq+0x2e0>)
 80074da:	61bb      	str	r3, [r7, #24]
      break;
 80074dc:	e108      	b.n	80076f0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80074de:	4b88      	ldr	r3, [pc, #544]	@ (8007700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80074e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074e2:	f003 0303 	and.w	r3, r3, #3
 80074e6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80074e8:	4b85      	ldr	r3, [pc, #532]	@ (8007700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80074ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074ec:	091b      	lsrs	r3, r3, #4
 80074ee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80074f2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80074f4:	4b82      	ldr	r3, [pc, #520]	@ (8007700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80074f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074f8:	f003 0301 	and.w	r3, r3, #1
 80074fc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80074fe:	4b80      	ldr	r3, [pc, #512]	@ (8007700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007500:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007502:	08db      	lsrs	r3, r3, #3
 8007504:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007508:	68fa      	ldr	r2, [r7, #12]
 800750a:	fb02 f303 	mul.w	r3, r2, r3
 800750e:	ee07 3a90 	vmov	s15, r3
 8007512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007516:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800751a:	693b      	ldr	r3, [r7, #16]
 800751c:	2b00      	cmp	r3, #0
 800751e:	f000 80e1 	beq.w	80076e4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	2b02      	cmp	r3, #2
 8007526:	f000 8083 	beq.w	8007630 <HAL_RCC_GetSysClockFreq+0x204>
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	2b02      	cmp	r3, #2
 800752e:	f200 80a1 	bhi.w	8007674 <HAL_RCC_GetSysClockFreq+0x248>
 8007532:	697b      	ldr	r3, [r7, #20]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d003      	beq.n	8007540 <HAL_RCC_GetSysClockFreq+0x114>
 8007538:	697b      	ldr	r3, [r7, #20]
 800753a:	2b01      	cmp	r3, #1
 800753c:	d056      	beq.n	80075ec <HAL_RCC_GetSysClockFreq+0x1c0>
 800753e:	e099      	b.n	8007674 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007540:	4b6f      	ldr	r3, [pc, #444]	@ (8007700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f003 0320 	and.w	r3, r3, #32
 8007548:	2b00      	cmp	r3, #0
 800754a:	d02d      	beq.n	80075a8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800754c:	4b6c      	ldr	r3, [pc, #432]	@ (8007700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	08db      	lsrs	r3, r3, #3
 8007552:	f003 0303 	and.w	r3, r3, #3
 8007556:	4a6b      	ldr	r2, [pc, #428]	@ (8007704 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007558:	fa22 f303 	lsr.w	r3, r2, r3
 800755c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	ee07 3a90 	vmov	s15, r3
 8007564:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007568:	693b      	ldr	r3, [r7, #16]
 800756a:	ee07 3a90 	vmov	s15, r3
 800756e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007572:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007576:	4b62      	ldr	r3, [pc, #392]	@ (8007700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800757a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800757e:	ee07 3a90 	vmov	s15, r3
 8007582:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007586:	ed97 6a02 	vldr	s12, [r7, #8]
 800758a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8007710 <HAL_RCC_GetSysClockFreq+0x2e4>
 800758e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007592:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007596:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800759a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800759e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075a2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80075a6:	e087      	b.n	80076b8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	ee07 3a90 	vmov	s15, r3
 80075ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075b2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8007714 <HAL_RCC_GetSysClockFreq+0x2e8>
 80075b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075ba:	4b51      	ldr	r3, [pc, #324]	@ (8007700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80075bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075c2:	ee07 3a90 	vmov	s15, r3
 80075c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80075ce:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8007710 <HAL_RCC_GetSysClockFreq+0x2e4>
 80075d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80075de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80075e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80075ea:	e065      	b.n	80076b8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80075ec:	693b      	ldr	r3, [r7, #16]
 80075ee:	ee07 3a90 	vmov	s15, r3
 80075f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075f6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8007718 <HAL_RCC_GetSysClockFreq+0x2ec>
 80075fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075fe:	4b40      	ldr	r3, [pc, #256]	@ (8007700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007602:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007606:	ee07 3a90 	vmov	s15, r3
 800760a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800760e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007612:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8007710 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007616:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800761a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800761e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007622:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007626:	ee67 7a27 	vmul.f32	s15, s14, s15
 800762a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800762e:	e043      	b.n	80076b8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	ee07 3a90 	vmov	s15, r3
 8007636:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800763a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800771c <HAL_RCC_GetSysClockFreq+0x2f0>
 800763e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007642:	4b2f      	ldr	r3, [pc, #188]	@ (8007700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007646:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800764a:	ee07 3a90 	vmov	s15, r3
 800764e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007652:	ed97 6a02 	vldr	s12, [r7, #8]
 8007656:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8007710 <HAL_RCC_GetSysClockFreq+0x2e4>
 800765a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800765e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007662:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007666:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800766a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800766e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007672:	e021      	b.n	80076b8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	ee07 3a90 	vmov	s15, r3
 800767a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800767e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007718 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007682:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007686:	4b1e      	ldr	r3, [pc, #120]	@ (8007700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800768a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800768e:	ee07 3a90 	vmov	s15, r3
 8007692:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007696:	ed97 6a02 	vldr	s12, [r7, #8]
 800769a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8007710 <HAL_RCC_GetSysClockFreq+0x2e4>
 800769e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80076a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80076a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80076aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80076b6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80076b8:	4b11      	ldr	r3, [pc, #68]	@ (8007700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80076ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076bc:	0a5b      	lsrs	r3, r3, #9
 80076be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076c2:	3301      	adds	r3, #1
 80076c4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	ee07 3a90 	vmov	s15, r3
 80076cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80076d0:	edd7 6a07 	vldr	s13, [r7, #28]
 80076d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80076d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80076dc:	ee17 3a90 	vmov	r3, s15
 80076e0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80076e2:	e005      	b.n	80076f0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80076e4:	2300      	movs	r3, #0
 80076e6:	61bb      	str	r3, [r7, #24]
      break;
 80076e8:	e002      	b.n	80076f0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80076ea:	4b07      	ldr	r3, [pc, #28]	@ (8007708 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80076ec:	61bb      	str	r3, [r7, #24]
      break;
 80076ee:	bf00      	nop
  }

  return sysclockfreq;
 80076f0:	69bb      	ldr	r3, [r7, #24]
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3724      	adds	r7, #36	@ 0x24
 80076f6:	46bd      	mov	sp, r7
 80076f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fc:	4770      	bx	lr
 80076fe:	bf00      	nop
 8007700:	58024400 	.word	0x58024400
 8007704:	03d09000 	.word	0x03d09000
 8007708:	003d0900 	.word	0x003d0900
 800770c:	017d7840 	.word	0x017d7840
 8007710:	46000000 	.word	0x46000000
 8007714:	4c742400 	.word	0x4c742400
 8007718:	4a742400 	.word	0x4a742400
 800771c:	4bbebc20 	.word	0x4bbebc20

08007720 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b082      	sub	sp, #8
 8007724:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007726:	f7ff fe81 	bl	800742c <HAL_RCC_GetSysClockFreq>
 800772a:	4602      	mov	r2, r0
 800772c:	4b10      	ldr	r3, [pc, #64]	@ (8007770 <HAL_RCC_GetHCLKFreq+0x50>)
 800772e:	699b      	ldr	r3, [r3, #24]
 8007730:	0a1b      	lsrs	r3, r3, #8
 8007732:	f003 030f 	and.w	r3, r3, #15
 8007736:	490f      	ldr	r1, [pc, #60]	@ (8007774 <HAL_RCC_GetHCLKFreq+0x54>)
 8007738:	5ccb      	ldrb	r3, [r1, r3]
 800773a:	f003 031f 	and.w	r3, r3, #31
 800773e:	fa22 f303 	lsr.w	r3, r2, r3
 8007742:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007744:	4b0a      	ldr	r3, [pc, #40]	@ (8007770 <HAL_RCC_GetHCLKFreq+0x50>)
 8007746:	699b      	ldr	r3, [r3, #24]
 8007748:	f003 030f 	and.w	r3, r3, #15
 800774c:	4a09      	ldr	r2, [pc, #36]	@ (8007774 <HAL_RCC_GetHCLKFreq+0x54>)
 800774e:	5cd3      	ldrb	r3, [r2, r3]
 8007750:	f003 031f 	and.w	r3, r3, #31
 8007754:	687a      	ldr	r2, [r7, #4]
 8007756:	fa22 f303 	lsr.w	r3, r2, r3
 800775a:	4a07      	ldr	r2, [pc, #28]	@ (8007778 <HAL_RCC_GetHCLKFreq+0x58>)
 800775c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800775e:	4a07      	ldr	r2, [pc, #28]	@ (800777c <HAL_RCC_GetHCLKFreq+0x5c>)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007764:	4b04      	ldr	r3, [pc, #16]	@ (8007778 <HAL_RCC_GetHCLKFreq+0x58>)
 8007766:	681b      	ldr	r3, [r3, #0]
}
 8007768:	4618      	mov	r0, r3
 800776a:	3708      	adds	r7, #8
 800776c:	46bd      	mov	sp, r7
 800776e:	bd80      	pop	{r7, pc}
 8007770:	58024400 	.word	0x58024400
 8007774:	0800ea6c 	.word	0x0800ea6c
 8007778:	2400005c 	.word	0x2400005c
 800777c:	24000058 	.word	0x24000058

08007780 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007784:	f7ff ffcc 	bl	8007720 <HAL_RCC_GetHCLKFreq>
 8007788:	4602      	mov	r2, r0
 800778a:	4b06      	ldr	r3, [pc, #24]	@ (80077a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800778c:	69db      	ldr	r3, [r3, #28]
 800778e:	091b      	lsrs	r3, r3, #4
 8007790:	f003 0307 	and.w	r3, r3, #7
 8007794:	4904      	ldr	r1, [pc, #16]	@ (80077a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007796:	5ccb      	ldrb	r3, [r1, r3]
 8007798:	f003 031f 	and.w	r3, r3, #31
 800779c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	bd80      	pop	{r7, pc}
 80077a4:	58024400 	.word	0x58024400
 80077a8:	0800ea6c 	.word	0x0800ea6c

080077ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80077b0:	f7ff ffb6 	bl	8007720 <HAL_RCC_GetHCLKFreq>
 80077b4:	4602      	mov	r2, r0
 80077b6:	4b06      	ldr	r3, [pc, #24]	@ (80077d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80077b8:	69db      	ldr	r3, [r3, #28]
 80077ba:	0a1b      	lsrs	r3, r3, #8
 80077bc:	f003 0307 	and.w	r3, r3, #7
 80077c0:	4904      	ldr	r1, [pc, #16]	@ (80077d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80077c2:	5ccb      	ldrb	r3, [r1, r3]
 80077c4:	f003 031f 	and.w	r3, r3, #31
 80077c8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	bd80      	pop	{r7, pc}
 80077d0:	58024400 	.word	0x58024400
 80077d4:	0800ea6c 	.word	0x0800ea6c

080077d8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80077d8:	b480      	push	{r7}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
 80077e0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	223f      	movs	r2, #63	@ 0x3f
 80077e6:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80077e8:	4b1a      	ldr	r3, [pc, #104]	@ (8007854 <HAL_RCC_GetClockConfig+0x7c>)
 80077ea:	691b      	ldr	r3, [r3, #16]
 80077ec:	f003 0207 	and.w	r2, r3, #7
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80077f4:	4b17      	ldr	r3, [pc, #92]	@ (8007854 <HAL_RCC_GetClockConfig+0x7c>)
 80077f6:	699b      	ldr	r3, [r3, #24]
 80077f8:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8007800:	4b14      	ldr	r3, [pc, #80]	@ (8007854 <HAL_RCC_GetClockConfig+0x7c>)
 8007802:	699b      	ldr	r3, [r3, #24]
 8007804:	f003 020f 	and.w	r2, r3, #15
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800780c:	4b11      	ldr	r3, [pc, #68]	@ (8007854 <HAL_RCC_GetClockConfig+0x7c>)
 800780e:	699b      	ldr	r3, [r3, #24]
 8007810:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8007818:	4b0e      	ldr	r3, [pc, #56]	@ (8007854 <HAL_RCC_GetClockConfig+0x7c>)
 800781a:	69db      	ldr	r3, [r3, #28]
 800781c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8007824:	4b0b      	ldr	r3, [pc, #44]	@ (8007854 <HAL_RCC_GetClockConfig+0x7c>)
 8007826:	69db      	ldr	r3, [r3, #28]
 8007828:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8007830:	4b08      	ldr	r3, [pc, #32]	@ (8007854 <HAL_RCC_GetClockConfig+0x7c>)
 8007832:	6a1b      	ldr	r3, [r3, #32]
 8007834:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800783c:	4b06      	ldr	r3, [pc, #24]	@ (8007858 <HAL_RCC_GetClockConfig+0x80>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f003 020f 	and.w	r2, r3, #15
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	601a      	str	r2, [r3, #0]
}
 8007848:	bf00      	nop
 800784a:	370c      	adds	r7, #12
 800784c:	46bd      	mov	sp, r7
 800784e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007852:	4770      	bx	lr
 8007854:	58024400 	.word	0x58024400
 8007858:	52002000 	.word	0x52002000

0800785c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800785c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007860:	b0ca      	sub	sp, #296	@ 0x128
 8007862:	af00      	add	r7, sp, #0
 8007864:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007868:	2300      	movs	r3, #0
 800786a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800786e:	2300      	movs	r3, #0
 8007870:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007874:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800787c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8007880:	2500      	movs	r5, #0
 8007882:	ea54 0305 	orrs.w	r3, r4, r5
 8007886:	d049      	beq.n	800791c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007888:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800788c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800788e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007892:	d02f      	beq.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007894:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007898:	d828      	bhi.n	80078ec <HAL_RCCEx_PeriphCLKConfig+0x90>
 800789a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800789e:	d01a      	beq.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80078a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80078a4:	d822      	bhi.n	80078ec <HAL_RCCEx_PeriphCLKConfig+0x90>
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d003      	beq.n	80078b2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80078aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80078ae:	d007      	beq.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80078b0:	e01c      	b.n	80078ec <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80078b2:	4bb8      	ldr	r3, [pc, #736]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80078b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078b6:	4ab7      	ldr	r2, [pc, #732]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80078b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80078bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80078be:	e01a      	b.n	80078f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80078c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078c4:	3308      	adds	r3, #8
 80078c6:	2102      	movs	r1, #2
 80078c8:	4618      	mov	r0, r3
 80078ca:	f001 f9d1 	bl	8008c70 <RCCEx_PLL2_Config>
 80078ce:	4603      	mov	r3, r0
 80078d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80078d4:	e00f      	b.n	80078f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80078d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078da:	3328      	adds	r3, #40	@ 0x28
 80078dc:	2102      	movs	r1, #2
 80078de:	4618      	mov	r0, r3
 80078e0:	f001 fa78 	bl	8008dd4 <RCCEx_PLL3_Config>
 80078e4:	4603      	mov	r3, r0
 80078e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80078ea:	e004      	b.n	80078f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80078ec:	2301      	movs	r3, #1
 80078ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80078f2:	e000      	b.n	80078f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80078f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d10a      	bne.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80078fe:	4ba5      	ldr	r3, [pc, #660]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007900:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007902:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800790a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800790c:	4aa1      	ldr	r2, [pc, #644]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800790e:	430b      	orrs	r3, r1
 8007910:	6513      	str	r3, [r2, #80]	@ 0x50
 8007912:	e003      	b.n	800791c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007914:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007918:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800791c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007924:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8007928:	f04f 0900 	mov.w	r9, #0
 800792c:	ea58 0309 	orrs.w	r3, r8, r9
 8007930:	d047      	beq.n	80079c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8007932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007936:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007938:	2b04      	cmp	r3, #4
 800793a:	d82a      	bhi.n	8007992 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800793c:	a201      	add	r2, pc, #4	@ (adr r2, 8007944 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800793e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007942:	bf00      	nop
 8007944:	08007959 	.word	0x08007959
 8007948:	08007967 	.word	0x08007967
 800794c:	0800797d 	.word	0x0800797d
 8007950:	0800799b 	.word	0x0800799b
 8007954:	0800799b 	.word	0x0800799b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007958:	4b8e      	ldr	r3, [pc, #568]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800795a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800795c:	4a8d      	ldr	r2, [pc, #564]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800795e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007962:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007964:	e01a      	b.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007966:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800796a:	3308      	adds	r3, #8
 800796c:	2100      	movs	r1, #0
 800796e:	4618      	mov	r0, r3
 8007970:	f001 f97e 	bl	8008c70 <RCCEx_PLL2_Config>
 8007974:	4603      	mov	r3, r0
 8007976:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800797a:	e00f      	b.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800797c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007980:	3328      	adds	r3, #40	@ 0x28
 8007982:	2100      	movs	r1, #0
 8007984:	4618      	mov	r0, r3
 8007986:	f001 fa25 	bl	8008dd4 <RCCEx_PLL3_Config>
 800798a:	4603      	mov	r3, r0
 800798c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007990:	e004      	b.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007992:	2301      	movs	r3, #1
 8007994:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007998:	e000      	b.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800799a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800799c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d10a      	bne.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80079a4:	4b7b      	ldr	r3, [pc, #492]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80079a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079a8:	f023 0107 	bic.w	r1, r3, #7
 80079ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079b2:	4a78      	ldr	r2, [pc, #480]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80079b4:	430b      	orrs	r3, r1
 80079b6:	6513      	str	r3, [r2, #80]	@ 0x50
 80079b8:	e003      	b.n	80079c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80079c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ca:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80079ce:	f04f 0b00 	mov.w	fp, #0
 80079d2:	ea5a 030b 	orrs.w	r3, sl, fp
 80079d6:	d04c      	beq.n	8007a72 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80079d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079e2:	d030      	beq.n	8007a46 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80079e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079e8:	d829      	bhi.n	8007a3e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80079ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80079ec:	d02d      	beq.n	8007a4a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80079ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80079f0:	d825      	bhi.n	8007a3e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80079f2:	2b80      	cmp	r3, #128	@ 0x80
 80079f4:	d018      	beq.n	8007a28 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80079f6:	2b80      	cmp	r3, #128	@ 0x80
 80079f8:	d821      	bhi.n	8007a3e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d002      	beq.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80079fe:	2b40      	cmp	r3, #64	@ 0x40
 8007a00:	d007      	beq.n	8007a12 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8007a02:	e01c      	b.n	8007a3e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a04:	4b63      	ldr	r3, [pc, #396]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a08:	4a62      	ldr	r2, [pc, #392]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007a0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007a10:	e01c      	b.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a16:	3308      	adds	r3, #8
 8007a18:	2100      	movs	r1, #0
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	f001 f928 	bl	8008c70 <RCCEx_PLL2_Config>
 8007a20:	4603      	mov	r3, r0
 8007a22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007a26:	e011      	b.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007a28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a2c:	3328      	adds	r3, #40	@ 0x28
 8007a2e:	2100      	movs	r1, #0
 8007a30:	4618      	mov	r0, r3
 8007a32:	f001 f9cf 	bl	8008dd4 <RCCEx_PLL3_Config>
 8007a36:	4603      	mov	r3, r0
 8007a38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007a3c:	e006      	b.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a3e:	2301      	movs	r3, #1
 8007a40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007a44:	e002      	b.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007a46:	bf00      	nop
 8007a48:	e000      	b.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007a4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d10a      	bne.n	8007a6a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007a54:	4b4f      	ldr	r3, [pc, #316]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007a56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a58:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8007a5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a62:	4a4c      	ldr	r2, [pc, #304]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007a64:	430b      	orrs	r3, r1
 8007a66:	6513      	str	r3, [r2, #80]	@ 0x50
 8007a68:	e003      	b.n	8007a72 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007a72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a7a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8007a7e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8007a82:	2300      	movs	r3, #0
 8007a84:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8007a88:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8007a8c:	460b      	mov	r3, r1
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	d053      	beq.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a96:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007a9a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007a9e:	d035      	beq.n	8007b0c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8007aa0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007aa4:	d82e      	bhi.n	8007b04 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007aa6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007aaa:	d031      	beq.n	8007b10 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8007aac:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007ab0:	d828      	bhi.n	8007b04 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007ab2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007ab6:	d01a      	beq.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x292>
 8007ab8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007abc:	d822      	bhi.n	8007b04 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d003      	beq.n	8007aca <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8007ac2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007ac6:	d007      	beq.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8007ac8:	e01c      	b.n	8007b04 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007aca:	4b32      	ldr	r3, [pc, #200]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ace:	4a31      	ldr	r2, [pc, #196]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007ad0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ad4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007ad6:	e01c      	b.n	8007b12 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ad8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007adc:	3308      	adds	r3, #8
 8007ade:	2100      	movs	r1, #0
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	f001 f8c5 	bl	8008c70 <RCCEx_PLL2_Config>
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007aec:	e011      	b.n	8007b12 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007aee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007af2:	3328      	adds	r3, #40	@ 0x28
 8007af4:	2100      	movs	r1, #0
 8007af6:	4618      	mov	r0, r3
 8007af8:	f001 f96c 	bl	8008dd4 <RCCEx_PLL3_Config>
 8007afc:	4603      	mov	r3, r0
 8007afe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007b02:	e006      	b.n	8007b12 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007b04:	2301      	movs	r3, #1
 8007b06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007b0a:	e002      	b.n	8007b12 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8007b0c:	bf00      	nop
 8007b0e:	e000      	b.n	8007b12 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8007b10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d10b      	bne.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007b1a:	4b1e      	ldr	r3, [pc, #120]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007b1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b1e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007b22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b26:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007b2a:	4a1a      	ldr	r2, [pc, #104]	@ (8007b94 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007b2c:	430b      	orrs	r3, r1
 8007b2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007b30:	e003      	b.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b42:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007b46:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8007b50:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8007b54:	460b      	mov	r3, r1
 8007b56:	4313      	orrs	r3, r2
 8007b58:	d056      	beq.n	8007c08 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8007b5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b5e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007b62:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007b66:	d038      	beq.n	8007bda <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8007b68:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007b6c:	d831      	bhi.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007b6e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007b72:	d034      	beq.n	8007bde <HAL_RCCEx_PeriphCLKConfig+0x382>
 8007b74:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007b78:	d82b      	bhi.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007b7a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007b7e:	d01d      	beq.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0x360>
 8007b80:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007b84:	d825      	bhi.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d006      	beq.n	8007b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8007b8a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b8e:	d00a      	beq.n	8007ba6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8007b90:	e01f      	b.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007b92:	bf00      	nop
 8007b94:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b98:	4ba2      	ldr	r3, [pc, #648]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b9c:	4aa1      	ldr	r2, [pc, #644]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007b9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ba2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007ba4:	e01c      	b.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007baa:	3308      	adds	r3, #8
 8007bac:	2100      	movs	r1, #0
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f001 f85e 	bl	8008c70 <RCCEx_PLL2_Config>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007bba:	e011      	b.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007bbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bc0:	3328      	adds	r3, #40	@ 0x28
 8007bc2:	2100      	movs	r1, #0
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	f001 f905 	bl	8008dd4 <RCCEx_PLL3_Config>
 8007bca:	4603      	mov	r3, r0
 8007bcc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007bd0:	e006      	b.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007bd8:	e002      	b.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8007bda:	bf00      	nop
 8007bdc:	e000      	b.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8007bde:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007be0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d10b      	bne.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007be8:	4b8e      	ldr	r3, [pc, #568]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007bea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bec:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007bf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bf4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007bf8:	4a8a      	ldr	r2, [pc, #552]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007bfa:	430b      	orrs	r3, r1
 8007bfc:	6593      	str	r3, [r2, #88]	@ 0x58
 8007bfe:	e003      	b.n	8007c08 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007c08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c10:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007c14:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007c18:	2300      	movs	r3, #0
 8007c1a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007c1e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8007c22:	460b      	mov	r3, r1
 8007c24:	4313      	orrs	r3, r2
 8007c26:	d03a      	beq.n	8007c9e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8007c28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c2e:	2b30      	cmp	r3, #48	@ 0x30
 8007c30:	d01f      	beq.n	8007c72 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8007c32:	2b30      	cmp	r3, #48	@ 0x30
 8007c34:	d819      	bhi.n	8007c6a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8007c36:	2b20      	cmp	r3, #32
 8007c38:	d00c      	beq.n	8007c54 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8007c3a:	2b20      	cmp	r3, #32
 8007c3c:	d815      	bhi.n	8007c6a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d019      	beq.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8007c42:	2b10      	cmp	r3, #16
 8007c44:	d111      	bne.n	8007c6a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c46:	4b77      	ldr	r3, [pc, #476]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c4a:	4a76      	ldr	r2, [pc, #472]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007c4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007c50:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007c52:	e011      	b.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007c54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c58:	3308      	adds	r3, #8
 8007c5a:	2102      	movs	r1, #2
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	f001 f807 	bl	8008c70 <RCCEx_PLL2_Config>
 8007c62:	4603      	mov	r3, r0
 8007c64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007c68:	e006      	b.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007c70:	e002      	b.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007c72:	bf00      	nop
 8007c74:	e000      	b.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007c76:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d10a      	bne.n	8007c96 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007c80:	4b68      	ldr	r3, [pc, #416]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007c82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c84:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007c88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c8e:	4a65      	ldr	r2, [pc, #404]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007c90:	430b      	orrs	r3, r1
 8007c92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007c94:	e003      	b.n	8007c9e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ca6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007caa:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007cae:	2300      	movs	r3, #0
 8007cb0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007cb4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007cb8:	460b      	mov	r3, r1
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	d051      	beq.n	8007d62 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8007cbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007cc4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007cc8:	d035      	beq.n	8007d36 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8007cca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007cce:	d82e      	bhi.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007cd0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007cd4:	d031      	beq.n	8007d3a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8007cd6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007cda:	d828      	bhi.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007cdc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ce0:	d01a      	beq.n	8007d18 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8007ce2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ce6:	d822      	bhi.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d003      	beq.n	8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8007cec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007cf0:	d007      	beq.n	8007d02 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8007cf2:	e01c      	b.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007cf4:	4b4b      	ldr	r3, [pc, #300]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cf8:	4a4a      	ldr	r2, [pc, #296]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007cfa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007cfe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007d00:	e01c      	b.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d06:	3308      	adds	r3, #8
 8007d08:	2100      	movs	r1, #0
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	f000 ffb0 	bl	8008c70 <RCCEx_PLL2_Config>
 8007d10:	4603      	mov	r3, r0
 8007d12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007d16:	e011      	b.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007d18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d1c:	3328      	adds	r3, #40	@ 0x28
 8007d1e:	2100      	movs	r1, #0
 8007d20:	4618      	mov	r0, r3
 8007d22:	f001 f857 	bl	8008dd4 <RCCEx_PLL3_Config>
 8007d26:	4603      	mov	r3, r0
 8007d28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007d2c:	e006      	b.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d2e:	2301      	movs	r3, #1
 8007d30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007d34:	e002      	b.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8007d36:	bf00      	nop
 8007d38:	e000      	b.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8007d3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d10a      	bne.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007d44:	4b37      	ldr	r3, [pc, #220]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007d46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d48:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007d4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d52:	4a34      	ldr	r2, [pc, #208]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007d54:	430b      	orrs	r3, r1
 8007d56:	6513      	str	r3, [r2, #80]	@ 0x50
 8007d58:	e003      	b.n	8007d62 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007d62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d6a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8007d6e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007d72:	2300      	movs	r3, #0
 8007d74:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007d78:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007d7c:	460b      	mov	r3, r1
 8007d7e:	4313      	orrs	r3, r2
 8007d80:	d056      	beq.n	8007e30 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8007d82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007d8c:	d033      	beq.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8007d8e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007d92:	d82c      	bhi.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007d94:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007d98:	d02f      	beq.n	8007dfa <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8007d9a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007d9e:	d826      	bhi.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007da0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007da4:	d02b      	beq.n	8007dfe <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8007da6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007daa:	d820      	bhi.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007dac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007db0:	d012      	beq.n	8007dd8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8007db2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007db6:	d81a      	bhi.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d022      	beq.n	8007e02 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8007dbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007dc0:	d115      	bne.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dc6:	3308      	adds	r3, #8
 8007dc8:	2101      	movs	r1, #1
 8007dca:	4618      	mov	r0, r3
 8007dcc:	f000 ff50 	bl	8008c70 <RCCEx_PLL2_Config>
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007dd6:	e015      	b.n	8007e04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007dd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ddc:	3328      	adds	r3, #40	@ 0x28
 8007dde:	2101      	movs	r1, #1
 8007de0:	4618      	mov	r0, r3
 8007de2:	f000 fff7 	bl	8008dd4 <RCCEx_PLL3_Config>
 8007de6:	4603      	mov	r3, r0
 8007de8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007dec:	e00a      	b.n	8007e04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007dee:	2301      	movs	r3, #1
 8007df0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007df4:	e006      	b.n	8007e04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007df6:	bf00      	nop
 8007df8:	e004      	b.n	8007e04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007dfa:	bf00      	nop
 8007dfc:	e002      	b.n	8007e04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007dfe:	bf00      	nop
 8007e00:	e000      	b.n	8007e04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007e02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d10d      	bne.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007e0c:	4b05      	ldr	r3, [pc, #20]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007e0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e10:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007e14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e1a:	4a02      	ldr	r2, [pc, #8]	@ (8007e24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007e1c:	430b      	orrs	r3, r1
 8007e1e:	6513      	str	r3, [r2, #80]	@ 0x50
 8007e20:	e006      	b.n	8007e30 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007e22:	bf00      	nop
 8007e24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007e30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e38:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007e3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007e40:	2300      	movs	r3, #0
 8007e42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007e46:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8007e4a:	460b      	mov	r3, r1
 8007e4c:	4313      	orrs	r3, r2
 8007e4e:	d055      	beq.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8007e50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e54:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007e58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007e5c:	d033      	beq.n	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8007e5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007e62:	d82c      	bhi.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007e64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e68:	d02f      	beq.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8007e6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e6e:	d826      	bhi.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007e70:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007e74:	d02b      	beq.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x672>
 8007e76:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007e7a:	d820      	bhi.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007e7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e80:	d012      	beq.n	8007ea8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8007e82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e86:	d81a      	bhi.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d022      	beq.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8007e8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e90:	d115      	bne.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e96:	3308      	adds	r3, #8
 8007e98:	2101      	movs	r1, #1
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	f000 fee8 	bl	8008c70 <RCCEx_PLL2_Config>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007ea6:	e015      	b.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007ea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eac:	3328      	adds	r3, #40	@ 0x28
 8007eae:	2101      	movs	r1, #1
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	f000 ff8f 	bl	8008dd4 <RCCEx_PLL3_Config>
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007ebc:	e00a      	b.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007ec4:	e006      	b.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007ec6:	bf00      	nop
 8007ec8:	e004      	b.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007eca:	bf00      	nop
 8007ecc:	e002      	b.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007ece:	bf00      	nop
 8007ed0:	e000      	b.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007ed2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ed4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d10b      	bne.n	8007ef4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007edc:	4ba3      	ldr	r3, [pc, #652]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ee0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ee8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007eec:	4a9f      	ldr	r2, [pc, #636]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007eee:	430b      	orrs	r3, r1
 8007ef0:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ef2:	e003      	b.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ef4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ef8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007efc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f04:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007f08:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007f12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007f16:	460b      	mov	r3, r1
 8007f18:	4313      	orrs	r3, r2
 8007f1a:	d037      	beq.n	8007f8c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007f1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f26:	d00e      	beq.n	8007f46 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8007f28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f2c:	d816      	bhi.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x700>
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d018      	beq.n	8007f64 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8007f32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f36:	d111      	bne.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f38:	4b8c      	ldr	r3, [pc, #560]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f3c:	4a8b      	ldr	r2, [pc, #556]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007f3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007f44:	e00f      	b.n	8007f66 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f4a:	3308      	adds	r3, #8
 8007f4c:	2101      	movs	r1, #1
 8007f4e:	4618      	mov	r0, r3
 8007f50:	f000 fe8e 	bl	8008c70 <RCCEx_PLL2_Config>
 8007f54:	4603      	mov	r3, r0
 8007f56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007f5a:	e004      	b.n	8007f66 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007f62:	e000      	b.n	8007f66 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8007f64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d10a      	bne.n	8007f84 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007f6e:	4b7f      	ldr	r3, [pc, #508]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007f70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f72:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007f76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f7c:	4a7b      	ldr	r2, [pc, #492]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007f7e:	430b      	orrs	r3, r1
 8007f80:	6513      	str	r3, [r2, #80]	@ 0x50
 8007f82:	e003      	b.n	8007f8c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007f8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f94:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007f98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007fa2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007fa6:	460b      	mov	r3, r1
 8007fa8:	4313      	orrs	r3, r2
 8007faa:	d039      	beq.n	8008020 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007fb2:	2b03      	cmp	r3, #3
 8007fb4:	d81c      	bhi.n	8007ff0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8007fb6:	a201      	add	r2, pc, #4	@ (adr r2, 8007fbc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8007fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fbc:	08007ff9 	.word	0x08007ff9
 8007fc0:	08007fcd 	.word	0x08007fcd
 8007fc4:	08007fdb 	.word	0x08007fdb
 8007fc8:	08007ff9 	.word	0x08007ff9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007fcc:	4b67      	ldr	r3, [pc, #412]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fd0:	4a66      	ldr	r2, [pc, #408]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007fd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007fd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007fd8:	e00f      	b.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007fda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fde:	3308      	adds	r3, #8
 8007fe0:	2102      	movs	r1, #2
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	f000 fe44 	bl	8008c70 <RCCEx_PLL2_Config>
 8007fe8:	4603      	mov	r3, r0
 8007fea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007fee:	e004      	b.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007ff6:	e000      	b.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8007ff8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ffa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d10a      	bne.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008002:	4b5a      	ldr	r3, [pc, #360]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008006:	f023 0103 	bic.w	r1, r3, #3
 800800a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800800e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008010:	4a56      	ldr	r2, [pc, #344]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008012:	430b      	orrs	r3, r1
 8008014:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008016:	e003      	b.n	8008020 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008018:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800801c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008028:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800802c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008030:	2300      	movs	r3, #0
 8008032:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008036:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800803a:	460b      	mov	r3, r1
 800803c:	4313      	orrs	r3, r2
 800803e:	f000 809f 	beq.w	8008180 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008042:	4b4b      	ldr	r3, [pc, #300]	@ (8008170 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4a4a      	ldr	r2, [pc, #296]	@ (8008170 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008048:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800804c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800804e:	f7fc f9f7 	bl	8004440 <HAL_GetTick>
 8008052:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008056:	e00b      	b.n	8008070 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008058:	f7fc f9f2 	bl	8004440 <HAL_GetTick>
 800805c:	4602      	mov	r2, r0
 800805e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8008062:	1ad3      	subs	r3, r2, r3
 8008064:	2b64      	cmp	r3, #100	@ 0x64
 8008066:	d903      	bls.n	8008070 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8008068:	2303      	movs	r3, #3
 800806a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800806e:	e005      	b.n	800807c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008070:	4b3f      	ldr	r3, [pc, #252]	@ (8008170 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008078:	2b00      	cmp	r3, #0
 800807a:	d0ed      	beq.n	8008058 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800807c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008080:	2b00      	cmp	r3, #0
 8008082:	d179      	bne.n	8008178 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008084:	4b39      	ldr	r3, [pc, #228]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008086:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800808c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008090:	4053      	eors	r3, r2
 8008092:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008096:	2b00      	cmp	r3, #0
 8008098:	d015      	beq.n	80080c6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800809a:	4b34      	ldr	r3, [pc, #208]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800809c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800809e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80080a2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80080a6:	4b31      	ldr	r3, [pc, #196]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80080a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080aa:	4a30      	ldr	r2, [pc, #192]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80080ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80080b0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80080b2:	4b2e      	ldr	r3, [pc, #184]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80080b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080b6:	4a2d      	ldr	r2, [pc, #180]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80080b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80080bc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80080be:	4a2b      	ldr	r2, [pc, #172]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80080c0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80080c4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80080c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080ca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80080ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080d2:	d118      	bne.n	8008106 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080d4:	f7fc f9b4 	bl	8004440 <HAL_GetTick>
 80080d8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80080dc:	e00d      	b.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80080de:	f7fc f9af 	bl	8004440 <HAL_GetTick>
 80080e2:	4602      	mov	r2, r0
 80080e4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80080e8:	1ad2      	subs	r2, r2, r3
 80080ea:	f241 3388 	movw	r3, #5000	@ 0x1388
 80080ee:	429a      	cmp	r2, r3
 80080f0:	d903      	bls.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80080f2:	2303      	movs	r3, #3
 80080f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80080f8:	e005      	b.n	8008106 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80080fa:	4b1c      	ldr	r3, [pc, #112]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80080fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080fe:	f003 0302 	and.w	r3, r3, #2
 8008102:	2b00      	cmp	r3, #0
 8008104:	d0eb      	beq.n	80080de <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8008106:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800810a:	2b00      	cmp	r3, #0
 800810c:	d129      	bne.n	8008162 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800810e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008112:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008116:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800811a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800811e:	d10e      	bne.n	800813e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8008120:	4b12      	ldr	r3, [pc, #72]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008122:	691b      	ldr	r3, [r3, #16]
 8008124:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8008128:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800812c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008130:	091a      	lsrs	r2, r3, #4
 8008132:	4b10      	ldr	r3, [pc, #64]	@ (8008174 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8008134:	4013      	ands	r3, r2
 8008136:	4a0d      	ldr	r2, [pc, #52]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008138:	430b      	orrs	r3, r1
 800813a:	6113      	str	r3, [r2, #16]
 800813c:	e005      	b.n	800814a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800813e:	4b0b      	ldr	r3, [pc, #44]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008140:	691b      	ldr	r3, [r3, #16]
 8008142:	4a0a      	ldr	r2, [pc, #40]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008144:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008148:	6113      	str	r3, [r2, #16]
 800814a:	4b08      	ldr	r3, [pc, #32]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800814c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800814e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008152:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008156:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800815a:	4a04      	ldr	r2, [pc, #16]	@ (800816c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800815c:	430b      	orrs	r3, r1
 800815e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008160:	e00e      	b.n	8008180 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008162:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008166:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800816a:	e009      	b.n	8008180 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800816c:	58024400 	.word	0x58024400
 8008170:	58024800 	.word	0x58024800
 8008174:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008178:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800817c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008180:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008188:	f002 0301 	and.w	r3, r2, #1
 800818c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008190:	2300      	movs	r3, #0
 8008192:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008196:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800819a:	460b      	mov	r3, r1
 800819c:	4313      	orrs	r3, r2
 800819e:	f000 8089 	beq.w	80082b4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80081a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80081a8:	2b28      	cmp	r3, #40	@ 0x28
 80081aa:	d86b      	bhi.n	8008284 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80081ac:	a201      	add	r2, pc, #4	@ (adr r2, 80081b4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80081ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081b2:	bf00      	nop
 80081b4:	0800828d 	.word	0x0800828d
 80081b8:	08008285 	.word	0x08008285
 80081bc:	08008285 	.word	0x08008285
 80081c0:	08008285 	.word	0x08008285
 80081c4:	08008285 	.word	0x08008285
 80081c8:	08008285 	.word	0x08008285
 80081cc:	08008285 	.word	0x08008285
 80081d0:	08008285 	.word	0x08008285
 80081d4:	08008259 	.word	0x08008259
 80081d8:	08008285 	.word	0x08008285
 80081dc:	08008285 	.word	0x08008285
 80081e0:	08008285 	.word	0x08008285
 80081e4:	08008285 	.word	0x08008285
 80081e8:	08008285 	.word	0x08008285
 80081ec:	08008285 	.word	0x08008285
 80081f0:	08008285 	.word	0x08008285
 80081f4:	0800826f 	.word	0x0800826f
 80081f8:	08008285 	.word	0x08008285
 80081fc:	08008285 	.word	0x08008285
 8008200:	08008285 	.word	0x08008285
 8008204:	08008285 	.word	0x08008285
 8008208:	08008285 	.word	0x08008285
 800820c:	08008285 	.word	0x08008285
 8008210:	08008285 	.word	0x08008285
 8008214:	0800828d 	.word	0x0800828d
 8008218:	08008285 	.word	0x08008285
 800821c:	08008285 	.word	0x08008285
 8008220:	08008285 	.word	0x08008285
 8008224:	08008285 	.word	0x08008285
 8008228:	08008285 	.word	0x08008285
 800822c:	08008285 	.word	0x08008285
 8008230:	08008285 	.word	0x08008285
 8008234:	0800828d 	.word	0x0800828d
 8008238:	08008285 	.word	0x08008285
 800823c:	08008285 	.word	0x08008285
 8008240:	08008285 	.word	0x08008285
 8008244:	08008285 	.word	0x08008285
 8008248:	08008285 	.word	0x08008285
 800824c:	08008285 	.word	0x08008285
 8008250:	08008285 	.word	0x08008285
 8008254:	0800828d 	.word	0x0800828d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008258:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800825c:	3308      	adds	r3, #8
 800825e:	2101      	movs	r1, #1
 8008260:	4618      	mov	r0, r3
 8008262:	f000 fd05 	bl	8008c70 <RCCEx_PLL2_Config>
 8008266:	4603      	mov	r3, r0
 8008268:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800826c:	e00f      	b.n	800828e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800826e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008272:	3328      	adds	r3, #40	@ 0x28
 8008274:	2101      	movs	r1, #1
 8008276:	4618      	mov	r0, r3
 8008278:	f000 fdac 	bl	8008dd4 <RCCEx_PLL3_Config>
 800827c:	4603      	mov	r3, r0
 800827e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008282:	e004      	b.n	800828e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008284:	2301      	movs	r3, #1
 8008286:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800828a:	e000      	b.n	800828e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800828c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800828e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008292:	2b00      	cmp	r3, #0
 8008294:	d10a      	bne.n	80082ac <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008296:	4bbf      	ldr	r3, [pc, #764]	@ (8008594 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008298:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800829a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800829e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80082a4:	4abb      	ldr	r2, [pc, #748]	@ (8008594 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80082a6:	430b      	orrs	r3, r1
 80082a8:	6553      	str	r3, [r2, #84]	@ 0x54
 80082aa:	e003      	b.n	80082b4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80082b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082bc:	f002 0302 	and.w	r3, r2, #2
 80082c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80082c4:	2300      	movs	r3, #0
 80082c6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80082ca:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80082ce:	460b      	mov	r3, r1
 80082d0:	4313      	orrs	r3, r2
 80082d2:	d041      	beq.n	8008358 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80082d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80082da:	2b05      	cmp	r3, #5
 80082dc:	d824      	bhi.n	8008328 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80082de:	a201      	add	r2, pc, #4	@ (adr r2, 80082e4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80082e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082e4:	08008331 	.word	0x08008331
 80082e8:	080082fd 	.word	0x080082fd
 80082ec:	08008313 	.word	0x08008313
 80082f0:	08008331 	.word	0x08008331
 80082f4:	08008331 	.word	0x08008331
 80082f8:	08008331 	.word	0x08008331
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80082fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008300:	3308      	adds	r3, #8
 8008302:	2101      	movs	r1, #1
 8008304:	4618      	mov	r0, r3
 8008306:	f000 fcb3 	bl	8008c70 <RCCEx_PLL2_Config>
 800830a:	4603      	mov	r3, r0
 800830c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008310:	e00f      	b.n	8008332 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008316:	3328      	adds	r3, #40	@ 0x28
 8008318:	2101      	movs	r1, #1
 800831a:	4618      	mov	r0, r3
 800831c:	f000 fd5a 	bl	8008dd4 <RCCEx_PLL3_Config>
 8008320:	4603      	mov	r3, r0
 8008322:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008326:	e004      	b.n	8008332 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008328:	2301      	movs	r3, #1
 800832a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800832e:	e000      	b.n	8008332 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8008330:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008332:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008336:	2b00      	cmp	r3, #0
 8008338:	d10a      	bne.n	8008350 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800833a:	4b96      	ldr	r3, [pc, #600]	@ (8008594 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800833c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800833e:	f023 0107 	bic.w	r1, r3, #7
 8008342:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008346:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008348:	4a92      	ldr	r2, [pc, #584]	@ (8008594 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800834a:	430b      	orrs	r3, r1
 800834c:	6553      	str	r3, [r2, #84]	@ 0x54
 800834e:	e003      	b.n	8008358 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008350:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008354:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008358:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800835c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008360:	f002 0304 	and.w	r3, r2, #4
 8008364:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008368:	2300      	movs	r3, #0
 800836a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800836e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8008372:	460b      	mov	r3, r1
 8008374:	4313      	orrs	r3, r2
 8008376:	d044      	beq.n	8008402 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8008378:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800837c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008380:	2b05      	cmp	r3, #5
 8008382:	d825      	bhi.n	80083d0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8008384:	a201      	add	r2, pc, #4	@ (adr r2, 800838c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8008386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800838a:	bf00      	nop
 800838c:	080083d9 	.word	0x080083d9
 8008390:	080083a5 	.word	0x080083a5
 8008394:	080083bb 	.word	0x080083bb
 8008398:	080083d9 	.word	0x080083d9
 800839c:	080083d9 	.word	0x080083d9
 80083a0:	080083d9 	.word	0x080083d9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80083a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083a8:	3308      	adds	r3, #8
 80083aa:	2101      	movs	r1, #1
 80083ac:	4618      	mov	r0, r3
 80083ae:	f000 fc5f 	bl	8008c70 <RCCEx_PLL2_Config>
 80083b2:	4603      	mov	r3, r0
 80083b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80083b8:	e00f      	b.n	80083da <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80083ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083be:	3328      	adds	r3, #40	@ 0x28
 80083c0:	2101      	movs	r1, #1
 80083c2:	4618      	mov	r0, r3
 80083c4:	f000 fd06 	bl	8008dd4 <RCCEx_PLL3_Config>
 80083c8:	4603      	mov	r3, r0
 80083ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80083ce:	e004      	b.n	80083da <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80083d0:	2301      	movs	r3, #1
 80083d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80083d6:	e000      	b.n	80083da <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80083d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80083da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d10b      	bne.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80083e2:	4b6c      	ldr	r3, [pc, #432]	@ (8008594 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80083e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083e6:	f023 0107 	bic.w	r1, r3, #7
 80083ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80083f2:	4a68      	ldr	r2, [pc, #416]	@ (8008594 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80083f4:	430b      	orrs	r3, r1
 80083f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80083f8:	e003      	b.n	8008402 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800840a:	f002 0320 	and.w	r3, r2, #32
 800840e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008412:	2300      	movs	r3, #0
 8008414:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008418:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800841c:	460b      	mov	r3, r1
 800841e:	4313      	orrs	r3, r2
 8008420:	d055      	beq.n	80084ce <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8008422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008426:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800842a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800842e:	d033      	beq.n	8008498 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8008430:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008434:	d82c      	bhi.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008436:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800843a:	d02f      	beq.n	800849c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800843c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008440:	d826      	bhi.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8008442:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008446:	d02b      	beq.n	80084a0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8008448:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800844c:	d820      	bhi.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800844e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008452:	d012      	beq.n	800847a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8008454:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008458:	d81a      	bhi.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800845a:	2b00      	cmp	r3, #0
 800845c:	d022      	beq.n	80084a4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800845e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008462:	d115      	bne.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008468:	3308      	adds	r3, #8
 800846a:	2100      	movs	r1, #0
 800846c:	4618      	mov	r0, r3
 800846e:	f000 fbff 	bl	8008c70 <RCCEx_PLL2_Config>
 8008472:	4603      	mov	r3, r0
 8008474:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008478:	e015      	b.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800847a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800847e:	3328      	adds	r3, #40	@ 0x28
 8008480:	2102      	movs	r1, #2
 8008482:	4618      	mov	r0, r3
 8008484:	f000 fca6 	bl	8008dd4 <RCCEx_PLL3_Config>
 8008488:	4603      	mov	r3, r0
 800848a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800848e:	e00a      	b.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008490:	2301      	movs	r3, #1
 8008492:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008496:	e006      	b.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008498:	bf00      	nop
 800849a:	e004      	b.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800849c:	bf00      	nop
 800849e:	e002      	b.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80084a0:	bf00      	nop
 80084a2:	e000      	b.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80084a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80084a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d10b      	bne.n	80084c6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80084ae:	4b39      	ldr	r3, [pc, #228]	@ (8008594 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80084b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084b2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80084b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084be:	4a35      	ldr	r2, [pc, #212]	@ (8008594 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80084c0:	430b      	orrs	r3, r1
 80084c2:	6553      	str	r3, [r2, #84]	@ 0x54
 80084c4:	e003      	b.n	80084ce <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80084ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084d6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80084da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80084de:	2300      	movs	r3, #0
 80084e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80084e4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80084e8:	460b      	mov	r3, r1
 80084ea:	4313      	orrs	r3, r2
 80084ec:	d058      	beq.n	80085a0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80084ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80084f6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80084fa:	d033      	beq.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80084fc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8008500:	d82c      	bhi.n	800855c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008502:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008506:	d02f      	beq.n	8008568 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8008508:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800850c:	d826      	bhi.n	800855c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800850e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008512:	d02b      	beq.n	800856c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8008514:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008518:	d820      	bhi.n	800855c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800851a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800851e:	d012      	beq.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8008520:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008524:	d81a      	bhi.n	800855c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008526:	2b00      	cmp	r3, #0
 8008528:	d022      	beq.n	8008570 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800852a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800852e:	d115      	bne.n	800855c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008530:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008534:	3308      	adds	r3, #8
 8008536:	2100      	movs	r1, #0
 8008538:	4618      	mov	r0, r3
 800853a:	f000 fb99 	bl	8008c70 <RCCEx_PLL2_Config>
 800853e:	4603      	mov	r3, r0
 8008540:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8008544:	e015      	b.n	8008572 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008546:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800854a:	3328      	adds	r3, #40	@ 0x28
 800854c:	2102      	movs	r1, #2
 800854e:	4618      	mov	r0, r3
 8008550:	f000 fc40 	bl	8008dd4 <RCCEx_PLL3_Config>
 8008554:	4603      	mov	r3, r0
 8008556:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800855a:	e00a      	b.n	8008572 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800855c:	2301      	movs	r3, #1
 800855e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008562:	e006      	b.n	8008572 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008564:	bf00      	nop
 8008566:	e004      	b.n	8008572 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008568:	bf00      	nop
 800856a:	e002      	b.n	8008572 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800856c:	bf00      	nop
 800856e:	e000      	b.n	8008572 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8008570:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008572:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008576:	2b00      	cmp	r3, #0
 8008578:	d10e      	bne.n	8008598 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800857a:	4b06      	ldr	r3, [pc, #24]	@ (8008594 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800857c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800857e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8008582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008586:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800858a:	4a02      	ldr	r2, [pc, #8]	@ (8008594 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800858c:	430b      	orrs	r3, r1
 800858e:	6593      	str	r3, [r2, #88]	@ 0x58
 8008590:	e006      	b.n	80085a0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8008592:	bf00      	nop
 8008594:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008598:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800859c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80085a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085a8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80085ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80085b0:	2300      	movs	r3, #0
 80085b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80085b6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80085ba:	460b      	mov	r3, r1
 80085bc:	4313      	orrs	r3, r2
 80085be:	d055      	beq.n	800866c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80085c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085c4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80085c8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80085cc:	d033      	beq.n	8008636 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80085ce:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80085d2:	d82c      	bhi.n	800862e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80085d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085d8:	d02f      	beq.n	800863a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80085da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085de:	d826      	bhi.n	800862e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80085e0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80085e4:	d02b      	beq.n	800863e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80085e6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80085ea:	d820      	bhi.n	800862e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80085ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80085f0:	d012      	beq.n	8008618 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80085f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80085f6:	d81a      	bhi.n	800862e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d022      	beq.n	8008642 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80085fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008600:	d115      	bne.n	800862e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008602:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008606:	3308      	adds	r3, #8
 8008608:	2100      	movs	r1, #0
 800860a:	4618      	mov	r0, r3
 800860c:	f000 fb30 	bl	8008c70 <RCCEx_PLL2_Config>
 8008610:	4603      	mov	r3, r0
 8008612:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008616:	e015      	b.n	8008644 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008618:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800861c:	3328      	adds	r3, #40	@ 0x28
 800861e:	2102      	movs	r1, #2
 8008620:	4618      	mov	r0, r3
 8008622:	f000 fbd7 	bl	8008dd4 <RCCEx_PLL3_Config>
 8008626:	4603      	mov	r3, r0
 8008628:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800862c:	e00a      	b.n	8008644 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800862e:	2301      	movs	r3, #1
 8008630:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008634:	e006      	b.n	8008644 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008636:	bf00      	nop
 8008638:	e004      	b.n	8008644 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800863a:	bf00      	nop
 800863c:	e002      	b.n	8008644 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800863e:	bf00      	nop
 8008640:	e000      	b.n	8008644 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008642:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008644:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008648:	2b00      	cmp	r3, #0
 800864a:	d10b      	bne.n	8008664 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800864c:	4ba1      	ldr	r3, [pc, #644]	@ (80088d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800864e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008650:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8008654:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008658:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800865c:	4a9d      	ldr	r2, [pc, #628]	@ (80088d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800865e:	430b      	orrs	r3, r1
 8008660:	6593      	str	r3, [r2, #88]	@ 0x58
 8008662:	e003      	b.n	800866c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008664:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008668:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800866c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008674:	f002 0308 	and.w	r3, r2, #8
 8008678:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800867c:	2300      	movs	r3, #0
 800867e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008682:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008686:	460b      	mov	r3, r1
 8008688:	4313      	orrs	r3, r2
 800868a:	d01e      	beq.n	80086ca <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800868c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008690:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008694:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008698:	d10c      	bne.n	80086b4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800869a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800869e:	3328      	adds	r3, #40	@ 0x28
 80086a0:	2102      	movs	r1, #2
 80086a2:	4618      	mov	r0, r3
 80086a4:	f000 fb96 	bl	8008dd4 <RCCEx_PLL3_Config>
 80086a8:	4603      	mov	r3, r0
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d002      	beq.n	80086b4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80086ae:	2301      	movs	r3, #1
 80086b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80086b4:	4b87      	ldr	r3, [pc, #540]	@ (80088d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80086b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086b8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80086bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80086c4:	4a83      	ldr	r2, [pc, #524]	@ (80088d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80086c6:	430b      	orrs	r3, r1
 80086c8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80086ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086d2:	f002 0310 	and.w	r3, r2, #16
 80086d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80086da:	2300      	movs	r3, #0
 80086dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80086e0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80086e4:	460b      	mov	r3, r1
 80086e6:	4313      	orrs	r3, r2
 80086e8:	d01e      	beq.n	8008728 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80086ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80086f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80086f6:	d10c      	bne.n	8008712 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80086f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086fc:	3328      	adds	r3, #40	@ 0x28
 80086fe:	2102      	movs	r1, #2
 8008700:	4618      	mov	r0, r3
 8008702:	f000 fb67 	bl	8008dd4 <RCCEx_PLL3_Config>
 8008706:	4603      	mov	r3, r0
 8008708:	2b00      	cmp	r3, #0
 800870a:	d002      	beq.n	8008712 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800870c:	2301      	movs	r3, #1
 800870e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008712:	4b70      	ldr	r3, [pc, #448]	@ (80088d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008714:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008716:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800871a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800871e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008722:	4a6c      	ldr	r2, [pc, #432]	@ (80088d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008724:	430b      	orrs	r3, r1
 8008726:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008728:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800872c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008730:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8008734:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008738:	2300      	movs	r3, #0
 800873a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800873e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8008742:	460b      	mov	r3, r1
 8008744:	4313      	orrs	r3, r2
 8008746:	d03e      	beq.n	80087c6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8008748:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800874c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008750:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008754:	d022      	beq.n	800879c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8008756:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800875a:	d81b      	bhi.n	8008794 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800875c:	2b00      	cmp	r3, #0
 800875e:	d003      	beq.n	8008768 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8008760:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008764:	d00b      	beq.n	800877e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8008766:	e015      	b.n	8008794 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008768:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800876c:	3308      	adds	r3, #8
 800876e:	2100      	movs	r1, #0
 8008770:	4618      	mov	r0, r3
 8008772:	f000 fa7d 	bl	8008c70 <RCCEx_PLL2_Config>
 8008776:	4603      	mov	r3, r0
 8008778:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800877c:	e00f      	b.n	800879e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800877e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008782:	3328      	adds	r3, #40	@ 0x28
 8008784:	2102      	movs	r1, #2
 8008786:	4618      	mov	r0, r3
 8008788:	f000 fb24 	bl	8008dd4 <RCCEx_PLL3_Config>
 800878c:	4603      	mov	r3, r0
 800878e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008792:	e004      	b.n	800879e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008794:	2301      	movs	r3, #1
 8008796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800879a:	e000      	b.n	800879e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800879c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800879e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d10b      	bne.n	80087be <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80087a6:	4b4b      	ldr	r3, [pc, #300]	@ (80088d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80087a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087aa:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80087ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087b2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80087b6:	4a47      	ldr	r2, [pc, #284]	@ (80088d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80087b8:	430b      	orrs	r3, r1
 80087ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80087bc:	e003      	b.n	80087c6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80087c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80087c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087ce:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80087d2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80087d4:	2300      	movs	r3, #0
 80087d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80087d8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80087dc:	460b      	mov	r3, r1
 80087de:	4313      	orrs	r3, r2
 80087e0:	d03b      	beq.n	800885a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80087e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087ea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80087ee:	d01f      	beq.n	8008830 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80087f0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80087f4:	d818      	bhi.n	8008828 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80087f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80087fa:	d003      	beq.n	8008804 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80087fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008800:	d007      	beq.n	8008812 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8008802:	e011      	b.n	8008828 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008804:	4b33      	ldr	r3, [pc, #204]	@ (80088d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008808:	4a32      	ldr	r2, [pc, #200]	@ (80088d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800880a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800880e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8008810:	e00f      	b.n	8008832 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008816:	3328      	adds	r3, #40	@ 0x28
 8008818:	2101      	movs	r1, #1
 800881a:	4618      	mov	r0, r3
 800881c:	f000 fada 	bl	8008dd4 <RCCEx_PLL3_Config>
 8008820:	4603      	mov	r3, r0
 8008822:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8008826:	e004      	b.n	8008832 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008828:	2301      	movs	r3, #1
 800882a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800882e:	e000      	b.n	8008832 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8008830:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008832:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008836:	2b00      	cmp	r3, #0
 8008838:	d10b      	bne.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800883a:	4b26      	ldr	r3, [pc, #152]	@ (80088d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800883c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800883e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008842:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800884a:	4a22      	ldr	r2, [pc, #136]	@ (80088d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800884c:	430b      	orrs	r3, r1
 800884e:	6553      	str	r3, [r2, #84]	@ 0x54
 8008850:	e003      	b.n	800885a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008852:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008856:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800885a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800885e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008862:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8008866:	673b      	str	r3, [r7, #112]	@ 0x70
 8008868:	2300      	movs	r3, #0
 800886a:	677b      	str	r3, [r7, #116]	@ 0x74
 800886c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008870:	460b      	mov	r3, r1
 8008872:	4313      	orrs	r3, r2
 8008874:	d034      	beq.n	80088e0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8008876:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800887a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800887c:	2b00      	cmp	r3, #0
 800887e:	d003      	beq.n	8008888 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8008880:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008884:	d007      	beq.n	8008896 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8008886:	e011      	b.n	80088ac <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008888:	4b12      	ldr	r3, [pc, #72]	@ (80088d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800888a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800888c:	4a11      	ldr	r2, [pc, #68]	@ (80088d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800888e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008892:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008894:	e00e      	b.n	80088b4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008896:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800889a:	3308      	adds	r3, #8
 800889c:	2102      	movs	r1, #2
 800889e:	4618      	mov	r0, r3
 80088a0:	f000 f9e6 	bl	8008c70 <RCCEx_PLL2_Config>
 80088a4:	4603      	mov	r3, r0
 80088a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80088aa:	e003      	b.n	80088b4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80088ac:	2301      	movs	r3, #1
 80088ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80088b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80088b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d10d      	bne.n	80088d8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80088bc:	4b05      	ldr	r3, [pc, #20]	@ (80088d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80088be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80088c0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80088c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088ca:	4a02      	ldr	r2, [pc, #8]	@ (80088d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80088cc:	430b      	orrs	r3, r1
 80088ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80088d0:	e006      	b.n	80088e0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80088d2:	bf00      	nop
 80088d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80088dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80088e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088e8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80088ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80088ee:	2300      	movs	r3, #0
 80088f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80088f2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80088f6:	460b      	mov	r3, r1
 80088f8:	4313      	orrs	r3, r2
 80088fa:	d00c      	beq.n	8008916 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80088fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008900:	3328      	adds	r3, #40	@ 0x28
 8008902:	2102      	movs	r1, #2
 8008904:	4618      	mov	r0, r3
 8008906:	f000 fa65 	bl	8008dd4 <RCCEx_PLL3_Config>
 800890a:	4603      	mov	r3, r0
 800890c:	2b00      	cmp	r3, #0
 800890e:	d002      	beq.n	8008916 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8008910:	2301      	movs	r3, #1
 8008912:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008916:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800891a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800891e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8008922:	663b      	str	r3, [r7, #96]	@ 0x60
 8008924:	2300      	movs	r3, #0
 8008926:	667b      	str	r3, [r7, #100]	@ 0x64
 8008928:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800892c:	460b      	mov	r3, r1
 800892e:	4313      	orrs	r3, r2
 8008930:	d038      	beq.n	80089a4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8008932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008936:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800893a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800893e:	d018      	beq.n	8008972 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8008940:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008944:	d811      	bhi.n	800896a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008946:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800894a:	d014      	beq.n	8008976 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800894c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008950:	d80b      	bhi.n	800896a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008952:	2b00      	cmp	r3, #0
 8008954:	d011      	beq.n	800897a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8008956:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800895a:	d106      	bne.n	800896a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800895c:	4bc3      	ldr	r3, [pc, #780]	@ (8008c6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800895e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008960:	4ac2      	ldr	r2, [pc, #776]	@ (8008c6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008962:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008966:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8008968:	e008      	b.n	800897c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800896a:	2301      	movs	r3, #1
 800896c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008970:	e004      	b.n	800897c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008972:	bf00      	nop
 8008974:	e002      	b.n	800897c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008976:	bf00      	nop
 8008978:	e000      	b.n	800897c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800897a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800897c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008980:	2b00      	cmp	r3, #0
 8008982:	d10b      	bne.n	800899c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008984:	4bb9      	ldr	r3, [pc, #740]	@ (8008c6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008986:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008988:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800898c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008990:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008994:	4ab5      	ldr	r2, [pc, #724]	@ (8008c6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008996:	430b      	orrs	r3, r1
 8008998:	6553      	str	r3, [r2, #84]	@ 0x54
 800899a:	e003      	b.n	80089a4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800899c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80089a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80089a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ac:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80089b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80089b2:	2300      	movs	r3, #0
 80089b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80089b6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80089ba:	460b      	mov	r3, r1
 80089bc:	4313      	orrs	r3, r2
 80089be:	d009      	beq.n	80089d4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80089c0:	4baa      	ldr	r3, [pc, #680]	@ (8008c6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80089c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089c4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80089c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80089ce:	4aa7      	ldr	r2, [pc, #668]	@ (8008c6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80089d0:	430b      	orrs	r3, r1
 80089d2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80089d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089dc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80089e0:	653b      	str	r3, [r7, #80]	@ 0x50
 80089e2:	2300      	movs	r3, #0
 80089e4:	657b      	str	r3, [r7, #84]	@ 0x54
 80089e6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80089ea:	460b      	mov	r3, r1
 80089ec:	4313      	orrs	r3, r2
 80089ee:	d00a      	beq.n	8008a06 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80089f0:	4b9e      	ldr	r3, [pc, #632]	@ (8008c6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80089f2:	691b      	ldr	r3, [r3, #16]
 80089f4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80089f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089fc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008a00:	4a9a      	ldr	r2, [pc, #616]	@ (8008c6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a02:	430b      	orrs	r3, r1
 8008a04:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008a06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a0e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008a12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a14:	2300      	movs	r3, #0
 8008a16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a18:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008a1c:	460b      	mov	r3, r1
 8008a1e:	4313      	orrs	r3, r2
 8008a20:	d009      	beq.n	8008a36 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008a22:	4b92      	ldr	r3, [pc, #584]	@ (8008c6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a26:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8008a2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a30:	4a8e      	ldr	r2, [pc, #568]	@ (8008c6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a32:	430b      	orrs	r3, r1
 8008a34:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a3e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008a42:	643b      	str	r3, [r7, #64]	@ 0x40
 8008a44:	2300      	movs	r3, #0
 8008a46:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a48:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008a4c:	460b      	mov	r3, r1
 8008a4e:	4313      	orrs	r3, r2
 8008a50:	d00e      	beq.n	8008a70 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008a52:	4b86      	ldr	r3, [pc, #536]	@ (8008c6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a54:	691b      	ldr	r3, [r3, #16]
 8008a56:	4a85      	ldr	r2, [pc, #532]	@ (8008c6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a58:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008a5c:	6113      	str	r3, [r2, #16]
 8008a5e:	4b83      	ldr	r3, [pc, #524]	@ (8008c6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a60:	6919      	ldr	r1, [r3, #16]
 8008a62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a66:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008a6a:	4a80      	ldr	r2, [pc, #512]	@ (8008c6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a6c:	430b      	orrs	r3, r1
 8008a6e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008a70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a78:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8008a7c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008a7e:	2300      	movs	r3, #0
 8008a80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a82:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008a86:	460b      	mov	r3, r1
 8008a88:	4313      	orrs	r3, r2
 8008a8a:	d009      	beq.n	8008aa0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008a8c:	4b77      	ldr	r3, [pc, #476]	@ (8008c6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a90:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008a94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a9a:	4a74      	ldr	r2, [pc, #464]	@ (8008c6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a9c:	430b      	orrs	r3, r1
 8008a9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008aa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aa8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008aac:	633b      	str	r3, [r7, #48]	@ 0x30
 8008aae:	2300      	movs	r3, #0
 8008ab0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ab2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008ab6:	460b      	mov	r3, r1
 8008ab8:	4313      	orrs	r3, r2
 8008aba:	d00a      	beq.n	8008ad2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008abc:	4b6b      	ldr	r3, [pc, #428]	@ (8008c6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008abe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ac0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008ac4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ac8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008acc:	4a67      	ldr	r2, [pc, #412]	@ (8008c6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008ace:	430b      	orrs	r3, r1
 8008ad0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ada:	2100      	movs	r1, #0
 8008adc:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008ade:	f003 0301 	and.w	r3, r3, #1
 8008ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ae4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008ae8:	460b      	mov	r3, r1
 8008aea:	4313      	orrs	r3, r2
 8008aec:	d011      	beq.n	8008b12 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008aee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008af2:	3308      	adds	r3, #8
 8008af4:	2100      	movs	r1, #0
 8008af6:	4618      	mov	r0, r3
 8008af8:	f000 f8ba 	bl	8008c70 <RCCEx_PLL2_Config>
 8008afc:	4603      	mov	r3, r0
 8008afe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008b02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d003      	beq.n	8008b12 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b1a:	2100      	movs	r1, #0
 8008b1c:	6239      	str	r1, [r7, #32]
 8008b1e:	f003 0302 	and.w	r3, r3, #2
 8008b22:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b24:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008b28:	460b      	mov	r3, r1
 8008b2a:	4313      	orrs	r3, r2
 8008b2c:	d011      	beq.n	8008b52 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008b2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b32:	3308      	adds	r3, #8
 8008b34:	2101      	movs	r1, #1
 8008b36:	4618      	mov	r0, r3
 8008b38:	f000 f89a 	bl	8008c70 <RCCEx_PLL2_Config>
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008b42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d003      	beq.n	8008b52 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008b52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b5a:	2100      	movs	r1, #0
 8008b5c:	61b9      	str	r1, [r7, #24]
 8008b5e:	f003 0304 	and.w	r3, r3, #4
 8008b62:	61fb      	str	r3, [r7, #28]
 8008b64:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008b68:	460b      	mov	r3, r1
 8008b6a:	4313      	orrs	r3, r2
 8008b6c:	d011      	beq.n	8008b92 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008b6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b72:	3308      	adds	r3, #8
 8008b74:	2102      	movs	r1, #2
 8008b76:	4618      	mov	r0, r3
 8008b78:	f000 f87a 	bl	8008c70 <RCCEx_PLL2_Config>
 8008b7c:	4603      	mov	r3, r0
 8008b7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008b82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d003      	beq.n	8008b92 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b9a:	2100      	movs	r1, #0
 8008b9c:	6139      	str	r1, [r7, #16]
 8008b9e:	f003 0308 	and.w	r3, r3, #8
 8008ba2:	617b      	str	r3, [r7, #20]
 8008ba4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008ba8:	460b      	mov	r3, r1
 8008baa:	4313      	orrs	r3, r2
 8008bac:	d011      	beq.n	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008bae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bb2:	3328      	adds	r3, #40	@ 0x28
 8008bb4:	2100      	movs	r1, #0
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	f000 f90c 	bl	8008dd4 <RCCEx_PLL3_Config>
 8008bbc:	4603      	mov	r3, r0
 8008bbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8008bc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d003      	beq.n	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008bca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008bce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bda:	2100      	movs	r1, #0
 8008bdc:	60b9      	str	r1, [r7, #8]
 8008bde:	f003 0310 	and.w	r3, r3, #16
 8008be2:	60fb      	str	r3, [r7, #12]
 8008be4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008be8:	460b      	mov	r3, r1
 8008bea:	4313      	orrs	r3, r2
 8008bec:	d011      	beq.n	8008c12 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008bee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bf2:	3328      	adds	r3, #40	@ 0x28
 8008bf4:	2101      	movs	r1, #1
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	f000 f8ec 	bl	8008dd4 <RCCEx_PLL3_Config>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008c02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d003      	beq.n	8008c12 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008c12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c1a:	2100      	movs	r1, #0
 8008c1c:	6039      	str	r1, [r7, #0]
 8008c1e:	f003 0320 	and.w	r3, r3, #32
 8008c22:	607b      	str	r3, [r7, #4]
 8008c24:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008c28:	460b      	mov	r3, r1
 8008c2a:	4313      	orrs	r3, r2
 8008c2c:	d011      	beq.n	8008c52 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008c2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c32:	3328      	adds	r3, #40	@ 0x28
 8008c34:	2102      	movs	r1, #2
 8008c36:	4618      	mov	r0, r3
 8008c38:	f000 f8cc 	bl	8008dd4 <RCCEx_PLL3_Config>
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008c42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d003      	beq.n	8008c52 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8008c52:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d101      	bne.n	8008c5e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	e000      	b.n	8008c60 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8008c5e:	2301      	movs	r3, #1
}
 8008c60:	4618      	mov	r0, r3
 8008c62:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8008c66:	46bd      	mov	sp, r7
 8008c68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008c6c:	58024400 	.word	0x58024400

08008c70 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b084      	sub	sp, #16
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
 8008c78:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008c7e:	4b53      	ldr	r3, [pc, #332]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c82:	f003 0303 	and.w	r3, r3, #3
 8008c86:	2b03      	cmp	r3, #3
 8008c88:	d101      	bne.n	8008c8e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008c8a:	2301      	movs	r3, #1
 8008c8c:	e099      	b.n	8008dc2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008c8e:	4b4f      	ldr	r3, [pc, #316]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	4a4e      	ldr	r2, [pc, #312]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008c94:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008c98:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c9a:	f7fb fbd1 	bl	8004440 <HAL_GetTick>
 8008c9e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008ca0:	e008      	b.n	8008cb4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008ca2:	f7fb fbcd 	bl	8004440 <HAL_GetTick>
 8008ca6:	4602      	mov	r2, r0
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	1ad3      	subs	r3, r2, r3
 8008cac:	2b02      	cmp	r3, #2
 8008cae:	d901      	bls.n	8008cb4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008cb0:	2303      	movs	r3, #3
 8008cb2:	e086      	b.n	8008dc2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008cb4:	4b45      	ldr	r3, [pc, #276]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d1f0      	bne.n	8008ca2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008cc0:	4b42      	ldr	r3, [pc, #264]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cc4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	031b      	lsls	r3, r3, #12
 8008cce:	493f      	ldr	r1, [pc, #252]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008cd0:	4313      	orrs	r3, r2
 8008cd2:	628b      	str	r3, [r1, #40]	@ 0x28
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	3b01      	subs	r3, #1
 8008cda:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	689b      	ldr	r3, [r3, #8]
 8008ce2:	3b01      	subs	r3, #1
 8008ce4:	025b      	lsls	r3, r3, #9
 8008ce6:	b29b      	uxth	r3, r3
 8008ce8:	431a      	orrs	r2, r3
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	68db      	ldr	r3, [r3, #12]
 8008cee:	3b01      	subs	r3, #1
 8008cf0:	041b      	lsls	r3, r3, #16
 8008cf2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008cf6:	431a      	orrs	r2, r3
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	691b      	ldr	r3, [r3, #16]
 8008cfc:	3b01      	subs	r3, #1
 8008cfe:	061b      	lsls	r3, r3, #24
 8008d00:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008d04:	4931      	ldr	r1, [pc, #196]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008d06:	4313      	orrs	r3, r2
 8008d08:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008d0a:	4b30      	ldr	r3, [pc, #192]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d0e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	695b      	ldr	r3, [r3, #20]
 8008d16:	492d      	ldr	r1, [pc, #180]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008d1c:	4b2b      	ldr	r3, [pc, #172]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d20:	f023 0220 	bic.w	r2, r3, #32
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	699b      	ldr	r3, [r3, #24]
 8008d28:	4928      	ldr	r1, [pc, #160]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008d2a:	4313      	orrs	r3, r2
 8008d2c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008d2e:	4b27      	ldr	r3, [pc, #156]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d32:	4a26      	ldr	r2, [pc, #152]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008d34:	f023 0310 	bic.w	r3, r3, #16
 8008d38:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008d3a:	4b24      	ldr	r3, [pc, #144]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008d3c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008d3e:	4b24      	ldr	r3, [pc, #144]	@ (8008dd0 <RCCEx_PLL2_Config+0x160>)
 8008d40:	4013      	ands	r3, r2
 8008d42:	687a      	ldr	r2, [r7, #4]
 8008d44:	69d2      	ldr	r2, [r2, #28]
 8008d46:	00d2      	lsls	r2, r2, #3
 8008d48:	4920      	ldr	r1, [pc, #128]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008d4a:	4313      	orrs	r3, r2
 8008d4c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008d4e:	4b1f      	ldr	r3, [pc, #124]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d52:	4a1e      	ldr	r2, [pc, #120]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008d54:	f043 0310 	orr.w	r3, r3, #16
 8008d58:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d106      	bne.n	8008d6e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008d60:	4b1a      	ldr	r3, [pc, #104]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d64:	4a19      	ldr	r2, [pc, #100]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008d66:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008d6a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008d6c:	e00f      	b.n	8008d8e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	2b01      	cmp	r3, #1
 8008d72:	d106      	bne.n	8008d82 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008d74:	4b15      	ldr	r3, [pc, #84]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d78:	4a14      	ldr	r2, [pc, #80]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008d7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008d7e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008d80:	e005      	b.n	8008d8e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008d82:	4b12      	ldr	r3, [pc, #72]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d86:	4a11      	ldr	r2, [pc, #68]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008d88:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008d8c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008d8e:	4b0f      	ldr	r3, [pc, #60]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	4a0e      	ldr	r2, [pc, #56]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008d94:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008d98:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008d9a:	f7fb fb51 	bl	8004440 <HAL_GetTick>
 8008d9e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008da0:	e008      	b.n	8008db4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008da2:	f7fb fb4d 	bl	8004440 <HAL_GetTick>
 8008da6:	4602      	mov	r2, r0
 8008da8:	68bb      	ldr	r3, [r7, #8]
 8008daa:	1ad3      	subs	r3, r2, r3
 8008dac:	2b02      	cmp	r3, #2
 8008dae:	d901      	bls.n	8008db4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008db0:	2303      	movs	r3, #3
 8008db2:	e006      	b.n	8008dc2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008db4:	4b05      	ldr	r3, [pc, #20]	@ (8008dcc <RCCEx_PLL2_Config+0x15c>)
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d0f0      	beq.n	8008da2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	3710      	adds	r7, #16
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}
 8008dca:	bf00      	nop
 8008dcc:	58024400 	.word	0x58024400
 8008dd0:	ffff0007 	.word	0xffff0007

08008dd4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b084      	sub	sp, #16
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
 8008ddc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008dde:	2300      	movs	r3, #0
 8008de0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008de2:	4b53      	ldr	r3, [pc, #332]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008de6:	f003 0303 	and.w	r3, r3, #3
 8008dea:	2b03      	cmp	r3, #3
 8008dec:	d101      	bne.n	8008df2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008dee:	2301      	movs	r3, #1
 8008df0:	e099      	b.n	8008f26 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008df2:	4b4f      	ldr	r3, [pc, #316]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	4a4e      	ldr	r2, [pc, #312]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008df8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008dfc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008dfe:	f7fb fb1f 	bl	8004440 <HAL_GetTick>
 8008e02:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008e04:	e008      	b.n	8008e18 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008e06:	f7fb fb1b 	bl	8004440 <HAL_GetTick>
 8008e0a:	4602      	mov	r2, r0
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	1ad3      	subs	r3, r2, r3
 8008e10:	2b02      	cmp	r3, #2
 8008e12:	d901      	bls.n	8008e18 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008e14:	2303      	movs	r3, #3
 8008e16:	e086      	b.n	8008f26 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008e18:	4b45      	ldr	r3, [pc, #276]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d1f0      	bne.n	8008e06 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008e24:	4b42      	ldr	r3, [pc, #264]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e28:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	051b      	lsls	r3, r3, #20
 8008e32:	493f      	ldr	r1, [pc, #252]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008e34:	4313      	orrs	r3, r2
 8008e36:	628b      	str	r3, [r1, #40]	@ 0x28
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	685b      	ldr	r3, [r3, #4]
 8008e3c:	3b01      	subs	r3, #1
 8008e3e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	689b      	ldr	r3, [r3, #8]
 8008e46:	3b01      	subs	r3, #1
 8008e48:	025b      	lsls	r3, r3, #9
 8008e4a:	b29b      	uxth	r3, r3
 8008e4c:	431a      	orrs	r2, r3
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	68db      	ldr	r3, [r3, #12]
 8008e52:	3b01      	subs	r3, #1
 8008e54:	041b      	lsls	r3, r3, #16
 8008e56:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008e5a:	431a      	orrs	r2, r3
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	691b      	ldr	r3, [r3, #16]
 8008e60:	3b01      	subs	r3, #1
 8008e62:	061b      	lsls	r3, r3, #24
 8008e64:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008e68:	4931      	ldr	r1, [pc, #196]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008e6a:	4313      	orrs	r3, r2
 8008e6c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008e6e:	4b30      	ldr	r3, [pc, #192]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008e70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e72:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	695b      	ldr	r3, [r3, #20]
 8008e7a:	492d      	ldr	r1, [pc, #180]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008e7c:	4313      	orrs	r3, r2
 8008e7e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008e80:	4b2b      	ldr	r3, [pc, #172]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e84:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	699b      	ldr	r3, [r3, #24]
 8008e8c:	4928      	ldr	r1, [pc, #160]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008e92:	4b27      	ldr	r3, [pc, #156]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e96:	4a26      	ldr	r2, [pc, #152]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008e98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008e9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008e9e:	4b24      	ldr	r3, [pc, #144]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008ea0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ea2:	4b24      	ldr	r3, [pc, #144]	@ (8008f34 <RCCEx_PLL3_Config+0x160>)
 8008ea4:	4013      	ands	r3, r2
 8008ea6:	687a      	ldr	r2, [r7, #4]
 8008ea8:	69d2      	ldr	r2, [r2, #28]
 8008eaa:	00d2      	lsls	r2, r2, #3
 8008eac:	4920      	ldr	r1, [pc, #128]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008eae:	4313      	orrs	r3, r2
 8008eb0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008eb2:	4b1f      	ldr	r3, [pc, #124]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eb6:	4a1e      	ldr	r2, [pc, #120]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008eb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008ebc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d106      	bne.n	8008ed2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008ec4:	4b1a      	ldr	r3, [pc, #104]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ec8:	4a19      	ldr	r2, [pc, #100]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008eca:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008ece:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008ed0:	e00f      	b.n	8008ef2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	2b01      	cmp	r3, #1
 8008ed6:	d106      	bne.n	8008ee6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008ed8:	4b15      	ldr	r3, [pc, #84]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008edc:	4a14      	ldr	r2, [pc, #80]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008ede:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008ee2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008ee4:	e005      	b.n	8008ef2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008ee6:	4b12      	ldr	r3, [pc, #72]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eea:	4a11      	ldr	r2, [pc, #68]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008eec:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008ef0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008ef2:	4b0f      	ldr	r3, [pc, #60]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	4a0e      	ldr	r2, [pc, #56]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008ef8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008efc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008efe:	f7fb fa9f 	bl	8004440 <HAL_GetTick>
 8008f02:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008f04:	e008      	b.n	8008f18 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008f06:	f7fb fa9b 	bl	8004440 <HAL_GetTick>
 8008f0a:	4602      	mov	r2, r0
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	1ad3      	subs	r3, r2, r3
 8008f10:	2b02      	cmp	r3, #2
 8008f12:	d901      	bls.n	8008f18 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008f14:	2303      	movs	r3, #3
 8008f16:	e006      	b.n	8008f26 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008f18:	4b05      	ldr	r3, [pc, #20]	@ (8008f30 <RCCEx_PLL3_Config+0x15c>)
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d0f0      	beq.n	8008f06 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008f24:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	3710      	adds	r7, #16
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}
 8008f2e:	bf00      	nop
 8008f30:	58024400 	.word	0x58024400
 8008f34:	ffff0007 	.word	0xffff0007

08008f38 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b082      	sub	sp, #8
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
 8008f40:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d101      	bne.n	8008f4c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8008f48:	2301      	movs	r3, #1
 8008f4a:	e02b      	b.n	8008fa4 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8008f52:	b2db      	uxtb	r3, r3
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d106      	bne.n	8008f66 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8008f60:	6878      	ldr	r0, [r7, #4]
 8008f62:	f000 f825 	bl	8008fb0 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2202      	movs	r2, #2
 8008f6a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681a      	ldr	r2, [r3, #0]
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	3304      	adds	r3, #4
 8008f76:	4619      	mov	r1, r3
 8008f78:	4610      	mov	r0, r2
 8008f7a:	f000 fca9 	bl	80098d0 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6818      	ldr	r0, [r3, #0]
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	685b      	ldr	r3, [r3, #4]
 8008f86:	461a      	mov	r2, r3
 8008f88:	6839      	ldr	r1, [r7, #0]
 8008f8a:	f000 fcfd 	bl	8009988 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 8008f8e:	4b07      	ldr	r3, [pc, #28]	@ (8008fac <HAL_SDRAM_Init+0x74>)
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	4a06      	ldr	r2, [pc, #24]	@ (8008fac <HAL_SDRAM_Init+0x74>)
 8008f94:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008f98:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2201      	movs	r2, #1
 8008f9e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8008fa2:	2300      	movs	r3, #0
}
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	3708      	adds	r7, #8
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	bd80      	pop	{r7, pc}
 8008fac:	52004000 	.word	0x52004000

08008fb0 <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b083      	sub	sp, #12
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  UNUSED(hsdram);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */
}
 8008fb8:	bf00      	nop
 8008fba:	370c      	adds	r7, #12
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc2:	4770      	bx	lr

08008fc4 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b086      	sub	sp, #24
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	60f8      	str	r0, [r7, #12]
 8008fcc:	60b9      	str	r1, [r7, #8]
 8008fce:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8008fd6:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8008fd8:	7dfb      	ldrb	r3, [r7, #23]
 8008fda:	2b02      	cmp	r3, #2
 8008fdc:	d101      	bne.n	8008fe2 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8008fde:	2302      	movs	r3, #2
 8008fe0:	e021      	b.n	8009026 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8008fe2:	7dfb      	ldrb	r3, [r7, #23]
 8008fe4:	2b01      	cmp	r3, #1
 8008fe6:	d002      	beq.n	8008fee <HAL_SDRAM_SendCommand+0x2a>
 8008fe8:	7dfb      	ldrb	r3, [r7, #23]
 8008fea:	2b05      	cmp	r3, #5
 8008fec:	d118      	bne.n	8009020 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	2202      	movs	r2, #2
 8008ff2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	687a      	ldr	r2, [r7, #4]
 8008ffc:	68b9      	ldr	r1, [r7, #8]
 8008ffe:	4618      	mov	r0, r3
 8009000:	f000 fd2c 	bl	8009a5c <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	2b02      	cmp	r3, #2
 800900a:	d104      	bne.n	8009016 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2205      	movs	r2, #5
 8009010:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8009014:	e006      	b.n	8009024 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	2201      	movs	r2, #1
 800901a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800901e:	e001      	b.n	8009024 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8009020:	2301      	movs	r3, #1
 8009022:	e000      	b.n	8009026 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8009024:	2300      	movs	r3, #0
}
 8009026:	4618      	mov	r0, r3
 8009028:	3718      	adds	r7, #24
 800902a:	46bd      	mov	sp, r7
 800902c:	bd80      	pop	{r7, pc}

0800902e <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800902e:	b580      	push	{r7, lr}
 8009030:	b082      	sub	sp, #8
 8009032:	af00      	add	r7, sp, #0
 8009034:	6078      	str	r0, [r7, #4]
 8009036:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800903e:	b2db      	uxtb	r3, r3
 8009040:	2b02      	cmp	r3, #2
 8009042:	d101      	bne.n	8009048 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8009044:	2302      	movs	r3, #2
 8009046:	e016      	b.n	8009076 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800904e:	b2db      	uxtb	r3, r3
 8009050:	2b01      	cmp	r3, #1
 8009052:	d10f      	bne.n	8009074 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2202      	movs	r2, #2
 8009058:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	6839      	ldr	r1, [r7, #0]
 8009062:	4618      	mov	r0, r3
 8009064:	f000 fd1e 	bl	8009aa4 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2201      	movs	r2, #1
 800906c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8009070:	2300      	movs	r3, #0
 8009072:	e000      	b.n	8009076 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8009074:	2301      	movs	r3, #1
}
 8009076:	4618      	mov	r0, r3
 8009078:	3708      	adds	r7, #8
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}

0800907e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800907e:	b580      	push	{r7, lr}
 8009080:	b082      	sub	sp, #8
 8009082:	af00      	add	r7, sp, #0
 8009084:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d101      	bne.n	8009090 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800908c:	2301      	movs	r3, #1
 800908e:	e049      	b.n	8009124 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009096:	b2db      	uxtb	r3, r3
 8009098:	2b00      	cmp	r3, #0
 800909a:	d106      	bne.n	80090aa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2200      	movs	r2, #0
 80090a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80090a4:	6878      	ldr	r0, [r7, #4]
 80090a6:	f000 f841 	bl	800912c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	2202      	movs	r2, #2
 80090ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681a      	ldr	r2, [r3, #0]
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	3304      	adds	r3, #4
 80090ba:	4619      	mov	r1, r3
 80090bc:	4610      	mov	r0, r2
 80090be:	f000 fac5 	bl	800964c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	2201      	movs	r2, #1
 80090c6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2201      	movs	r2, #1
 80090ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2201      	movs	r2, #1
 80090d6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	2201      	movs	r2, #1
 80090de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2201      	movs	r2, #1
 80090e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2201      	movs	r2, #1
 80090ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2201      	movs	r2, #1
 80090f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2201      	movs	r2, #1
 80090fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2201      	movs	r2, #1
 8009106:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2201      	movs	r2, #1
 800910e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2201      	movs	r2, #1
 8009116:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2201      	movs	r2, #1
 800911e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009122:	2300      	movs	r3, #0
}
 8009124:	4618      	mov	r0, r3
 8009126:	3708      	adds	r7, #8
 8009128:	46bd      	mov	sp, r7
 800912a:	bd80      	pop	{r7, pc}

0800912c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800912c:	b480      	push	{r7}
 800912e:	b083      	sub	sp, #12
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8009134:	bf00      	nop
 8009136:	370c      	adds	r7, #12
 8009138:	46bd      	mov	sp, r7
 800913a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913e:	4770      	bx	lr

08009140 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009140:	b480      	push	{r7}
 8009142:	b085      	sub	sp, #20
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800914e:	b2db      	uxtb	r3, r3
 8009150:	2b01      	cmp	r3, #1
 8009152:	d001      	beq.n	8009158 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009154:	2301      	movs	r3, #1
 8009156:	e054      	b.n	8009202 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2202      	movs	r2, #2
 800915c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	68da      	ldr	r2, [r3, #12]
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	f042 0201 	orr.w	r2, r2, #1
 800916e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	4a26      	ldr	r2, [pc, #152]	@ (8009210 <HAL_TIM_Base_Start_IT+0xd0>)
 8009176:	4293      	cmp	r3, r2
 8009178:	d022      	beq.n	80091c0 <HAL_TIM_Base_Start_IT+0x80>
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009182:	d01d      	beq.n	80091c0 <HAL_TIM_Base_Start_IT+0x80>
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	4a22      	ldr	r2, [pc, #136]	@ (8009214 <HAL_TIM_Base_Start_IT+0xd4>)
 800918a:	4293      	cmp	r3, r2
 800918c:	d018      	beq.n	80091c0 <HAL_TIM_Base_Start_IT+0x80>
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	4a21      	ldr	r2, [pc, #132]	@ (8009218 <HAL_TIM_Base_Start_IT+0xd8>)
 8009194:	4293      	cmp	r3, r2
 8009196:	d013      	beq.n	80091c0 <HAL_TIM_Base_Start_IT+0x80>
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	4a1f      	ldr	r2, [pc, #124]	@ (800921c <HAL_TIM_Base_Start_IT+0xdc>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d00e      	beq.n	80091c0 <HAL_TIM_Base_Start_IT+0x80>
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	4a1e      	ldr	r2, [pc, #120]	@ (8009220 <HAL_TIM_Base_Start_IT+0xe0>)
 80091a8:	4293      	cmp	r3, r2
 80091aa:	d009      	beq.n	80091c0 <HAL_TIM_Base_Start_IT+0x80>
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4a1c      	ldr	r2, [pc, #112]	@ (8009224 <HAL_TIM_Base_Start_IT+0xe4>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d004      	beq.n	80091c0 <HAL_TIM_Base_Start_IT+0x80>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	4a1b      	ldr	r2, [pc, #108]	@ (8009228 <HAL_TIM_Base_Start_IT+0xe8>)
 80091bc:	4293      	cmp	r3, r2
 80091be:	d115      	bne.n	80091ec <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	689a      	ldr	r2, [r3, #8]
 80091c6:	4b19      	ldr	r3, [pc, #100]	@ (800922c <HAL_TIM_Base_Start_IT+0xec>)
 80091c8:	4013      	ands	r3, r2
 80091ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	2b06      	cmp	r3, #6
 80091d0:	d015      	beq.n	80091fe <HAL_TIM_Base_Start_IT+0xbe>
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091d8:	d011      	beq.n	80091fe <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	681a      	ldr	r2, [r3, #0]
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f042 0201 	orr.w	r2, r2, #1
 80091e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091ea:	e008      	b.n	80091fe <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	681a      	ldr	r2, [r3, #0]
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f042 0201 	orr.w	r2, r2, #1
 80091fa:	601a      	str	r2, [r3, #0]
 80091fc:	e000      	b.n	8009200 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091fe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009200:	2300      	movs	r3, #0
}
 8009202:	4618      	mov	r0, r3
 8009204:	3714      	adds	r7, #20
 8009206:	46bd      	mov	sp, r7
 8009208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920c:	4770      	bx	lr
 800920e:	bf00      	nop
 8009210:	40010000 	.word	0x40010000
 8009214:	40000400 	.word	0x40000400
 8009218:	40000800 	.word	0x40000800
 800921c:	40000c00 	.word	0x40000c00
 8009220:	40010400 	.word	0x40010400
 8009224:	40001800 	.word	0x40001800
 8009228:	40014000 	.word	0x40014000
 800922c:	00010007 	.word	0x00010007

08009230 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b082      	sub	sp, #8
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d101      	bne.n	8009242 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800923e:	2301      	movs	r3, #1
 8009240:	e049      	b.n	80092d6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009248:	b2db      	uxtb	r3, r3
 800924a:	2b00      	cmp	r3, #0
 800924c:	d106      	bne.n	800925c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	2200      	movs	r2, #0
 8009252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	f000 f89d 	bl	8009396 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2202      	movs	r2, #2
 8009260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681a      	ldr	r2, [r3, #0]
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	3304      	adds	r3, #4
 800926c:	4619      	mov	r1, r3
 800926e:	4610      	mov	r0, r2
 8009270:	f000 f9ec 	bl	800964c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2201      	movs	r2, #1
 8009278:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2201      	movs	r2, #1
 8009280:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2201      	movs	r2, #1
 8009288:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2201      	movs	r2, #1
 8009290:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2201      	movs	r2, #1
 8009298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2201      	movs	r2, #1
 80092a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2201      	movs	r2, #1
 80092a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2201      	movs	r2, #1
 80092b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2201      	movs	r2, #1
 80092b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2201      	movs	r2, #1
 80092c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2201      	movs	r2, #1
 80092c8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2201      	movs	r2, #1
 80092d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80092d4:	2300      	movs	r3, #0
}
 80092d6:	4618      	mov	r0, r3
 80092d8:	3708      	adds	r7, #8
 80092da:	46bd      	mov	sp, r7
 80092dc:	bd80      	pop	{r7, pc}

080092de <HAL_TIM_PWM_DeInit>:
  * @brief  DeInitializes the TIM peripheral
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)
{
 80092de:	b580      	push	{r7, lr}
 80092e0:	b082      	sub	sp, #8
 80092e2:	af00      	add	r7, sp, #0
 80092e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2202      	movs	r2, #2
 80092ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	6a1a      	ldr	r2, [r3, #32]
 80092f4:	f241 1311 	movw	r3, #4369	@ 0x1111
 80092f8:	4013      	ands	r3, r2
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d10f      	bne.n	800931e <HAL_TIM_PWM_DeInit+0x40>
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	6a1a      	ldr	r2, [r3, #32]
 8009304:	f240 4344 	movw	r3, #1092	@ 0x444
 8009308:	4013      	ands	r3, r2
 800930a:	2b00      	cmp	r3, #0
 800930c:	d107      	bne.n	800931e <HAL_TIM_PWM_DeInit+0x40>
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	681a      	ldr	r2, [r3, #0]
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f022 0201 	bic.w	r2, r2, #1
 800931c:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->PWM_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_PWM_MspDeInit(htim);
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	f000 f843 	bl	80093aa <HAL_TIM_PWM_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2200      	movs	r2, #0
 8009328:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	2200      	movs	r2, #0
 8009330:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	2200      	movs	r2, #0
 8009338:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2200      	movs	r2, #0
 8009340:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2200      	movs	r2, #0
 8009348:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2200      	movs	r2, #0
 8009350:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2200      	movs	r2, #0
 8009358:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2200      	movs	r2, #0
 8009360:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2200      	movs	r2, #0
 8009368:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2200      	movs	r2, #0
 8009370:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	2200      	movs	r2, #0
 8009378:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2200      	movs	r2, #0
 8009380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2200      	movs	r2, #0
 8009388:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800938c:	2300      	movs	r3, #0
}
 800938e:	4618      	mov	r0, r3
 8009390:	3708      	adds	r7, #8
 8009392:	46bd      	mov	sp, r7
 8009394:	bd80      	pop	{r7, pc}

08009396 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009396:	b480      	push	{r7}
 8009398:	b083      	sub	sp, #12
 800939a:	af00      	add	r7, sp, #0
 800939c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800939e:	bf00      	nop
 80093a0:	370c      	adds	r7, #12
 80093a2:	46bd      	mov	sp, r7
 80093a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a8:	4770      	bx	lr

080093aa <HAL_TIM_PWM_MspDeInit>:
  * @brief  DeInitializes TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)
{
 80093aa:	b480      	push	{r7}
 80093ac:	b083      	sub	sp, #12
 80093ae:	af00      	add	r7, sp, #0
 80093b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspDeInit could be implemented in the user file
   */
}
 80093b2:	bf00      	nop
 80093b4:	370c      	adds	r7, #12
 80093b6:	46bd      	mov	sp, r7
 80093b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093bc:	4770      	bx	lr

080093be <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80093be:	b580      	push	{r7, lr}
 80093c0:	b082      	sub	sp, #8
 80093c2:	af00      	add	r7, sp, #0
 80093c4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	691b      	ldr	r3, [r3, #16]
 80093cc:	f003 0302 	and.w	r3, r3, #2
 80093d0:	2b02      	cmp	r3, #2
 80093d2:	d122      	bne.n	800941a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	68db      	ldr	r3, [r3, #12]
 80093da:	f003 0302 	and.w	r3, r3, #2
 80093de:	2b02      	cmp	r3, #2
 80093e0:	d11b      	bne.n	800941a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	f06f 0202 	mvn.w	r2, #2
 80093ea:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2201      	movs	r2, #1
 80093f0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	699b      	ldr	r3, [r3, #24]
 80093f8:	f003 0303 	and.w	r3, r3, #3
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d003      	beq.n	8009408 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009400:	6878      	ldr	r0, [r7, #4]
 8009402:	f000 f905 	bl	8009610 <HAL_TIM_IC_CaptureCallback>
 8009406:	e005      	b.n	8009414 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	f000 f8f7 	bl	80095fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f000 f908 	bl	8009624 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2200      	movs	r2, #0
 8009418:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	691b      	ldr	r3, [r3, #16]
 8009420:	f003 0304 	and.w	r3, r3, #4
 8009424:	2b04      	cmp	r3, #4
 8009426:	d122      	bne.n	800946e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	68db      	ldr	r3, [r3, #12]
 800942e:	f003 0304 	and.w	r3, r3, #4
 8009432:	2b04      	cmp	r3, #4
 8009434:	d11b      	bne.n	800946e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f06f 0204 	mvn.w	r2, #4
 800943e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	2202      	movs	r2, #2
 8009444:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	699b      	ldr	r3, [r3, #24]
 800944c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009450:	2b00      	cmp	r3, #0
 8009452:	d003      	beq.n	800945c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	f000 f8db 	bl	8009610 <HAL_TIM_IC_CaptureCallback>
 800945a:	e005      	b.n	8009468 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800945c:	6878      	ldr	r0, [r7, #4]
 800945e:	f000 f8cd 	bl	80095fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009462:	6878      	ldr	r0, [r7, #4]
 8009464:	f000 f8de 	bl	8009624 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2200      	movs	r2, #0
 800946c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	691b      	ldr	r3, [r3, #16]
 8009474:	f003 0308 	and.w	r3, r3, #8
 8009478:	2b08      	cmp	r3, #8
 800947a:	d122      	bne.n	80094c2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	68db      	ldr	r3, [r3, #12]
 8009482:	f003 0308 	and.w	r3, r3, #8
 8009486:	2b08      	cmp	r3, #8
 8009488:	d11b      	bne.n	80094c2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f06f 0208 	mvn.w	r2, #8
 8009492:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2204      	movs	r2, #4
 8009498:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	69db      	ldr	r3, [r3, #28]
 80094a0:	f003 0303 	and.w	r3, r3, #3
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d003      	beq.n	80094b0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80094a8:	6878      	ldr	r0, [r7, #4]
 80094aa:	f000 f8b1 	bl	8009610 <HAL_TIM_IC_CaptureCallback>
 80094ae:	e005      	b.n	80094bc <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80094b0:	6878      	ldr	r0, [r7, #4]
 80094b2:	f000 f8a3 	bl	80095fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80094b6:	6878      	ldr	r0, [r7, #4]
 80094b8:	f000 f8b4 	bl	8009624 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2200      	movs	r2, #0
 80094c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	691b      	ldr	r3, [r3, #16]
 80094c8:	f003 0310 	and.w	r3, r3, #16
 80094cc:	2b10      	cmp	r3, #16
 80094ce:	d122      	bne.n	8009516 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	68db      	ldr	r3, [r3, #12]
 80094d6:	f003 0310 	and.w	r3, r3, #16
 80094da:	2b10      	cmp	r3, #16
 80094dc:	d11b      	bne.n	8009516 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	f06f 0210 	mvn.w	r2, #16
 80094e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	2208      	movs	r2, #8
 80094ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	69db      	ldr	r3, [r3, #28]
 80094f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d003      	beq.n	8009504 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80094fc:	6878      	ldr	r0, [r7, #4]
 80094fe:	f000 f887 	bl	8009610 <HAL_TIM_IC_CaptureCallback>
 8009502:	e005      	b.n	8009510 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009504:	6878      	ldr	r0, [r7, #4]
 8009506:	f000 f879 	bl	80095fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800950a:	6878      	ldr	r0, [r7, #4]
 800950c:	f000 f88a 	bl	8009624 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2200      	movs	r2, #0
 8009514:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	691b      	ldr	r3, [r3, #16]
 800951c:	f003 0301 	and.w	r3, r3, #1
 8009520:	2b01      	cmp	r3, #1
 8009522:	d10e      	bne.n	8009542 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	68db      	ldr	r3, [r3, #12]
 800952a:	f003 0301 	and.w	r3, r3, #1
 800952e:	2b01      	cmp	r3, #1
 8009530:	d107      	bne.n	8009542 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	f06f 0201 	mvn.w	r2, #1
 800953a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800953c:	6878      	ldr	r0, [r7, #4]
 800953e:	f000 f9b3 	bl	80098a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	691b      	ldr	r3, [r3, #16]
 8009548:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800954c:	2b80      	cmp	r3, #128	@ 0x80
 800954e:	d10e      	bne.n	800956e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	68db      	ldr	r3, [r3, #12]
 8009556:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800955a:	2b80      	cmp	r3, #128	@ 0x80
 800955c:	d107      	bne.n	800956e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8009566:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009568:	6878      	ldr	r0, [r7, #4]
 800956a:	f000 f913 	bl	8009794 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	691b      	ldr	r3, [r3, #16]
 8009574:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009578:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800957c:	d10e      	bne.n	800959c <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	68db      	ldr	r3, [r3, #12]
 8009584:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009588:	2b80      	cmp	r3, #128	@ 0x80
 800958a:	d107      	bne.n	800959c <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	f000 f906 	bl	80097a8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	691b      	ldr	r3, [r3, #16]
 80095a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095a6:	2b40      	cmp	r3, #64	@ 0x40
 80095a8:	d10e      	bne.n	80095c8 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	68db      	ldr	r3, [r3, #12]
 80095b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095b4:	2b40      	cmp	r3, #64	@ 0x40
 80095b6:	d107      	bne.n	80095c8 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80095c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80095c2:	6878      	ldr	r0, [r7, #4]
 80095c4:	f000 f838 	bl	8009638 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	691b      	ldr	r3, [r3, #16]
 80095ce:	f003 0320 	and.w	r3, r3, #32
 80095d2:	2b20      	cmp	r3, #32
 80095d4:	d10e      	bne.n	80095f4 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	68db      	ldr	r3, [r3, #12]
 80095dc:	f003 0320 	and.w	r3, r3, #32
 80095e0:	2b20      	cmp	r3, #32
 80095e2:	d107      	bne.n	80095f4 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	f06f 0220 	mvn.w	r2, #32
 80095ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80095ee:	6878      	ldr	r0, [r7, #4]
 80095f0:	f000 f8c6 	bl	8009780 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80095f4:	bf00      	nop
 80095f6:	3708      	adds	r7, #8
 80095f8:	46bd      	mov	sp, r7
 80095fa:	bd80      	pop	{r7, pc}

080095fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80095fc:	b480      	push	{r7}
 80095fe:	b083      	sub	sp, #12
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009604:	bf00      	nop
 8009606:	370c      	adds	r7, #12
 8009608:	46bd      	mov	sp, r7
 800960a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960e:	4770      	bx	lr

08009610 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009610:	b480      	push	{r7}
 8009612:	b083      	sub	sp, #12
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009618:	bf00      	nop
 800961a:	370c      	adds	r7, #12
 800961c:	46bd      	mov	sp, r7
 800961e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009622:	4770      	bx	lr

08009624 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009624:	b480      	push	{r7}
 8009626:	b083      	sub	sp, #12
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800962c:	bf00      	nop
 800962e:	370c      	adds	r7, #12
 8009630:	46bd      	mov	sp, r7
 8009632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009636:	4770      	bx	lr

08009638 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009638:	b480      	push	{r7}
 800963a:	b083      	sub	sp, #12
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009640:	bf00      	nop
 8009642:	370c      	adds	r7, #12
 8009644:	46bd      	mov	sp, r7
 8009646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964a:	4770      	bx	lr

0800964c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800964c:	b480      	push	{r7}
 800964e:	b085      	sub	sp, #20
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
 8009654:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	4a40      	ldr	r2, [pc, #256]	@ (8009760 <TIM_Base_SetConfig+0x114>)
 8009660:	4293      	cmp	r3, r2
 8009662:	d013      	beq.n	800968c <TIM_Base_SetConfig+0x40>
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800966a:	d00f      	beq.n	800968c <TIM_Base_SetConfig+0x40>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	4a3d      	ldr	r2, [pc, #244]	@ (8009764 <TIM_Base_SetConfig+0x118>)
 8009670:	4293      	cmp	r3, r2
 8009672:	d00b      	beq.n	800968c <TIM_Base_SetConfig+0x40>
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	4a3c      	ldr	r2, [pc, #240]	@ (8009768 <TIM_Base_SetConfig+0x11c>)
 8009678:	4293      	cmp	r3, r2
 800967a:	d007      	beq.n	800968c <TIM_Base_SetConfig+0x40>
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	4a3b      	ldr	r2, [pc, #236]	@ (800976c <TIM_Base_SetConfig+0x120>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d003      	beq.n	800968c <TIM_Base_SetConfig+0x40>
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	4a3a      	ldr	r2, [pc, #232]	@ (8009770 <TIM_Base_SetConfig+0x124>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d108      	bne.n	800969e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009692:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	685b      	ldr	r3, [r3, #4]
 8009698:	68fa      	ldr	r2, [r7, #12]
 800969a:	4313      	orrs	r3, r2
 800969c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	4a2f      	ldr	r2, [pc, #188]	@ (8009760 <TIM_Base_SetConfig+0x114>)
 80096a2:	4293      	cmp	r3, r2
 80096a4:	d01f      	beq.n	80096e6 <TIM_Base_SetConfig+0x9a>
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80096ac:	d01b      	beq.n	80096e6 <TIM_Base_SetConfig+0x9a>
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	4a2c      	ldr	r2, [pc, #176]	@ (8009764 <TIM_Base_SetConfig+0x118>)
 80096b2:	4293      	cmp	r3, r2
 80096b4:	d017      	beq.n	80096e6 <TIM_Base_SetConfig+0x9a>
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	4a2b      	ldr	r2, [pc, #172]	@ (8009768 <TIM_Base_SetConfig+0x11c>)
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d013      	beq.n	80096e6 <TIM_Base_SetConfig+0x9a>
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	4a2a      	ldr	r2, [pc, #168]	@ (800976c <TIM_Base_SetConfig+0x120>)
 80096c2:	4293      	cmp	r3, r2
 80096c4:	d00f      	beq.n	80096e6 <TIM_Base_SetConfig+0x9a>
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	4a29      	ldr	r2, [pc, #164]	@ (8009770 <TIM_Base_SetConfig+0x124>)
 80096ca:	4293      	cmp	r3, r2
 80096cc:	d00b      	beq.n	80096e6 <TIM_Base_SetConfig+0x9a>
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	4a28      	ldr	r2, [pc, #160]	@ (8009774 <TIM_Base_SetConfig+0x128>)
 80096d2:	4293      	cmp	r3, r2
 80096d4:	d007      	beq.n	80096e6 <TIM_Base_SetConfig+0x9a>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	4a27      	ldr	r2, [pc, #156]	@ (8009778 <TIM_Base_SetConfig+0x12c>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d003      	beq.n	80096e6 <TIM_Base_SetConfig+0x9a>
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	4a26      	ldr	r2, [pc, #152]	@ (800977c <TIM_Base_SetConfig+0x130>)
 80096e2:	4293      	cmp	r3, r2
 80096e4:	d108      	bne.n	80096f8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80096ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80096ee:	683b      	ldr	r3, [r7, #0]
 80096f0:	68db      	ldr	r3, [r3, #12]
 80096f2:	68fa      	ldr	r2, [r7, #12]
 80096f4:	4313      	orrs	r3, r2
 80096f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	695b      	ldr	r3, [r3, #20]
 8009702:	4313      	orrs	r3, r2
 8009704:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	68fa      	ldr	r2, [r7, #12]
 800970a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	689a      	ldr	r2, [r3, #8]
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009714:	683b      	ldr	r3, [r7, #0]
 8009716:	681a      	ldr	r2, [r3, #0]
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	4a10      	ldr	r2, [pc, #64]	@ (8009760 <TIM_Base_SetConfig+0x114>)
 8009720:	4293      	cmp	r3, r2
 8009722:	d00f      	beq.n	8009744 <TIM_Base_SetConfig+0xf8>
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	4a12      	ldr	r2, [pc, #72]	@ (8009770 <TIM_Base_SetConfig+0x124>)
 8009728:	4293      	cmp	r3, r2
 800972a:	d00b      	beq.n	8009744 <TIM_Base_SetConfig+0xf8>
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	4a11      	ldr	r2, [pc, #68]	@ (8009774 <TIM_Base_SetConfig+0x128>)
 8009730:	4293      	cmp	r3, r2
 8009732:	d007      	beq.n	8009744 <TIM_Base_SetConfig+0xf8>
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	4a10      	ldr	r2, [pc, #64]	@ (8009778 <TIM_Base_SetConfig+0x12c>)
 8009738:	4293      	cmp	r3, r2
 800973a:	d003      	beq.n	8009744 <TIM_Base_SetConfig+0xf8>
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	4a0f      	ldr	r2, [pc, #60]	@ (800977c <TIM_Base_SetConfig+0x130>)
 8009740:	4293      	cmp	r3, r2
 8009742:	d103      	bne.n	800974c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	691a      	ldr	r2, [r3, #16]
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	2201      	movs	r2, #1
 8009750:	615a      	str	r2, [r3, #20]
}
 8009752:	bf00      	nop
 8009754:	3714      	adds	r7, #20
 8009756:	46bd      	mov	sp, r7
 8009758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975c:	4770      	bx	lr
 800975e:	bf00      	nop
 8009760:	40010000 	.word	0x40010000
 8009764:	40000400 	.word	0x40000400
 8009768:	40000800 	.word	0x40000800
 800976c:	40000c00 	.word	0x40000c00
 8009770:	40010400 	.word	0x40010400
 8009774:	40014000 	.word	0x40014000
 8009778:	40014400 	.word	0x40014400
 800977c:	40014800 	.word	0x40014800

08009780 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009780:	b480      	push	{r7}
 8009782:	b083      	sub	sp, #12
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009788:	bf00      	nop
 800978a:	370c      	adds	r7, #12
 800978c:	46bd      	mov	sp, r7
 800978e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009792:	4770      	bx	lr

08009794 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009794:	b480      	push	{r7}
 8009796:	b083      	sub	sp, #12
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800979c:	bf00      	nop
 800979e:	370c      	adds	r7, #12
 80097a0:	46bd      	mov	sp, r7
 80097a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a6:	4770      	bx	lr

080097a8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80097a8:	b480      	push	{r7}
 80097aa:	b083      	sub	sp, #12
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80097b0:	bf00      	nop
 80097b2:	370c      	adds	r7, #12
 80097b4:	46bd      	mov	sp, r7
 80097b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ba:	4770      	bx	lr

080097bc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick (uint32_t TickPriority)
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b090      	sub	sp, #64	@ 0x40
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80097c4:	4b33      	ldr	r3, [pc, #204]	@ (8009894 <HAL_InitTick+0xd8>)
 80097c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80097ca:	4a32      	ldr	r2, [pc, #200]	@ (8009894 <HAL_InitTick+0xd8>)
 80097cc:	f043 0310 	orr.w	r3, r3, #16
 80097d0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80097d4:	4b2f      	ldr	r3, [pc, #188]	@ (8009894 <HAL_InitTick+0xd8>)
 80097d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80097da:	f003 0310 	and.w	r3, r3, #16
 80097de:	60bb      	str	r3, [r7, #8]
 80097e0:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80097e2:	f107 020c 	add.w	r2, r7, #12
 80097e6:	f107 0310 	add.w	r3, r7, #16
 80097ea:	4611      	mov	r1, r2
 80097ec:	4618      	mov	r0, r3
 80097ee:	f7fd fff3 	bl	80077d8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80097f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097f4:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80097f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d103      	bne.n	8009804 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80097fc:	f7fd ffc0 	bl	8007780 <HAL_RCC_GetPCLK1Freq>
 8009800:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8009802:	e004      	b.n	800980e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8009804:	f7fd ffbc 	bl	8007780 <HAL_RCC_GetPCLK1Freq>
 8009808:	4603      	mov	r3, r0
 800980a:	005b      	lsls	r3, r3, #1
 800980c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800980e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009810:	4a21      	ldr	r2, [pc, #132]	@ (8009898 <HAL_InitTick+0xdc>)
 8009812:	fba2 2303 	umull	r2, r3, r2, r3
 8009816:	0c9b      	lsrs	r3, r3, #18
 8009818:	3b01      	subs	r3, #1
 800981a:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM6 */
  TimHandle.Instance = TIM6;
 800981c:	4b1f      	ldr	r3, [pc, #124]	@ (800989c <HAL_InitTick+0xe0>)
 800981e:	4a20      	ldr	r2, [pc, #128]	@ (80098a0 <HAL_InitTick+0xe4>)
 8009820:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  TimHandle.Init.Period = (1000000U / 1000U) - 1U;
 8009822:	4b1e      	ldr	r3, [pc, #120]	@ (800989c <HAL_InitTick+0xe0>)
 8009824:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8009828:	60da      	str	r2, [r3, #12]
  TimHandle.Init.Prescaler = uwPrescalerValue;
 800982a:	4a1c      	ldr	r2, [pc, #112]	@ (800989c <HAL_InitTick+0xe0>)
 800982c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800982e:	6053      	str	r3, [r2, #4]
  TimHandle.Init.ClockDivision = 0U;
 8009830:	4b1a      	ldr	r3, [pc, #104]	@ (800989c <HAL_InitTick+0xe0>)
 8009832:	2200      	movs	r2, #0
 8009834:	611a      	str	r2, [r3, #16]
  TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009836:	4b19      	ldr	r3, [pc, #100]	@ (800989c <HAL_InitTick+0xe0>)
 8009838:	2200      	movs	r2, #0
 800983a:	609a      	str	r2, [r3, #8]
  status = HAL_TIM_Base_Init(&TimHandle);
 800983c:	4817      	ldr	r0, [pc, #92]	@ (800989c <HAL_InitTick+0xe0>)
 800983e:	f7ff fc1e 	bl	800907e <HAL_TIM_Base_Init>
 8009842:	4603      	mov	r3, r0
 8009844:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  if (status == HAL_OK)
 8009848:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800984c:	2b00      	cmp	r3, #0
 800984e:	d11b      	bne.n	8009888 <HAL_InitTick+0xcc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&TimHandle);
 8009850:	4812      	ldr	r0, [pc, #72]	@ (800989c <HAL_InitTick+0xe0>)
 8009852:	f7ff fc75 	bl	8009140 <HAL_TIM_Base_Start_IT>
 8009856:	4603      	mov	r3, r0
 8009858:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    if (status == HAL_OK)
 800985c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8009860:	2b00      	cmp	r3, #0
 8009862:	d111      	bne.n	8009888 <HAL_InitTick+0xcc>
    {
	  /* Enable the TIM6 global Interrupt */
      HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8009864:	2036      	movs	r0, #54	@ 0x36
 8009866:	f7fa ff09 	bl	800467c <HAL_NVIC_EnableIRQ>
   
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2b0f      	cmp	r3, #15
 800986e:	d808      	bhi.n	8009882 <HAL_InitTick+0xc6>
      {
        /* Enable the TIM6 global Interrupt */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0);
 8009870:	2200      	movs	r2, #0
 8009872:	6879      	ldr	r1, [r7, #4]
 8009874:	2036      	movs	r0, #54	@ 0x36
 8009876:	f7fa fee7 	bl	8004648 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800987a:	4a0a      	ldr	r2, [pc, #40]	@ (80098a4 <HAL_InitTick+0xe8>)
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	6013      	str	r3, [r2, #0]
 8009880:	e002      	b.n	8009888 <HAL_InitTick+0xcc>
      }
      else
      {
        status = HAL_ERROR;
 8009882:	2301      	movs	r3, #1
 8009884:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
      }
   }
}

  /* Return function status */
  return status;
 8009888:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
}
 800988c:	4618      	mov	r0, r3
 800988e:	3740      	adds	r7, #64	@ 0x40
 8009890:	46bd      	mov	sp, r7
 8009892:	bd80      	pop	{r7, pc}
 8009894:	58024400 	.word	0x58024400
 8009898:	431bde83 	.word	0x431bde83
 800989c:	24001014 	.word	0x24001014
 80098a0:	40001000 	.word	0x40001000
 80098a4:	24000060 	.word	0x24000060

080098a8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b082      	sub	sp, #8
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);

  HAL_IncTick();
 80098b0:	f7fa fdb2 	bl	8004418 <HAL_IncTick>
}
 80098b4:	bf00      	nop
 80098b6:	3708      	adds	r7, #8
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bd80      	pop	{r7, pc}

080098bc <TIM6_DAC_IRQHandler>:
  * @brief  This function handles TIM interrupt request.
  * @param  None
  * @retval None
  */
void TIM6_DAC_IRQHandler(void)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&TimHandle);
 80098c0:	4802      	ldr	r0, [pc, #8]	@ (80098cc <TIM6_DAC_IRQHandler+0x10>)
 80098c2:	f7ff fd7c 	bl	80093be <HAL_TIM_IRQHandler>
}
 80098c6:	bf00      	nop
 80098c8:	bd80      	pop	{r7, pc}
 80098ca:	bf00      	nop
 80098cc:	24001014 	.word	0x24001014

080098d0 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 80098d0:	b480      	push	{r7}
 80098d2:	b083      	sub	sp, #12
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
 80098d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80098da:	683b      	ldr	r3, [r7, #0]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d121      	bne.n	8009926 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681a      	ldr	r2, [r3, #0]
 80098e6:	4b27      	ldr	r3, [pc, #156]	@ (8009984 <FMC_SDRAM_Init+0xb4>)
 80098e8:	4013      	ands	r3, r2
 80098ea:	683a      	ldr	r2, [r7, #0]
 80098ec:	6851      	ldr	r1, [r2, #4]
 80098ee:	683a      	ldr	r2, [r7, #0]
 80098f0:	6892      	ldr	r2, [r2, #8]
 80098f2:	4311      	orrs	r1, r2
 80098f4:	683a      	ldr	r2, [r7, #0]
 80098f6:	68d2      	ldr	r2, [r2, #12]
 80098f8:	4311      	orrs	r1, r2
 80098fa:	683a      	ldr	r2, [r7, #0]
 80098fc:	6912      	ldr	r2, [r2, #16]
 80098fe:	4311      	orrs	r1, r2
 8009900:	683a      	ldr	r2, [r7, #0]
 8009902:	6952      	ldr	r2, [r2, #20]
 8009904:	4311      	orrs	r1, r2
 8009906:	683a      	ldr	r2, [r7, #0]
 8009908:	6992      	ldr	r2, [r2, #24]
 800990a:	4311      	orrs	r1, r2
 800990c:	683a      	ldr	r2, [r7, #0]
 800990e:	69d2      	ldr	r2, [r2, #28]
 8009910:	4311      	orrs	r1, r2
 8009912:	683a      	ldr	r2, [r7, #0]
 8009914:	6a12      	ldr	r2, [r2, #32]
 8009916:	4311      	orrs	r1, r2
 8009918:	683a      	ldr	r2, [r7, #0]
 800991a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800991c:	430a      	orrs	r2, r1
 800991e:	431a      	orrs	r2, r3
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	601a      	str	r2, [r3, #0]
 8009924:	e026      	b.n	8009974 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	69d9      	ldr	r1, [r3, #28]
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	6a1b      	ldr	r3, [r3, #32]
 8009936:	4319      	orrs	r1, r3
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800993c:	430b      	orrs	r3, r1
 800993e:	431a      	orrs	r2, r3
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	685a      	ldr	r2, [r3, #4]
 8009948:	4b0e      	ldr	r3, [pc, #56]	@ (8009984 <FMC_SDRAM_Init+0xb4>)
 800994a:	4013      	ands	r3, r2
 800994c:	683a      	ldr	r2, [r7, #0]
 800994e:	6851      	ldr	r1, [r2, #4]
 8009950:	683a      	ldr	r2, [r7, #0]
 8009952:	6892      	ldr	r2, [r2, #8]
 8009954:	4311      	orrs	r1, r2
 8009956:	683a      	ldr	r2, [r7, #0]
 8009958:	68d2      	ldr	r2, [r2, #12]
 800995a:	4311      	orrs	r1, r2
 800995c:	683a      	ldr	r2, [r7, #0]
 800995e:	6912      	ldr	r2, [r2, #16]
 8009960:	4311      	orrs	r1, r2
 8009962:	683a      	ldr	r2, [r7, #0]
 8009964:	6952      	ldr	r2, [r2, #20]
 8009966:	4311      	orrs	r1, r2
 8009968:	683a      	ldr	r2, [r7, #0]
 800996a:	6992      	ldr	r2, [r2, #24]
 800996c:	430a      	orrs	r2, r1
 800996e:	431a      	orrs	r2, r3
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8009974:	2300      	movs	r3, #0
}
 8009976:	4618      	mov	r0, r3
 8009978:	370c      	adds	r7, #12
 800997a:	46bd      	mov	sp, r7
 800997c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009980:	4770      	bx	lr
 8009982:	bf00      	nop
 8009984:	ffff8000 	.word	0xffff8000

08009988 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009988:	b480      	push	{r7}
 800998a:	b085      	sub	sp, #20
 800998c:	af00      	add	r7, sp, #0
 800998e:	60f8      	str	r0, [r7, #12]
 8009990:	60b9      	str	r1, [r7, #8]
 8009992:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d128      	bne.n	80099ec <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	689b      	ldr	r3, [r3, #8]
 800999e:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80099a2:	68bb      	ldr	r3, [r7, #8]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	1e59      	subs	r1, r3, #1
 80099a8:	68bb      	ldr	r3, [r7, #8]
 80099aa:	685b      	ldr	r3, [r3, #4]
 80099ac:	3b01      	subs	r3, #1
 80099ae:	011b      	lsls	r3, r3, #4
 80099b0:	4319      	orrs	r1, r3
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	689b      	ldr	r3, [r3, #8]
 80099b6:	3b01      	subs	r3, #1
 80099b8:	021b      	lsls	r3, r3, #8
 80099ba:	4319      	orrs	r1, r3
 80099bc:	68bb      	ldr	r3, [r7, #8]
 80099be:	68db      	ldr	r3, [r3, #12]
 80099c0:	3b01      	subs	r3, #1
 80099c2:	031b      	lsls	r3, r3, #12
 80099c4:	4319      	orrs	r1, r3
 80099c6:	68bb      	ldr	r3, [r7, #8]
 80099c8:	691b      	ldr	r3, [r3, #16]
 80099ca:	3b01      	subs	r3, #1
 80099cc:	041b      	lsls	r3, r3, #16
 80099ce:	4319      	orrs	r1, r3
 80099d0:	68bb      	ldr	r3, [r7, #8]
 80099d2:	695b      	ldr	r3, [r3, #20]
 80099d4:	3b01      	subs	r3, #1
 80099d6:	051b      	lsls	r3, r3, #20
 80099d8:	4319      	orrs	r1, r3
 80099da:	68bb      	ldr	r3, [r7, #8]
 80099dc:	699b      	ldr	r3, [r3, #24]
 80099de:	3b01      	subs	r3, #1
 80099e0:	061b      	lsls	r3, r3, #24
 80099e2:	430b      	orrs	r3, r1
 80099e4:	431a      	orrs	r2, r3
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	609a      	str	r2, [r3, #8]
 80099ea:	e02d      	b.n	8009a48 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	689a      	ldr	r2, [r3, #8]
 80099f0:	4b19      	ldr	r3, [pc, #100]	@ (8009a58 <FMC_SDRAM_Timing_Init+0xd0>)
 80099f2:	4013      	ands	r3, r2
 80099f4:	68ba      	ldr	r2, [r7, #8]
 80099f6:	68d2      	ldr	r2, [r2, #12]
 80099f8:	3a01      	subs	r2, #1
 80099fa:	0311      	lsls	r1, r2, #12
 80099fc:	68ba      	ldr	r2, [r7, #8]
 80099fe:	6952      	ldr	r2, [r2, #20]
 8009a00:	3a01      	subs	r2, #1
 8009a02:	0512      	lsls	r2, r2, #20
 8009a04:	430a      	orrs	r2, r1
 8009a06:	431a      	orrs	r2, r3
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	68db      	ldr	r3, [r3, #12]
 8009a10:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8009a14:	68bb      	ldr	r3, [r7, #8]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	1e59      	subs	r1, r3, #1
 8009a1a:	68bb      	ldr	r3, [r7, #8]
 8009a1c:	685b      	ldr	r3, [r3, #4]
 8009a1e:	3b01      	subs	r3, #1
 8009a20:	011b      	lsls	r3, r3, #4
 8009a22:	4319      	orrs	r1, r3
 8009a24:	68bb      	ldr	r3, [r7, #8]
 8009a26:	689b      	ldr	r3, [r3, #8]
 8009a28:	3b01      	subs	r3, #1
 8009a2a:	021b      	lsls	r3, r3, #8
 8009a2c:	4319      	orrs	r1, r3
 8009a2e:	68bb      	ldr	r3, [r7, #8]
 8009a30:	691b      	ldr	r3, [r3, #16]
 8009a32:	3b01      	subs	r3, #1
 8009a34:	041b      	lsls	r3, r3, #16
 8009a36:	4319      	orrs	r1, r3
 8009a38:	68bb      	ldr	r3, [r7, #8]
 8009a3a:	699b      	ldr	r3, [r3, #24]
 8009a3c:	3b01      	subs	r3, #1
 8009a3e:	061b      	lsls	r3, r3, #24
 8009a40:	430b      	orrs	r3, r1
 8009a42:	431a      	orrs	r2, r3
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 8009a48:	2300      	movs	r3, #0
}
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	3714      	adds	r7, #20
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a54:	4770      	bx	lr
 8009a56:	bf00      	nop
 8009a58:	ff0f0fff 	.word	0xff0f0fff

08009a5c <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8009a5c:	b480      	push	{r7}
 8009a5e:	b085      	sub	sp, #20
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	60f8      	str	r0, [r7, #12]
 8009a64:	60b9      	str	r1, [r7, #8]
 8009a66:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	691a      	ldr	r2, [r3, #16]
 8009a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8009aa0 <FMC_SDRAM_SendCommand+0x44>)
 8009a6e:	4013      	ands	r3, r2
 8009a70:	68ba      	ldr	r2, [r7, #8]
 8009a72:	6811      	ldr	r1, [r2, #0]
 8009a74:	68ba      	ldr	r2, [r7, #8]
 8009a76:	6852      	ldr	r2, [r2, #4]
 8009a78:	4311      	orrs	r1, r2
 8009a7a:	68ba      	ldr	r2, [r7, #8]
 8009a7c:	6892      	ldr	r2, [r2, #8]
 8009a7e:	3a01      	subs	r2, #1
 8009a80:	0152      	lsls	r2, r2, #5
 8009a82:	4311      	orrs	r1, r2
 8009a84:	68ba      	ldr	r2, [r7, #8]
 8009a86:	68d2      	ldr	r2, [r2, #12]
 8009a88:	0252      	lsls	r2, r2, #9
 8009a8a:	430a      	orrs	r2, r1
 8009a8c:	431a      	orrs	r2, r3
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 8009a92:	2300      	movs	r3, #0
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	3714      	adds	r7, #20
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9e:	4770      	bx	lr
 8009aa0:	ffc00000 	.word	0xffc00000

08009aa4 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b083      	sub	sp, #12
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
 8009aac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	695a      	ldr	r2, [r3, #20]
 8009ab2:	4b07      	ldr	r3, [pc, #28]	@ (8009ad0 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 8009ab4:	4013      	ands	r3, r2
 8009ab6:	683a      	ldr	r2, [r7, #0]
 8009ab8:	0052      	lsls	r2, r2, #1
 8009aba:	431a      	orrs	r2, r3
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8009ac0:	2300      	movs	r3, #0
}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	370c      	adds	r7, #12
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009acc:	4770      	bx	lr
 8009ace:	bf00      	nop
 8009ad0:	ffffc001 	.word	0xffffc001

08009ad4 <__cvt>:
 8009ad4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ad6:	ed2d 8b02 	vpush	{d8}
 8009ada:	eeb0 8b40 	vmov.f64	d8, d0
 8009ade:	b085      	sub	sp, #20
 8009ae0:	4617      	mov	r7, r2
 8009ae2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8009ae4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009ae6:	ee18 2a90 	vmov	r2, s17
 8009aea:	f025 0520 	bic.w	r5, r5, #32
 8009aee:	2a00      	cmp	r2, #0
 8009af0:	bfb6      	itet	lt
 8009af2:	222d      	movlt	r2, #45	@ 0x2d
 8009af4:	2200      	movge	r2, #0
 8009af6:	eeb1 8b40 	vneglt.f64	d8, d0
 8009afa:	2d46      	cmp	r5, #70	@ 0x46
 8009afc:	460c      	mov	r4, r1
 8009afe:	701a      	strb	r2, [r3, #0]
 8009b00:	d004      	beq.n	8009b0c <__cvt+0x38>
 8009b02:	2d45      	cmp	r5, #69	@ 0x45
 8009b04:	d100      	bne.n	8009b08 <__cvt+0x34>
 8009b06:	3401      	adds	r4, #1
 8009b08:	2102      	movs	r1, #2
 8009b0a:	e000      	b.n	8009b0e <__cvt+0x3a>
 8009b0c:	2103      	movs	r1, #3
 8009b0e:	ab03      	add	r3, sp, #12
 8009b10:	9301      	str	r3, [sp, #4]
 8009b12:	ab02      	add	r3, sp, #8
 8009b14:	9300      	str	r3, [sp, #0]
 8009b16:	4622      	mov	r2, r4
 8009b18:	4633      	mov	r3, r6
 8009b1a:	eeb0 0b48 	vmov.f64	d0, d8
 8009b1e:	f000 fe1f 	bl	800a760 <_dtoa_r>
 8009b22:	2d47      	cmp	r5, #71	@ 0x47
 8009b24:	d114      	bne.n	8009b50 <__cvt+0x7c>
 8009b26:	07fb      	lsls	r3, r7, #31
 8009b28:	d50a      	bpl.n	8009b40 <__cvt+0x6c>
 8009b2a:	1902      	adds	r2, r0, r4
 8009b2c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009b30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b34:	bf08      	it	eq
 8009b36:	9203      	streq	r2, [sp, #12]
 8009b38:	2130      	movs	r1, #48	@ 0x30
 8009b3a:	9b03      	ldr	r3, [sp, #12]
 8009b3c:	4293      	cmp	r3, r2
 8009b3e:	d319      	bcc.n	8009b74 <__cvt+0xa0>
 8009b40:	9b03      	ldr	r3, [sp, #12]
 8009b42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009b44:	1a1b      	subs	r3, r3, r0
 8009b46:	6013      	str	r3, [r2, #0]
 8009b48:	b005      	add	sp, #20
 8009b4a:	ecbd 8b02 	vpop	{d8}
 8009b4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b50:	2d46      	cmp	r5, #70	@ 0x46
 8009b52:	eb00 0204 	add.w	r2, r0, r4
 8009b56:	d1e9      	bne.n	8009b2c <__cvt+0x58>
 8009b58:	7803      	ldrb	r3, [r0, #0]
 8009b5a:	2b30      	cmp	r3, #48	@ 0x30
 8009b5c:	d107      	bne.n	8009b6e <__cvt+0x9a>
 8009b5e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009b62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b66:	bf1c      	itt	ne
 8009b68:	f1c4 0401 	rsbne	r4, r4, #1
 8009b6c:	6034      	strne	r4, [r6, #0]
 8009b6e:	6833      	ldr	r3, [r6, #0]
 8009b70:	441a      	add	r2, r3
 8009b72:	e7db      	b.n	8009b2c <__cvt+0x58>
 8009b74:	1c5c      	adds	r4, r3, #1
 8009b76:	9403      	str	r4, [sp, #12]
 8009b78:	7019      	strb	r1, [r3, #0]
 8009b7a:	e7de      	b.n	8009b3a <__cvt+0x66>

08009b7c <__exponent>:
 8009b7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b7e:	2900      	cmp	r1, #0
 8009b80:	bfba      	itte	lt
 8009b82:	4249      	neglt	r1, r1
 8009b84:	232d      	movlt	r3, #45	@ 0x2d
 8009b86:	232b      	movge	r3, #43	@ 0x2b
 8009b88:	2909      	cmp	r1, #9
 8009b8a:	7002      	strb	r2, [r0, #0]
 8009b8c:	7043      	strb	r3, [r0, #1]
 8009b8e:	dd29      	ble.n	8009be4 <__exponent+0x68>
 8009b90:	f10d 0307 	add.w	r3, sp, #7
 8009b94:	461d      	mov	r5, r3
 8009b96:	270a      	movs	r7, #10
 8009b98:	461a      	mov	r2, r3
 8009b9a:	fbb1 f6f7 	udiv	r6, r1, r7
 8009b9e:	fb07 1416 	mls	r4, r7, r6, r1
 8009ba2:	3430      	adds	r4, #48	@ 0x30
 8009ba4:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009ba8:	460c      	mov	r4, r1
 8009baa:	2c63      	cmp	r4, #99	@ 0x63
 8009bac:	f103 33ff 	add.w	r3, r3, #4294967295
 8009bb0:	4631      	mov	r1, r6
 8009bb2:	dcf1      	bgt.n	8009b98 <__exponent+0x1c>
 8009bb4:	3130      	adds	r1, #48	@ 0x30
 8009bb6:	1e94      	subs	r4, r2, #2
 8009bb8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009bbc:	1c41      	adds	r1, r0, #1
 8009bbe:	4623      	mov	r3, r4
 8009bc0:	42ab      	cmp	r3, r5
 8009bc2:	d30a      	bcc.n	8009bda <__exponent+0x5e>
 8009bc4:	f10d 0309 	add.w	r3, sp, #9
 8009bc8:	1a9b      	subs	r3, r3, r2
 8009bca:	42ac      	cmp	r4, r5
 8009bcc:	bf88      	it	hi
 8009bce:	2300      	movhi	r3, #0
 8009bd0:	3302      	adds	r3, #2
 8009bd2:	4403      	add	r3, r0
 8009bd4:	1a18      	subs	r0, r3, r0
 8009bd6:	b003      	add	sp, #12
 8009bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bda:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009bde:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009be2:	e7ed      	b.n	8009bc0 <__exponent+0x44>
 8009be4:	2330      	movs	r3, #48	@ 0x30
 8009be6:	3130      	adds	r1, #48	@ 0x30
 8009be8:	7083      	strb	r3, [r0, #2]
 8009bea:	70c1      	strb	r1, [r0, #3]
 8009bec:	1d03      	adds	r3, r0, #4
 8009bee:	e7f1      	b.n	8009bd4 <__exponent+0x58>

08009bf0 <_printf_float>:
 8009bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bf4:	b08d      	sub	sp, #52	@ 0x34
 8009bf6:	460c      	mov	r4, r1
 8009bf8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009bfc:	4616      	mov	r6, r2
 8009bfe:	461f      	mov	r7, r3
 8009c00:	4605      	mov	r5, r0
 8009c02:	f000 fcab 	bl	800a55c <_localeconv_r>
 8009c06:	f8d0 b000 	ldr.w	fp, [r0]
 8009c0a:	4658      	mov	r0, fp
 8009c0c:	f7f6 fbb8 	bl	8000380 <strlen>
 8009c10:	2300      	movs	r3, #0
 8009c12:	930a      	str	r3, [sp, #40]	@ 0x28
 8009c14:	f8d8 3000 	ldr.w	r3, [r8]
 8009c18:	f894 9018 	ldrb.w	r9, [r4, #24]
 8009c1c:	6822      	ldr	r2, [r4, #0]
 8009c1e:	9005      	str	r0, [sp, #20]
 8009c20:	3307      	adds	r3, #7
 8009c22:	f023 0307 	bic.w	r3, r3, #7
 8009c26:	f103 0108 	add.w	r1, r3, #8
 8009c2a:	f8c8 1000 	str.w	r1, [r8]
 8009c2e:	ed93 0b00 	vldr	d0, [r3]
 8009c32:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8009e90 <_printf_float+0x2a0>
 8009c36:	eeb0 7bc0 	vabs.f64	d7, d0
 8009c3a:	eeb4 7b46 	vcmp.f64	d7, d6
 8009c3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c42:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8009c46:	dd24      	ble.n	8009c92 <_printf_float+0xa2>
 8009c48:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8009c4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c50:	d502      	bpl.n	8009c58 <_printf_float+0x68>
 8009c52:	232d      	movs	r3, #45	@ 0x2d
 8009c54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c58:	498f      	ldr	r1, [pc, #572]	@ (8009e98 <_printf_float+0x2a8>)
 8009c5a:	4b90      	ldr	r3, [pc, #576]	@ (8009e9c <_printf_float+0x2ac>)
 8009c5c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8009c60:	bf94      	ite	ls
 8009c62:	4688      	movls	r8, r1
 8009c64:	4698      	movhi	r8, r3
 8009c66:	f022 0204 	bic.w	r2, r2, #4
 8009c6a:	2303      	movs	r3, #3
 8009c6c:	6123      	str	r3, [r4, #16]
 8009c6e:	6022      	str	r2, [r4, #0]
 8009c70:	f04f 0a00 	mov.w	sl, #0
 8009c74:	9700      	str	r7, [sp, #0]
 8009c76:	4633      	mov	r3, r6
 8009c78:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009c7a:	4621      	mov	r1, r4
 8009c7c:	4628      	mov	r0, r5
 8009c7e:	f000 f9d1 	bl	800a024 <_printf_common>
 8009c82:	3001      	adds	r0, #1
 8009c84:	f040 8089 	bne.w	8009d9a <_printf_float+0x1aa>
 8009c88:	f04f 30ff 	mov.w	r0, #4294967295
 8009c8c:	b00d      	add	sp, #52	@ 0x34
 8009c8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c92:	eeb4 0b40 	vcmp.f64	d0, d0
 8009c96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c9a:	d709      	bvc.n	8009cb0 <_printf_float+0xc0>
 8009c9c:	ee10 3a90 	vmov	r3, s1
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	bfbc      	itt	lt
 8009ca4:	232d      	movlt	r3, #45	@ 0x2d
 8009ca6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009caa:	497d      	ldr	r1, [pc, #500]	@ (8009ea0 <_printf_float+0x2b0>)
 8009cac:	4b7d      	ldr	r3, [pc, #500]	@ (8009ea4 <_printf_float+0x2b4>)
 8009cae:	e7d5      	b.n	8009c5c <_printf_float+0x6c>
 8009cb0:	6863      	ldr	r3, [r4, #4]
 8009cb2:	1c59      	adds	r1, r3, #1
 8009cb4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8009cb8:	d139      	bne.n	8009d2e <_printf_float+0x13e>
 8009cba:	2306      	movs	r3, #6
 8009cbc:	6063      	str	r3, [r4, #4]
 8009cbe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	6022      	str	r2, [r4, #0]
 8009cc6:	9303      	str	r3, [sp, #12]
 8009cc8:	ab0a      	add	r3, sp, #40	@ 0x28
 8009cca:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8009cce:	ab09      	add	r3, sp, #36	@ 0x24
 8009cd0:	9300      	str	r3, [sp, #0]
 8009cd2:	6861      	ldr	r1, [r4, #4]
 8009cd4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009cd8:	4628      	mov	r0, r5
 8009cda:	f7ff fefb 	bl	8009ad4 <__cvt>
 8009cde:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009ce2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009ce4:	4680      	mov	r8, r0
 8009ce6:	d129      	bne.n	8009d3c <_printf_float+0x14c>
 8009ce8:	1cc8      	adds	r0, r1, #3
 8009cea:	db02      	blt.n	8009cf2 <_printf_float+0x102>
 8009cec:	6863      	ldr	r3, [r4, #4]
 8009cee:	4299      	cmp	r1, r3
 8009cf0:	dd41      	ble.n	8009d76 <_printf_float+0x186>
 8009cf2:	f1a9 0902 	sub.w	r9, r9, #2
 8009cf6:	fa5f f989 	uxtb.w	r9, r9
 8009cfa:	3901      	subs	r1, #1
 8009cfc:	464a      	mov	r2, r9
 8009cfe:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009d02:	9109      	str	r1, [sp, #36]	@ 0x24
 8009d04:	f7ff ff3a 	bl	8009b7c <__exponent>
 8009d08:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009d0a:	1813      	adds	r3, r2, r0
 8009d0c:	2a01      	cmp	r2, #1
 8009d0e:	4682      	mov	sl, r0
 8009d10:	6123      	str	r3, [r4, #16]
 8009d12:	dc02      	bgt.n	8009d1a <_printf_float+0x12a>
 8009d14:	6822      	ldr	r2, [r4, #0]
 8009d16:	07d2      	lsls	r2, r2, #31
 8009d18:	d501      	bpl.n	8009d1e <_printf_float+0x12e>
 8009d1a:	3301      	adds	r3, #1
 8009d1c:	6123      	str	r3, [r4, #16]
 8009d1e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d0a6      	beq.n	8009c74 <_printf_float+0x84>
 8009d26:	232d      	movs	r3, #45	@ 0x2d
 8009d28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d2c:	e7a2      	b.n	8009c74 <_printf_float+0x84>
 8009d2e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009d32:	d1c4      	bne.n	8009cbe <_printf_float+0xce>
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d1c2      	bne.n	8009cbe <_printf_float+0xce>
 8009d38:	2301      	movs	r3, #1
 8009d3a:	e7bf      	b.n	8009cbc <_printf_float+0xcc>
 8009d3c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8009d40:	d9db      	bls.n	8009cfa <_printf_float+0x10a>
 8009d42:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8009d46:	d118      	bne.n	8009d7a <_printf_float+0x18a>
 8009d48:	2900      	cmp	r1, #0
 8009d4a:	6863      	ldr	r3, [r4, #4]
 8009d4c:	dd0b      	ble.n	8009d66 <_printf_float+0x176>
 8009d4e:	6121      	str	r1, [r4, #16]
 8009d50:	b913      	cbnz	r3, 8009d58 <_printf_float+0x168>
 8009d52:	6822      	ldr	r2, [r4, #0]
 8009d54:	07d0      	lsls	r0, r2, #31
 8009d56:	d502      	bpl.n	8009d5e <_printf_float+0x16e>
 8009d58:	3301      	adds	r3, #1
 8009d5a:	440b      	add	r3, r1
 8009d5c:	6123      	str	r3, [r4, #16]
 8009d5e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009d60:	f04f 0a00 	mov.w	sl, #0
 8009d64:	e7db      	b.n	8009d1e <_printf_float+0x12e>
 8009d66:	b913      	cbnz	r3, 8009d6e <_printf_float+0x17e>
 8009d68:	6822      	ldr	r2, [r4, #0]
 8009d6a:	07d2      	lsls	r2, r2, #31
 8009d6c:	d501      	bpl.n	8009d72 <_printf_float+0x182>
 8009d6e:	3302      	adds	r3, #2
 8009d70:	e7f4      	b.n	8009d5c <_printf_float+0x16c>
 8009d72:	2301      	movs	r3, #1
 8009d74:	e7f2      	b.n	8009d5c <_printf_float+0x16c>
 8009d76:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8009d7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d7c:	4299      	cmp	r1, r3
 8009d7e:	db05      	blt.n	8009d8c <_printf_float+0x19c>
 8009d80:	6823      	ldr	r3, [r4, #0]
 8009d82:	6121      	str	r1, [r4, #16]
 8009d84:	07d8      	lsls	r0, r3, #31
 8009d86:	d5ea      	bpl.n	8009d5e <_printf_float+0x16e>
 8009d88:	1c4b      	adds	r3, r1, #1
 8009d8a:	e7e7      	b.n	8009d5c <_printf_float+0x16c>
 8009d8c:	2900      	cmp	r1, #0
 8009d8e:	bfd4      	ite	le
 8009d90:	f1c1 0202 	rsble	r2, r1, #2
 8009d94:	2201      	movgt	r2, #1
 8009d96:	4413      	add	r3, r2
 8009d98:	e7e0      	b.n	8009d5c <_printf_float+0x16c>
 8009d9a:	6823      	ldr	r3, [r4, #0]
 8009d9c:	055a      	lsls	r2, r3, #21
 8009d9e:	d407      	bmi.n	8009db0 <_printf_float+0x1c0>
 8009da0:	6923      	ldr	r3, [r4, #16]
 8009da2:	4642      	mov	r2, r8
 8009da4:	4631      	mov	r1, r6
 8009da6:	4628      	mov	r0, r5
 8009da8:	47b8      	blx	r7
 8009daa:	3001      	adds	r0, #1
 8009dac:	d12a      	bne.n	8009e04 <_printf_float+0x214>
 8009dae:	e76b      	b.n	8009c88 <_printf_float+0x98>
 8009db0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8009db4:	f240 80e0 	bls.w	8009f78 <_printf_float+0x388>
 8009db8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8009dbc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009dc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009dc4:	d133      	bne.n	8009e2e <_printf_float+0x23e>
 8009dc6:	4a38      	ldr	r2, [pc, #224]	@ (8009ea8 <_printf_float+0x2b8>)
 8009dc8:	2301      	movs	r3, #1
 8009dca:	4631      	mov	r1, r6
 8009dcc:	4628      	mov	r0, r5
 8009dce:	47b8      	blx	r7
 8009dd0:	3001      	adds	r0, #1
 8009dd2:	f43f af59 	beq.w	8009c88 <_printf_float+0x98>
 8009dd6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009dda:	4543      	cmp	r3, r8
 8009ddc:	db02      	blt.n	8009de4 <_printf_float+0x1f4>
 8009dde:	6823      	ldr	r3, [r4, #0]
 8009de0:	07d8      	lsls	r0, r3, #31
 8009de2:	d50f      	bpl.n	8009e04 <_printf_float+0x214>
 8009de4:	9b05      	ldr	r3, [sp, #20]
 8009de6:	465a      	mov	r2, fp
 8009de8:	4631      	mov	r1, r6
 8009dea:	4628      	mov	r0, r5
 8009dec:	47b8      	blx	r7
 8009dee:	3001      	adds	r0, #1
 8009df0:	f43f af4a 	beq.w	8009c88 <_printf_float+0x98>
 8009df4:	f04f 0900 	mov.w	r9, #0
 8009df8:	f108 38ff 	add.w	r8, r8, #4294967295
 8009dfc:	f104 0a1a 	add.w	sl, r4, #26
 8009e00:	45c8      	cmp	r8, r9
 8009e02:	dc09      	bgt.n	8009e18 <_printf_float+0x228>
 8009e04:	6823      	ldr	r3, [r4, #0]
 8009e06:	079b      	lsls	r3, r3, #30
 8009e08:	f100 8107 	bmi.w	800a01a <_printf_float+0x42a>
 8009e0c:	68e0      	ldr	r0, [r4, #12]
 8009e0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e10:	4298      	cmp	r0, r3
 8009e12:	bfb8      	it	lt
 8009e14:	4618      	movlt	r0, r3
 8009e16:	e739      	b.n	8009c8c <_printf_float+0x9c>
 8009e18:	2301      	movs	r3, #1
 8009e1a:	4652      	mov	r2, sl
 8009e1c:	4631      	mov	r1, r6
 8009e1e:	4628      	mov	r0, r5
 8009e20:	47b8      	blx	r7
 8009e22:	3001      	adds	r0, #1
 8009e24:	f43f af30 	beq.w	8009c88 <_printf_float+0x98>
 8009e28:	f109 0901 	add.w	r9, r9, #1
 8009e2c:	e7e8      	b.n	8009e00 <_printf_float+0x210>
 8009e2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	dc3b      	bgt.n	8009eac <_printf_float+0x2bc>
 8009e34:	4a1c      	ldr	r2, [pc, #112]	@ (8009ea8 <_printf_float+0x2b8>)
 8009e36:	2301      	movs	r3, #1
 8009e38:	4631      	mov	r1, r6
 8009e3a:	4628      	mov	r0, r5
 8009e3c:	47b8      	blx	r7
 8009e3e:	3001      	adds	r0, #1
 8009e40:	f43f af22 	beq.w	8009c88 <_printf_float+0x98>
 8009e44:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009e48:	ea59 0303 	orrs.w	r3, r9, r3
 8009e4c:	d102      	bne.n	8009e54 <_printf_float+0x264>
 8009e4e:	6823      	ldr	r3, [r4, #0]
 8009e50:	07d9      	lsls	r1, r3, #31
 8009e52:	d5d7      	bpl.n	8009e04 <_printf_float+0x214>
 8009e54:	9b05      	ldr	r3, [sp, #20]
 8009e56:	465a      	mov	r2, fp
 8009e58:	4631      	mov	r1, r6
 8009e5a:	4628      	mov	r0, r5
 8009e5c:	47b8      	blx	r7
 8009e5e:	3001      	adds	r0, #1
 8009e60:	f43f af12 	beq.w	8009c88 <_printf_float+0x98>
 8009e64:	f04f 0a00 	mov.w	sl, #0
 8009e68:	f104 0b1a 	add.w	fp, r4, #26
 8009e6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e6e:	425b      	negs	r3, r3
 8009e70:	4553      	cmp	r3, sl
 8009e72:	dc01      	bgt.n	8009e78 <_printf_float+0x288>
 8009e74:	464b      	mov	r3, r9
 8009e76:	e794      	b.n	8009da2 <_printf_float+0x1b2>
 8009e78:	2301      	movs	r3, #1
 8009e7a:	465a      	mov	r2, fp
 8009e7c:	4631      	mov	r1, r6
 8009e7e:	4628      	mov	r0, r5
 8009e80:	47b8      	blx	r7
 8009e82:	3001      	adds	r0, #1
 8009e84:	f43f af00 	beq.w	8009c88 <_printf_float+0x98>
 8009e88:	f10a 0a01 	add.w	sl, sl, #1
 8009e8c:	e7ee      	b.n	8009e6c <_printf_float+0x27c>
 8009e8e:	bf00      	nop
 8009e90:	ffffffff 	.word	0xffffffff
 8009e94:	7fefffff 	.word	0x7fefffff
 8009e98:	0800ea7c 	.word	0x0800ea7c
 8009e9c:	0800ea80 	.word	0x0800ea80
 8009ea0:	0800ea84 	.word	0x0800ea84
 8009ea4:	0800ea88 	.word	0x0800ea88
 8009ea8:	0800ea8c 	.word	0x0800ea8c
 8009eac:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009eae:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009eb2:	4553      	cmp	r3, sl
 8009eb4:	bfa8      	it	ge
 8009eb6:	4653      	movge	r3, sl
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	4699      	mov	r9, r3
 8009ebc:	dc37      	bgt.n	8009f2e <_printf_float+0x33e>
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	9307      	str	r3, [sp, #28]
 8009ec2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009ec6:	f104 021a 	add.w	r2, r4, #26
 8009eca:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009ecc:	9907      	ldr	r1, [sp, #28]
 8009ece:	9306      	str	r3, [sp, #24]
 8009ed0:	eba3 0309 	sub.w	r3, r3, r9
 8009ed4:	428b      	cmp	r3, r1
 8009ed6:	dc31      	bgt.n	8009f3c <_printf_float+0x34c>
 8009ed8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009eda:	459a      	cmp	sl, r3
 8009edc:	dc3b      	bgt.n	8009f56 <_printf_float+0x366>
 8009ede:	6823      	ldr	r3, [r4, #0]
 8009ee0:	07da      	lsls	r2, r3, #31
 8009ee2:	d438      	bmi.n	8009f56 <_printf_float+0x366>
 8009ee4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ee6:	ebaa 0903 	sub.w	r9, sl, r3
 8009eea:	9b06      	ldr	r3, [sp, #24]
 8009eec:	ebaa 0303 	sub.w	r3, sl, r3
 8009ef0:	4599      	cmp	r9, r3
 8009ef2:	bfa8      	it	ge
 8009ef4:	4699      	movge	r9, r3
 8009ef6:	f1b9 0f00 	cmp.w	r9, #0
 8009efa:	dc34      	bgt.n	8009f66 <_printf_float+0x376>
 8009efc:	f04f 0800 	mov.w	r8, #0
 8009f00:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009f04:	f104 0b1a 	add.w	fp, r4, #26
 8009f08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f0a:	ebaa 0303 	sub.w	r3, sl, r3
 8009f0e:	eba3 0309 	sub.w	r3, r3, r9
 8009f12:	4543      	cmp	r3, r8
 8009f14:	f77f af76 	ble.w	8009e04 <_printf_float+0x214>
 8009f18:	2301      	movs	r3, #1
 8009f1a:	465a      	mov	r2, fp
 8009f1c:	4631      	mov	r1, r6
 8009f1e:	4628      	mov	r0, r5
 8009f20:	47b8      	blx	r7
 8009f22:	3001      	adds	r0, #1
 8009f24:	f43f aeb0 	beq.w	8009c88 <_printf_float+0x98>
 8009f28:	f108 0801 	add.w	r8, r8, #1
 8009f2c:	e7ec      	b.n	8009f08 <_printf_float+0x318>
 8009f2e:	4642      	mov	r2, r8
 8009f30:	4631      	mov	r1, r6
 8009f32:	4628      	mov	r0, r5
 8009f34:	47b8      	blx	r7
 8009f36:	3001      	adds	r0, #1
 8009f38:	d1c1      	bne.n	8009ebe <_printf_float+0x2ce>
 8009f3a:	e6a5      	b.n	8009c88 <_printf_float+0x98>
 8009f3c:	2301      	movs	r3, #1
 8009f3e:	4631      	mov	r1, r6
 8009f40:	4628      	mov	r0, r5
 8009f42:	9206      	str	r2, [sp, #24]
 8009f44:	47b8      	blx	r7
 8009f46:	3001      	adds	r0, #1
 8009f48:	f43f ae9e 	beq.w	8009c88 <_printf_float+0x98>
 8009f4c:	9b07      	ldr	r3, [sp, #28]
 8009f4e:	9a06      	ldr	r2, [sp, #24]
 8009f50:	3301      	adds	r3, #1
 8009f52:	9307      	str	r3, [sp, #28]
 8009f54:	e7b9      	b.n	8009eca <_printf_float+0x2da>
 8009f56:	9b05      	ldr	r3, [sp, #20]
 8009f58:	465a      	mov	r2, fp
 8009f5a:	4631      	mov	r1, r6
 8009f5c:	4628      	mov	r0, r5
 8009f5e:	47b8      	blx	r7
 8009f60:	3001      	adds	r0, #1
 8009f62:	d1bf      	bne.n	8009ee4 <_printf_float+0x2f4>
 8009f64:	e690      	b.n	8009c88 <_printf_float+0x98>
 8009f66:	9a06      	ldr	r2, [sp, #24]
 8009f68:	464b      	mov	r3, r9
 8009f6a:	4442      	add	r2, r8
 8009f6c:	4631      	mov	r1, r6
 8009f6e:	4628      	mov	r0, r5
 8009f70:	47b8      	blx	r7
 8009f72:	3001      	adds	r0, #1
 8009f74:	d1c2      	bne.n	8009efc <_printf_float+0x30c>
 8009f76:	e687      	b.n	8009c88 <_printf_float+0x98>
 8009f78:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8009f7c:	f1b9 0f01 	cmp.w	r9, #1
 8009f80:	dc01      	bgt.n	8009f86 <_printf_float+0x396>
 8009f82:	07db      	lsls	r3, r3, #31
 8009f84:	d536      	bpl.n	8009ff4 <_printf_float+0x404>
 8009f86:	2301      	movs	r3, #1
 8009f88:	4642      	mov	r2, r8
 8009f8a:	4631      	mov	r1, r6
 8009f8c:	4628      	mov	r0, r5
 8009f8e:	47b8      	blx	r7
 8009f90:	3001      	adds	r0, #1
 8009f92:	f43f ae79 	beq.w	8009c88 <_printf_float+0x98>
 8009f96:	9b05      	ldr	r3, [sp, #20]
 8009f98:	465a      	mov	r2, fp
 8009f9a:	4631      	mov	r1, r6
 8009f9c:	4628      	mov	r0, r5
 8009f9e:	47b8      	blx	r7
 8009fa0:	3001      	adds	r0, #1
 8009fa2:	f43f ae71 	beq.w	8009c88 <_printf_float+0x98>
 8009fa6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8009faa:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009fae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fb2:	f109 39ff 	add.w	r9, r9, #4294967295
 8009fb6:	d018      	beq.n	8009fea <_printf_float+0x3fa>
 8009fb8:	464b      	mov	r3, r9
 8009fba:	f108 0201 	add.w	r2, r8, #1
 8009fbe:	4631      	mov	r1, r6
 8009fc0:	4628      	mov	r0, r5
 8009fc2:	47b8      	blx	r7
 8009fc4:	3001      	adds	r0, #1
 8009fc6:	d10c      	bne.n	8009fe2 <_printf_float+0x3f2>
 8009fc8:	e65e      	b.n	8009c88 <_printf_float+0x98>
 8009fca:	2301      	movs	r3, #1
 8009fcc:	465a      	mov	r2, fp
 8009fce:	4631      	mov	r1, r6
 8009fd0:	4628      	mov	r0, r5
 8009fd2:	47b8      	blx	r7
 8009fd4:	3001      	adds	r0, #1
 8009fd6:	f43f ae57 	beq.w	8009c88 <_printf_float+0x98>
 8009fda:	f108 0801 	add.w	r8, r8, #1
 8009fde:	45c8      	cmp	r8, r9
 8009fe0:	dbf3      	blt.n	8009fca <_printf_float+0x3da>
 8009fe2:	4653      	mov	r3, sl
 8009fe4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009fe8:	e6dc      	b.n	8009da4 <_printf_float+0x1b4>
 8009fea:	f04f 0800 	mov.w	r8, #0
 8009fee:	f104 0b1a 	add.w	fp, r4, #26
 8009ff2:	e7f4      	b.n	8009fde <_printf_float+0x3ee>
 8009ff4:	2301      	movs	r3, #1
 8009ff6:	4642      	mov	r2, r8
 8009ff8:	e7e1      	b.n	8009fbe <_printf_float+0x3ce>
 8009ffa:	2301      	movs	r3, #1
 8009ffc:	464a      	mov	r2, r9
 8009ffe:	4631      	mov	r1, r6
 800a000:	4628      	mov	r0, r5
 800a002:	47b8      	blx	r7
 800a004:	3001      	adds	r0, #1
 800a006:	f43f ae3f 	beq.w	8009c88 <_printf_float+0x98>
 800a00a:	f108 0801 	add.w	r8, r8, #1
 800a00e:	68e3      	ldr	r3, [r4, #12]
 800a010:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a012:	1a5b      	subs	r3, r3, r1
 800a014:	4543      	cmp	r3, r8
 800a016:	dcf0      	bgt.n	8009ffa <_printf_float+0x40a>
 800a018:	e6f8      	b.n	8009e0c <_printf_float+0x21c>
 800a01a:	f04f 0800 	mov.w	r8, #0
 800a01e:	f104 0919 	add.w	r9, r4, #25
 800a022:	e7f4      	b.n	800a00e <_printf_float+0x41e>

0800a024 <_printf_common>:
 800a024:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a028:	4616      	mov	r6, r2
 800a02a:	4698      	mov	r8, r3
 800a02c:	688a      	ldr	r2, [r1, #8]
 800a02e:	690b      	ldr	r3, [r1, #16]
 800a030:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a034:	4293      	cmp	r3, r2
 800a036:	bfb8      	it	lt
 800a038:	4613      	movlt	r3, r2
 800a03a:	6033      	str	r3, [r6, #0]
 800a03c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a040:	4607      	mov	r7, r0
 800a042:	460c      	mov	r4, r1
 800a044:	b10a      	cbz	r2, 800a04a <_printf_common+0x26>
 800a046:	3301      	adds	r3, #1
 800a048:	6033      	str	r3, [r6, #0]
 800a04a:	6823      	ldr	r3, [r4, #0]
 800a04c:	0699      	lsls	r1, r3, #26
 800a04e:	bf42      	ittt	mi
 800a050:	6833      	ldrmi	r3, [r6, #0]
 800a052:	3302      	addmi	r3, #2
 800a054:	6033      	strmi	r3, [r6, #0]
 800a056:	6825      	ldr	r5, [r4, #0]
 800a058:	f015 0506 	ands.w	r5, r5, #6
 800a05c:	d106      	bne.n	800a06c <_printf_common+0x48>
 800a05e:	f104 0a19 	add.w	sl, r4, #25
 800a062:	68e3      	ldr	r3, [r4, #12]
 800a064:	6832      	ldr	r2, [r6, #0]
 800a066:	1a9b      	subs	r3, r3, r2
 800a068:	42ab      	cmp	r3, r5
 800a06a:	dc26      	bgt.n	800a0ba <_printf_common+0x96>
 800a06c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a070:	6822      	ldr	r2, [r4, #0]
 800a072:	3b00      	subs	r3, #0
 800a074:	bf18      	it	ne
 800a076:	2301      	movne	r3, #1
 800a078:	0692      	lsls	r2, r2, #26
 800a07a:	d42b      	bmi.n	800a0d4 <_printf_common+0xb0>
 800a07c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a080:	4641      	mov	r1, r8
 800a082:	4638      	mov	r0, r7
 800a084:	47c8      	blx	r9
 800a086:	3001      	adds	r0, #1
 800a088:	d01e      	beq.n	800a0c8 <_printf_common+0xa4>
 800a08a:	6823      	ldr	r3, [r4, #0]
 800a08c:	6922      	ldr	r2, [r4, #16]
 800a08e:	f003 0306 	and.w	r3, r3, #6
 800a092:	2b04      	cmp	r3, #4
 800a094:	bf02      	ittt	eq
 800a096:	68e5      	ldreq	r5, [r4, #12]
 800a098:	6833      	ldreq	r3, [r6, #0]
 800a09a:	1aed      	subeq	r5, r5, r3
 800a09c:	68a3      	ldr	r3, [r4, #8]
 800a09e:	bf0c      	ite	eq
 800a0a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a0a4:	2500      	movne	r5, #0
 800a0a6:	4293      	cmp	r3, r2
 800a0a8:	bfc4      	itt	gt
 800a0aa:	1a9b      	subgt	r3, r3, r2
 800a0ac:	18ed      	addgt	r5, r5, r3
 800a0ae:	2600      	movs	r6, #0
 800a0b0:	341a      	adds	r4, #26
 800a0b2:	42b5      	cmp	r5, r6
 800a0b4:	d11a      	bne.n	800a0ec <_printf_common+0xc8>
 800a0b6:	2000      	movs	r0, #0
 800a0b8:	e008      	b.n	800a0cc <_printf_common+0xa8>
 800a0ba:	2301      	movs	r3, #1
 800a0bc:	4652      	mov	r2, sl
 800a0be:	4641      	mov	r1, r8
 800a0c0:	4638      	mov	r0, r7
 800a0c2:	47c8      	blx	r9
 800a0c4:	3001      	adds	r0, #1
 800a0c6:	d103      	bne.n	800a0d0 <_printf_common+0xac>
 800a0c8:	f04f 30ff 	mov.w	r0, #4294967295
 800a0cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0d0:	3501      	adds	r5, #1
 800a0d2:	e7c6      	b.n	800a062 <_printf_common+0x3e>
 800a0d4:	18e1      	adds	r1, r4, r3
 800a0d6:	1c5a      	adds	r2, r3, #1
 800a0d8:	2030      	movs	r0, #48	@ 0x30
 800a0da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a0de:	4422      	add	r2, r4
 800a0e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a0e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a0e8:	3302      	adds	r3, #2
 800a0ea:	e7c7      	b.n	800a07c <_printf_common+0x58>
 800a0ec:	2301      	movs	r3, #1
 800a0ee:	4622      	mov	r2, r4
 800a0f0:	4641      	mov	r1, r8
 800a0f2:	4638      	mov	r0, r7
 800a0f4:	47c8      	blx	r9
 800a0f6:	3001      	adds	r0, #1
 800a0f8:	d0e6      	beq.n	800a0c8 <_printf_common+0xa4>
 800a0fa:	3601      	adds	r6, #1
 800a0fc:	e7d9      	b.n	800a0b2 <_printf_common+0x8e>
	...

0800a100 <_printf_i>:
 800a100:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a104:	7e0f      	ldrb	r7, [r1, #24]
 800a106:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a108:	2f78      	cmp	r7, #120	@ 0x78
 800a10a:	4691      	mov	r9, r2
 800a10c:	4680      	mov	r8, r0
 800a10e:	460c      	mov	r4, r1
 800a110:	469a      	mov	sl, r3
 800a112:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a116:	d807      	bhi.n	800a128 <_printf_i+0x28>
 800a118:	2f62      	cmp	r7, #98	@ 0x62
 800a11a:	d80a      	bhi.n	800a132 <_printf_i+0x32>
 800a11c:	2f00      	cmp	r7, #0
 800a11e:	f000 80d2 	beq.w	800a2c6 <_printf_i+0x1c6>
 800a122:	2f58      	cmp	r7, #88	@ 0x58
 800a124:	f000 80b9 	beq.w	800a29a <_printf_i+0x19a>
 800a128:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a12c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a130:	e03a      	b.n	800a1a8 <_printf_i+0xa8>
 800a132:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a136:	2b15      	cmp	r3, #21
 800a138:	d8f6      	bhi.n	800a128 <_printf_i+0x28>
 800a13a:	a101      	add	r1, pc, #4	@ (adr r1, 800a140 <_printf_i+0x40>)
 800a13c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a140:	0800a199 	.word	0x0800a199
 800a144:	0800a1ad 	.word	0x0800a1ad
 800a148:	0800a129 	.word	0x0800a129
 800a14c:	0800a129 	.word	0x0800a129
 800a150:	0800a129 	.word	0x0800a129
 800a154:	0800a129 	.word	0x0800a129
 800a158:	0800a1ad 	.word	0x0800a1ad
 800a15c:	0800a129 	.word	0x0800a129
 800a160:	0800a129 	.word	0x0800a129
 800a164:	0800a129 	.word	0x0800a129
 800a168:	0800a129 	.word	0x0800a129
 800a16c:	0800a2ad 	.word	0x0800a2ad
 800a170:	0800a1d7 	.word	0x0800a1d7
 800a174:	0800a267 	.word	0x0800a267
 800a178:	0800a129 	.word	0x0800a129
 800a17c:	0800a129 	.word	0x0800a129
 800a180:	0800a2cf 	.word	0x0800a2cf
 800a184:	0800a129 	.word	0x0800a129
 800a188:	0800a1d7 	.word	0x0800a1d7
 800a18c:	0800a129 	.word	0x0800a129
 800a190:	0800a129 	.word	0x0800a129
 800a194:	0800a26f 	.word	0x0800a26f
 800a198:	6833      	ldr	r3, [r6, #0]
 800a19a:	1d1a      	adds	r2, r3, #4
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	6032      	str	r2, [r6, #0]
 800a1a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a1a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a1a8:	2301      	movs	r3, #1
 800a1aa:	e09d      	b.n	800a2e8 <_printf_i+0x1e8>
 800a1ac:	6833      	ldr	r3, [r6, #0]
 800a1ae:	6820      	ldr	r0, [r4, #0]
 800a1b0:	1d19      	adds	r1, r3, #4
 800a1b2:	6031      	str	r1, [r6, #0]
 800a1b4:	0606      	lsls	r6, r0, #24
 800a1b6:	d501      	bpl.n	800a1bc <_printf_i+0xbc>
 800a1b8:	681d      	ldr	r5, [r3, #0]
 800a1ba:	e003      	b.n	800a1c4 <_printf_i+0xc4>
 800a1bc:	0645      	lsls	r5, r0, #25
 800a1be:	d5fb      	bpl.n	800a1b8 <_printf_i+0xb8>
 800a1c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a1c4:	2d00      	cmp	r5, #0
 800a1c6:	da03      	bge.n	800a1d0 <_printf_i+0xd0>
 800a1c8:	232d      	movs	r3, #45	@ 0x2d
 800a1ca:	426d      	negs	r5, r5
 800a1cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a1d0:	4859      	ldr	r0, [pc, #356]	@ (800a338 <_printf_i+0x238>)
 800a1d2:	230a      	movs	r3, #10
 800a1d4:	e011      	b.n	800a1fa <_printf_i+0xfa>
 800a1d6:	6821      	ldr	r1, [r4, #0]
 800a1d8:	6833      	ldr	r3, [r6, #0]
 800a1da:	0608      	lsls	r0, r1, #24
 800a1dc:	f853 5b04 	ldr.w	r5, [r3], #4
 800a1e0:	d402      	bmi.n	800a1e8 <_printf_i+0xe8>
 800a1e2:	0649      	lsls	r1, r1, #25
 800a1e4:	bf48      	it	mi
 800a1e6:	b2ad      	uxthmi	r5, r5
 800a1e8:	2f6f      	cmp	r7, #111	@ 0x6f
 800a1ea:	4853      	ldr	r0, [pc, #332]	@ (800a338 <_printf_i+0x238>)
 800a1ec:	6033      	str	r3, [r6, #0]
 800a1ee:	bf14      	ite	ne
 800a1f0:	230a      	movne	r3, #10
 800a1f2:	2308      	moveq	r3, #8
 800a1f4:	2100      	movs	r1, #0
 800a1f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a1fa:	6866      	ldr	r6, [r4, #4]
 800a1fc:	60a6      	str	r6, [r4, #8]
 800a1fe:	2e00      	cmp	r6, #0
 800a200:	bfa2      	ittt	ge
 800a202:	6821      	ldrge	r1, [r4, #0]
 800a204:	f021 0104 	bicge.w	r1, r1, #4
 800a208:	6021      	strge	r1, [r4, #0]
 800a20a:	b90d      	cbnz	r5, 800a210 <_printf_i+0x110>
 800a20c:	2e00      	cmp	r6, #0
 800a20e:	d04b      	beq.n	800a2a8 <_printf_i+0x1a8>
 800a210:	4616      	mov	r6, r2
 800a212:	fbb5 f1f3 	udiv	r1, r5, r3
 800a216:	fb03 5711 	mls	r7, r3, r1, r5
 800a21a:	5dc7      	ldrb	r7, [r0, r7]
 800a21c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a220:	462f      	mov	r7, r5
 800a222:	42bb      	cmp	r3, r7
 800a224:	460d      	mov	r5, r1
 800a226:	d9f4      	bls.n	800a212 <_printf_i+0x112>
 800a228:	2b08      	cmp	r3, #8
 800a22a:	d10b      	bne.n	800a244 <_printf_i+0x144>
 800a22c:	6823      	ldr	r3, [r4, #0]
 800a22e:	07df      	lsls	r7, r3, #31
 800a230:	d508      	bpl.n	800a244 <_printf_i+0x144>
 800a232:	6923      	ldr	r3, [r4, #16]
 800a234:	6861      	ldr	r1, [r4, #4]
 800a236:	4299      	cmp	r1, r3
 800a238:	bfde      	ittt	le
 800a23a:	2330      	movle	r3, #48	@ 0x30
 800a23c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a240:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a244:	1b92      	subs	r2, r2, r6
 800a246:	6122      	str	r2, [r4, #16]
 800a248:	f8cd a000 	str.w	sl, [sp]
 800a24c:	464b      	mov	r3, r9
 800a24e:	aa03      	add	r2, sp, #12
 800a250:	4621      	mov	r1, r4
 800a252:	4640      	mov	r0, r8
 800a254:	f7ff fee6 	bl	800a024 <_printf_common>
 800a258:	3001      	adds	r0, #1
 800a25a:	d14a      	bne.n	800a2f2 <_printf_i+0x1f2>
 800a25c:	f04f 30ff 	mov.w	r0, #4294967295
 800a260:	b004      	add	sp, #16
 800a262:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a266:	6823      	ldr	r3, [r4, #0]
 800a268:	f043 0320 	orr.w	r3, r3, #32
 800a26c:	6023      	str	r3, [r4, #0]
 800a26e:	4833      	ldr	r0, [pc, #204]	@ (800a33c <_printf_i+0x23c>)
 800a270:	2778      	movs	r7, #120	@ 0x78
 800a272:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a276:	6823      	ldr	r3, [r4, #0]
 800a278:	6831      	ldr	r1, [r6, #0]
 800a27a:	061f      	lsls	r7, r3, #24
 800a27c:	f851 5b04 	ldr.w	r5, [r1], #4
 800a280:	d402      	bmi.n	800a288 <_printf_i+0x188>
 800a282:	065f      	lsls	r7, r3, #25
 800a284:	bf48      	it	mi
 800a286:	b2ad      	uxthmi	r5, r5
 800a288:	6031      	str	r1, [r6, #0]
 800a28a:	07d9      	lsls	r1, r3, #31
 800a28c:	bf44      	itt	mi
 800a28e:	f043 0320 	orrmi.w	r3, r3, #32
 800a292:	6023      	strmi	r3, [r4, #0]
 800a294:	b11d      	cbz	r5, 800a29e <_printf_i+0x19e>
 800a296:	2310      	movs	r3, #16
 800a298:	e7ac      	b.n	800a1f4 <_printf_i+0xf4>
 800a29a:	4827      	ldr	r0, [pc, #156]	@ (800a338 <_printf_i+0x238>)
 800a29c:	e7e9      	b.n	800a272 <_printf_i+0x172>
 800a29e:	6823      	ldr	r3, [r4, #0]
 800a2a0:	f023 0320 	bic.w	r3, r3, #32
 800a2a4:	6023      	str	r3, [r4, #0]
 800a2a6:	e7f6      	b.n	800a296 <_printf_i+0x196>
 800a2a8:	4616      	mov	r6, r2
 800a2aa:	e7bd      	b.n	800a228 <_printf_i+0x128>
 800a2ac:	6833      	ldr	r3, [r6, #0]
 800a2ae:	6825      	ldr	r5, [r4, #0]
 800a2b0:	6961      	ldr	r1, [r4, #20]
 800a2b2:	1d18      	adds	r0, r3, #4
 800a2b4:	6030      	str	r0, [r6, #0]
 800a2b6:	062e      	lsls	r6, r5, #24
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	d501      	bpl.n	800a2c0 <_printf_i+0x1c0>
 800a2bc:	6019      	str	r1, [r3, #0]
 800a2be:	e002      	b.n	800a2c6 <_printf_i+0x1c6>
 800a2c0:	0668      	lsls	r0, r5, #25
 800a2c2:	d5fb      	bpl.n	800a2bc <_printf_i+0x1bc>
 800a2c4:	8019      	strh	r1, [r3, #0]
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	6123      	str	r3, [r4, #16]
 800a2ca:	4616      	mov	r6, r2
 800a2cc:	e7bc      	b.n	800a248 <_printf_i+0x148>
 800a2ce:	6833      	ldr	r3, [r6, #0]
 800a2d0:	1d1a      	adds	r2, r3, #4
 800a2d2:	6032      	str	r2, [r6, #0]
 800a2d4:	681e      	ldr	r6, [r3, #0]
 800a2d6:	6862      	ldr	r2, [r4, #4]
 800a2d8:	2100      	movs	r1, #0
 800a2da:	4630      	mov	r0, r6
 800a2dc:	f7f6 f800 	bl	80002e0 <memchr>
 800a2e0:	b108      	cbz	r0, 800a2e6 <_printf_i+0x1e6>
 800a2e2:	1b80      	subs	r0, r0, r6
 800a2e4:	6060      	str	r0, [r4, #4]
 800a2e6:	6863      	ldr	r3, [r4, #4]
 800a2e8:	6123      	str	r3, [r4, #16]
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a2f0:	e7aa      	b.n	800a248 <_printf_i+0x148>
 800a2f2:	6923      	ldr	r3, [r4, #16]
 800a2f4:	4632      	mov	r2, r6
 800a2f6:	4649      	mov	r1, r9
 800a2f8:	4640      	mov	r0, r8
 800a2fa:	47d0      	blx	sl
 800a2fc:	3001      	adds	r0, #1
 800a2fe:	d0ad      	beq.n	800a25c <_printf_i+0x15c>
 800a300:	6823      	ldr	r3, [r4, #0]
 800a302:	079b      	lsls	r3, r3, #30
 800a304:	d413      	bmi.n	800a32e <_printf_i+0x22e>
 800a306:	68e0      	ldr	r0, [r4, #12]
 800a308:	9b03      	ldr	r3, [sp, #12]
 800a30a:	4298      	cmp	r0, r3
 800a30c:	bfb8      	it	lt
 800a30e:	4618      	movlt	r0, r3
 800a310:	e7a6      	b.n	800a260 <_printf_i+0x160>
 800a312:	2301      	movs	r3, #1
 800a314:	4632      	mov	r2, r6
 800a316:	4649      	mov	r1, r9
 800a318:	4640      	mov	r0, r8
 800a31a:	47d0      	blx	sl
 800a31c:	3001      	adds	r0, #1
 800a31e:	d09d      	beq.n	800a25c <_printf_i+0x15c>
 800a320:	3501      	adds	r5, #1
 800a322:	68e3      	ldr	r3, [r4, #12]
 800a324:	9903      	ldr	r1, [sp, #12]
 800a326:	1a5b      	subs	r3, r3, r1
 800a328:	42ab      	cmp	r3, r5
 800a32a:	dcf2      	bgt.n	800a312 <_printf_i+0x212>
 800a32c:	e7eb      	b.n	800a306 <_printf_i+0x206>
 800a32e:	2500      	movs	r5, #0
 800a330:	f104 0619 	add.w	r6, r4, #25
 800a334:	e7f5      	b.n	800a322 <_printf_i+0x222>
 800a336:	bf00      	nop
 800a338:	0800ea8e 	.word	0x0800ea8e
 800a33c:	0800ea9f 	.word	0x0800ea9f

0800a340 <std>:
 800a340:	2300      	movs	r3, #0
 800a342:	b510      	push	{r4, lr}
 800a344:	4604      	mov	r4, r0
 800a346:	e9c0 3300 	strd	r3, r3, [r0]
 800a34a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a34e:	6083      	str	r3, [r0, #8]
 800a350:	8181      	strh	r1, [r0, #12]
 800a352:	6643      	str	r3, [r0, #100]	@ 0x64
 800a354:	81c2      	strh	r2, [r0, #14]
 800a356:	6183      	str	r3, [r0, #24]
 800a358:	4619      	mov	r1, r3
 800a35a:	2208      	movs	r2, #8
 800a35c:	305c      	adds	r0, #92	@ 0x5c
 800a35e:	f000 f8f4 	bl	800a54a <memset>
 800a362:	4b0d      	ldr	r3, [pc, #52]	@ (800a398 <std+0x58>)
 800a364:	6263      	str	r3, [r4, #36]	@ 0x24
 800a366:	4b0d      	ldr	r3, [pc, #52]	@ (800a39c <std+0x5c>)
 800a368:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a36a:	4b0d      	ldr	r3, [pc, #52]	@ (800a3a0 <std+0x60>)
 800a36c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a36e:	4b0d      	ldr	r3, [pc, #52]	@ (800a3a4 <std+0x64>)
 800a370:	6323      	str	r3, [r4, #48]	@ 0x30
 800a372:	4b0d      	ldr	r3, [pc, #52]	@ (800a3a8 <std+0x68>)
 800a374:	6224      	str	r4, [r4, #32]
 800a376:	429c      	cmp	r4, r3
 800a378:	d006      	beq.n	800a388 <std+0x48>
 800a37a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a37e:	4294      	cmp	r4, r2
 800a380:	d002      	beq.n	800a388 <std+0x48>
 800a382:	33d0      	adds	r3, #208	@ 0xd0
 800a384:	429c      	cmp	r4, r3
 800a386:	d105      	bne.n	800a394 <std+0x54>
 800a388:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a38c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a390:	f000 b958 	b.w	800a644 <__retarget_lock_init_recursive>
 800a394:	bd10      	pop	{r4, pc}
 800a396:	bf00      	nop
 800a398:	0800a4c5 	.word	0x0800a4c5
 800a39c:	0800a4e7 	.word	0x0800a4e7
 800a3a0:	0800a51f 	.word	0x0800a51f
 800a3a4:	0800a543 	.word	0x0800a543
 800a3a8:	24001060 	.word	0x24001060

0800a3ac <stdio_exit_handler>:
 800a3ac:	4a02      	ldr	r2, [pc, #8]	@ (800a3b8 <stdio_exit_handler+0xc>)
 800a3ae:	4903      	ldr	r1, [pc, #12]	@ (800a3bc <stdio_exit_handler+0x10>)
 800a3b0:	4803      	ldr	r0, [pc, #12]	@ (800a3c0 <stdio_exit_handler+0x14>)
 800a3b2:	f000 b869 	b.w	800a488 <_fwalk_sglue>
 800a3b6:	bf00      	nop
 800a3b8:	24000068 	.word	0x24000068
 800a3bc:	0800bc19 	.word	0x0800bc19
 800a3c0:	24000078 	.word	0x24000078

0800a3c4 <cleanup_stdio>:
 800a3c4:	6841      	ldr	r1, [r0, #4]
 800a3c6:	4b0c      	ldr	r3, [pc, #48]	@ (800a3f8 <cleanup_stdio+0x34>)
 800a3c8:	4299      	cmp	r1, r3
 800a3ca:	b510      	push	{r4, lr}
 800a3cc:	4604      	mov	r4, r0
 800a3ce:	d001      	beq.n	800a3d4 <cleanup_stdio+0x10>
 800a3d0:	f001 fc22 	bl	800bc18 <_fflush_r>
 800a3d4:	68a1      	ldr	r1, [r4, #8]
 800a3d6:	4b09      	ldr	r3, [pc, #36]	@ (800a3fc <cleanup_stdio+0x38>)
 800a3d8:	4299      	cmp	r1, r3
 800a3da:	d002      	beq.n	800a3e2 <cleanup_stdio+0x1e>
 800a3dc:	4620      	mov	r0, r4
 800a3de:	f001 fc1b 	bl	800bc18 <_fflush_r>
 800a3e2:	68e1      	ldr	r1, [r4, #12]
 800a3e4:	4b06      	ldr	r3, [pc, #24]	@ (800a400 <cleanup_stdio+0x3c>)
 800a3e6:	4299      	cmp	r1, r3
 800a3e8:	d004      	beq.n	800a3f4 <cleanup_stdio+0x30>
 800a3ea:	4620      	mov	r0, r4
 800a3ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3f0:	f001 bc12 	b.w	800bc18 <_fflush_r>
 800a3f4:	bd10      	pop	{r4, pc}
 800a3f6:	bf00      	nop
 800a3f8:	24001060 	.word	0x24001060
 800a3fc:	240010c8 	.word	0x240010c8
 800a400:	24001130 	.word	0x24001130

0800a404 <global_stdio_init.part.0>:
 800a404:	b510      	push	{r4, lr}
 800a406:	4b0b      	ldr	r3, [pc, #44]	@ (800a434 <global_stdio_init.part.0+0x30>)
 800a408:	4c0b      	ldr	r4, [pc, #44]	@ (800a438 <global_stdio_init.part.0+0x34>)
 800a40a:	4a0c      	ldr	r2, [pc, #48]	@ (800a43c <global_stdio_init.part.0+0x38>)
 800a40c:	601a      	str	r2, [r3, #0]
 800a40e:	4620      	mov	r0, r4
 800a410:	2200      	movs	r2, #0
 800a412:	2104      	movs	r1, #4
 800a414:	f7ff ff94 	bl	800a340 <std>
 800a418:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a41c:	2201      	movs	r2, #1
 800a41e:	2109      	movs	r1, #9
 800a420:	f7ff ff8e 	bl	800a340 <std>
 800a424:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a428:	2202      	movs	r2, #2
 800a42a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a42e:	2112      	movs	r1, #18
 800a430:	f7ff bf86 	b.w	800a340 <std>
 800a434:	24001198 	.word	0x24001198
 800a438:	24001060 	.word	0x24001060
 800a43c:	0800a3ad 	.word	0x0800a3ad

0800a440 <__sfp_lock_acquire>:
 800a440:	4801      	ldr	r0, [pc, #4]	@ (800a448 <__sfp_lock_acquire+0x8>)
 800a442:	f000 b900 	b.w	800a646 <__retarget_lock_acquire_recursive>
 800a446:	bf00      	nop
 800a448:	240011a1 	.word	0x240011a1

0800a44c <__sfp_lock_release>:
 800a44c:	4801      	ldr	r0, [pc, #4]	@ (800a454 <__sfp_lock_release+0x8>)
 800a44e:	f000 b8fb 	b.w	800a648 <__retarget_lock_release_recursive>
 800a452:	bf00      	nop
 800a454:	240011a1 	.word	0x240011a1

0800a458 <__sinit>:
 800a458:	b510      	push	{r4, lr}
 800a45a:	4604      	mov	r4, r0
 800a45c:	f7ff fff0 	bl	800a440 <__sfp_lock_acquire>
 800a460:	6a23      	ldr	r3, [r4, #32]
 800a462:	b11b      	cbz	r3, 800a46c <__sinit+0x14>
 800a464:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a468:	f7ff bff0 	b.w	800a44c <__sfp_lock_release>
 800a46c:	4b04      	ldr	r3, [pc, #16]	@ (800a480 <__sinit+0x28>)
 800a46e:	6223      	str	r3, [r4, #32]
 800a470:	4b04      	ldr	r3, [pc, #16]	@ (800a484 <__sinit+0x2c>)
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d1f5      	bne.n	800a464 <__sinit+0xc>
 800a478:	f7ff ffc4 	bl	800a404 <global_stdio_init.part.0>
 800a47c:	e7f2      	b.n	800a464 <__sinit+0xc>
 800a47e:	bf00      	nop
 800a480:	0800a3c5 	.word	0x0800a3c5
 800a484:	24001198 	.word	0x24001198

0800a488 <_fwalk_sglue>:
 800a488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a48c:	4607      	mov	r7, r0
 800a48e:	4688      	mov	r8, r1
 800a490:	4614      	mov	r4, r2
 800a492:	2600      	movs	r6, #0
 800a494:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a498:	f1b9 0901 	subs.w	r9, r9, #1
 800a49c:	d505      	bpl.n	800a4aa <_fwalk_sglue+0x22>
 800a49e:	6824      	ldr	r4, [r4, #0]
 800a4a0:	2c00      	cmp	r4, #0
 800a4a2:	d1f7      	bne.n	800a494 <_fwalk_sglue+0xc>
 800a4a4:	4630      	mov	r0, r6
 800a4a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4aa:	89ab      	ldrh	r3, [r5, #12]
 800a4ac:	2b01      	cmp	r3, #1
 800a4ae:	d907      	bls.n	800a4c0 <_fwalk_sglue+0x38>
 800a4b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a4b4:	3301      	adds	r3, #1
 800a4b6:	d003      	beq.n	800a4c0 <_fwalk_sglue+0x38>
 800a4b8:	4629      	mov	r1, r5
 800a4ba:	4638      	mov	r0, r7
 800a4bc:	47c0      	blx	r8
 800a4be:	4306      	orrs	r6, r0
 800a4c0:	3568      	adds	r5, #104	@ 0x68
 800a4c2:	e7e9      	b.n	800a498 <_fwalk_sglue+0x10>

0800a4c4 <__sread>:
 800a4c4:	b510      	push	{r4, lr}
 800a4c6:	460c      	mov	r4, r1
 800a4c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4cc:	f000 f86c 	bl	800a5a8 <_read_r>
 800a4d0:	2800      	cmp	r0, #0
 800a4d2:	bfab      	itete	ge
 800a4d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a4d6:	89a3      	ldrhlt	r3, [r4, #12]
 800a4d8:	181b      	addge	r3, r3, r0
 800a4da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a4de:	bfac      	ite	ge
 800a4e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a4e2:	81a3      	strhlt	r3, [r4, #12]
 800a4e4:	bd10      	pop	{r4, pc}

0800a4e6 <__swrite>:
 800a4e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4ea:	461f      	mov	r7, r3
 800a4ec:	898b      	ldrh	r3, [r1, #12]
 800a4ee:	05db      	lsls	r3, r3, #23
 800a4f0:	4605      	mov	r5, r0
 800a4f2:	460c      	mov	r4, r1
 800a4f4:	4616      	mov	r6, r2
 800a4f6:	d505      	bpl.n	800a504 <__swrite+0x1e>
 800a4f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4fc:	2302      	movs	r3, #2
 800a4fe:	2200      	movs	r2, #0
 800a500:	f000 f840 	bl	800a584 <_lseek_r>
 800a504:	89a3      	ldrh	r3, [r4, #12]
 800a506:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a50a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a50e:	81a3      	strh	r3, [r4, #12]
 800a510:	4632      	mov	r2, r6
 800a512:	463b      	mov	r3, r7
 800a514:	4628      	mov	r0, r5
 800a516:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a51a:	f000 b857 	b.w	800a5cc <_write_r>

0800a51e <__sseek>:
 800a51e:	b510      	push	{r4, lr}
 800a520:	460c      	mov	r4, r1
 800a522:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a526:	f000 f82d 	bl	800a584 <_lseek_r>
 800a52a:	1c43      	adds	r3, r0, #1
 800a52c:	89a3      	ldrh	r3, [r4, #12]
 800a52e:	bf15      	itete	ne
 800a530:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a532:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a536:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a53a:	81a3      	strheq	r3, [r4, #12]
 800a53c:	bf18      	it	ne
 800a53e:	81a3      	strhne	r3, [r4, #12]
 800a540:	bd10      	pop	{r4, pc}

0800a542 <__sclose>:
 800a542:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a546:	f000 b80d 	b.w	800a564 <_close_r>

0800a54a <memset>:
 800a54a:	4402      	add	r2, r0
 800a54c:	4603      	mov	r3, r0
 800a54e:	4293      	cmp	r3, r2
 800a550:	d100      	bne.n	800a554 <memset+0xa>
 800a552:	4770      	bx	lr
 800a554:	f803 1b01 	strb.w	r1, [r3], #1
 800a558:	e7f9      	b.n	800a54e <memset+0x4>
	...

0800a55c <_localeconv_r>:
 800a55c:	4800      	ldr	r0, [pc, #0]	@ (800a560 <_localeconv_r+0x4>)
 800a55e:	4770      	bx	lr
 800a560:	240001b4 	.word	0x240001b4

0800a564 <_close_r>:
 800a564:	b538      	push	{r3, r4, r5, lr}
 800a566:	4d06      	ldr	r5, [pc, #24]	@ (800a580 <_close_r+0x1c>)
 800a568:	2300      	movs	r3, #0
 800a56a:	4604      	mov	r4, r0
 800a56c:	4608      	mov	r0, r1
 800a56e:	602b      	str	r3, [r5, #0]
 800a570:	f7f9 fdf9 	bl	8004166 <_close>
 800a574:	1c43      	adds	r3, r0, #1
 800a576:	d102      	bne.n	800a57e <_close_r+0x1a>
 800a578:	682b      	ldr	r3, [r5, #0]
 800a57a:	b103      	cbz	r3, 800a57e <_close_r+0x1a>
 800a57c:	6023      	str	r3, [r4, #0]
 800a57e:	bd38      	pop	{r3, r4, r5, pc}
 800a580:	2400119c 	.word	0x2400119c

0800a584 <_lseek_r>:
 800a584:	b538      	push	{r3, r4, r5, lr}
 800a586:	4d07      	ldr	r5, [pc, #28]	@ (800a5a4 <_lseek_r+0x20>)
 800a588:	4604      	mov	r4, r0
 800a58a:	4608      	mov	r0, r1
 800a58c:	4611      	mov	r1, r2
 800a58e:	2200      	movs	r2, #0
 800a590:	602a      	str	r2, [r5, #0]
 800a592:	461a      	mov	r2, r3
 800a594:	f7f9 fe0e 	bl	80041b4 <_lseek>
 800a598:	1c43      	adds	r3, r0, #1
 800a59a:	d102      	bne.n	800a5a2 <_lseek_r+0x1e>
 800a59c:	682b      	ldr	r3, [r5, #0]
 800a59e:	b103      	cbz	r3, 800a5a2 <_lseek_r+0x1e>
 800a5a0:	6023      	str	r3, [r4, #0]
 800a5a2:	bd38      	pop	{r3, r4, r5, pc}
 800a5a4:	2400119c 	.word	0x2400119c

0800a5a8 <_read_r>:
 800a5a8:	b538      	push	{r3, r4, r5, lr}
 800a5aa:	4d07      	ldr	r5, [pc, #28]	@ (800a5c8 <_read_r+0x20>)
 800a5ac:	4604      	mov	r4, r0
 800a5ae:	4608      	mov	r0, r1
 800a5b0:	4611      	mov	r1, r2
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	602a      	str	r2, [r5, #0]
 800a5b6:	461a      	mov	r2, r3
 800a5b8:	f7f9 fd9c 	bl	80040f4 <_read>
 800a5bc:	1c43      	adds	r3, r0, #1
 800a5be:	d102      	bne.n	800a5c6 <_read_r+0x1e>
 800a5c0:	682b      	ldr	r3, [r5, #0]
 800a5c2:	b103      	cbz	r3, 800a5c6 <_read_r+0x1e>
 800a5c4:	6023      	str	r3, [r4, #0]
 800a5c6:	bd38      	pop	{r3, r4, r5, pc}
 800a5c8:	2400119c 	.word	0x2400119c

0800a5cc <_write_r>:
 800a5cc:	b538      	push	{r3, r4, r5, lr}
 800a5ce:	4d07      	ldr	r5, [pc, #28]	@ (800a5ec <_write_r+0x20>)
 800a5d0:	4604      	mov	r4, r0
 800a5d2:	4608      	mov	r0, r1
 800a5d4:	4611      	mov	r1, r2
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	602a      	str	r2, [r5, #0]
 800a5da:	461a      	mov	r2, r3
 800a5dc:	f7f9 fda7 	bl	800412e <_write>
 800a5e0:	1c43      	adds	r3, r0, #1
 800a5e2:	d102      	bne.n	800a5ea <_write_r+0x1e>
 800a5e4:	682b      	ldr	r3, [r5, #0]
 800a5e6:	b103      	cbz	r3, 800a5ea <_write_r+0x1e>
 800a5e8:	6023      	str	r3, [r4, #0]
 800a5ea:	bd38      	pop	{r3, r4, r5, pc}
 800a5ec:	2400119c 	.word	0x2400119c

0800a5f0 <__errno>:
 800a5f0:	4b01      	ldr	r3, [pc, #4]	@ (800a5f8 <__errno+0x8>)
 800a5f2:	6818      	ldr	r0, [r3, #0]
 800a5f4:	4770      	bx	lr
 800a5f6:	bf00      	nop
 800a5f8:	24000074 	.word	0x24000074

0800a5fc <__libc_init_array>:
 800a5fc:	b570      	push	{r4, r5, r6, lr}
 800a5fe:	4d0d      	ldr	r5, [pc, #52]	@ (800a634 <__libc_init_array+0x38>)
 800a600:	4c0d      	ldr	r4, [pc, #52]	@ (800a638 <__libc_init_array+0x3c>)
 800a602:	1b64      	subs	r4, r4, r5
 800a604:	10a4      	asrs	r4, r4, #2
 800a606:	2600      	movs	r6, #0
 800a608:	42a6      	cmp	r6, r4
 800a60a:	d109      	bne.n	800a620 <__libc_init_array+0x24>
 800a60c:	4d0b      	ldr	r5, [pc, #44]	@ (800a63c <__libc_init_array+0x40>)
 800a60e:	4c0c      	ldr	r4, [pc, #48]	@ (800a640 <__libc_init_array+0x44>)
 800a610:	f001 fe50 	bl	800c2b4 <_init>
 800a614:	1b64      	subs	r4, r4, r5
 800a616:	10a4      	asrs	r4, r4, #2
 800a618:	2600      	movs	r6, #0
 800a61a:	42a6      	cmp	r6, r4
 800a61c:	d105      	bne.n	800a62a <__libc_init_array+0x2e>
 800a61e:	bd70      	pop	{r4, r5, r6, pc}
 800a620:	f855 3b04 	ldr.w	r3, [r5], #4
 800a624:	4798      	blx	r3
 800a626:	3601      	adds	r6, #1
 800a628:	e7ee      	b.n	800a608 <__libc_init_array+0xc>
 800a62a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a62e:	4798      	blx	r3
 800a630:	3601      	adds	r6, #1
 800a632:	e7f2      	b.n	800a61a <__libc_init_array+0x1e>
 800a634:	0800edf8 	.word	0x0800edf8
 800a638:	0800edf8 	.word	0x0800edf8
 800a63c:	0800edf8 	.word	0x0800edf8
 800a640:	0800edfc 	.word	0x0800edfc

0800a644 <__retarget_lock_init_recursive>:
 800a644:	4770      	bx	lr

0800a646 <__retarget_lock_acquire_recursive>:
 800a646:	4770      	bx	lr

0800a648 <__retarget_lock_release_recursive>:
 800a648:	4770      	bx	lr

0800a64a <quorem>:
 800a64a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a64e:	6903      	ldr	r3, [r0, #16]
 800a650:	690c      	ldr	r4, [r1, #16]
 800a652:	42a3      	cmp	r3, r4
 800a654:	4607      	mov	r7, r0
 800a656:	db7e      	blt.n	800a756 <quorem+0x10c>
 800a658:	3c01      	subs	r4, #1
 800a65a:	f101 0814 	add.w	r8, r1, #20
 800a65e:	00a3      	lsls	r3, r4, #2
 800a660:	f100 0514 	add.w	r5, r0, #20
 800a664:	9300      	str	r3, [sp, #0]
 800a666:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a66a:	9301      	str	r3, [sp, #4]
 800a66c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a670:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a674:	3301      	adds	r3, #1
 800a676:	429a      	cmp	r2, r3
 800a678:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a67c:	fbb2 f6f3 	udiv	r6, r2, r3
 800a680:	d32e      	bcc.n	800a6e0 <quorem+0x96>
 800a682:	f04f 0a00 	mov.w	sl, #0
 800a686:	46c4      	mov	ip, r8
 800a688:	46ae      	mov	lr, r5
 800a68a:	46d3      	mov	fp, sl
 800a68c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a690:	b298      	uxth	r0, r3
 800a692:	fb06 a000 	mla	r0, r6, r0, sl
 800a696:	0c02      	lsrs	r2, r0, #16
 800a698:	0c1b      	lsrs	r3, r3, #16
 800a69a:	fb06 2303 	mla	r3, r6, r3, r2
 800a69e:	f8de 2000 	ldr.w	r2, [lr]
 800a6a2:	b280      	uxth	r0, r0
 800a6a4:	b292      	uxth	r2, r2
 800a6a6:	1a12      	subs	r2, r2, r0
 800a6a8:	445a      	add	r2, fp
 800a6aa:	f8de 0000 	ldr.w	r0, [lr]
 800a6ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a6b2:	b29b      	uxth	r3, r3
 800a6b4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a6b8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a6bc:	b292      	uxth	r2, r2
 800a6be:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a6c2:	45e1      	cmp	r9, ip
 800a6c4:	f84e 2b04 	str.w	r2, [lr], #4
 800a6c8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a6cc:	d2de      	bcs.n	800a68c <quorem+0x42>
 800a6ce:	9b00      	ldr	r3, [sp, #0]
 800a6d0:	58eb      	ldr	r3, [r5, r3]
 800a6d2:	b92b      	cbnz	r3, 800a6e0 <quorem+0x96>
 800a6d4:	9b01      	ldr	r3, [sp, #4]
 800a6d6:	3b04      	subs	r3, #4
 800a6d8:	429d      	cmp	r5, r3
 800a6da:	461a      	mov	r2, r3
 800a6dc:	d32f      	bcc.n	800a73e <quorem+0xf4>
 800a6de:	613c      	str	r4, [r7, #16]
 800a6e0:	4638      	mov	r0, r7
 800a6e2:	f001 f90d 	bl	800b900 <__mcmp>
 800a6e6:	2800      	cmp	r0, #0
 800a6e8:	db25      	blt.n	800a736 <quorem+0xec>
 800a6ea:	4629      	mov	r1, r5
 800a6ec:	2000      	movs	r0, #0
 800a6ee:	f858 2b04 	ldr.w	r2, [r8], #4
 800a6f2:	f8d1 c000 	ldr.w	ip, [r1]
 800a6f6:	fa1f fe82 	uxth.w	lr, r2
 800a6fa:	fa1f f38c 	uxth.w	r3, ip
 800a6fe:	eba3 030e 	sub.w	r3, r3, lr
 800a702:	4403      	add	r3, r0
 800a704:	0c12      	lsrs	r2, r2, #16
 800a706:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a70a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a70e:	b29b      	uxth	r3, r3
 800a710:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a714:	45c1      	cmp	r9, r8
 800a716:	f841 3b04 	str.w	r3, [r1], #4
 800a71a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a71e:	d2e6      	bcs.n	800a6ee <quorem+0xa4>
 800a720:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a724:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a728:	b922      	cbnz	r2, 800a734 <quorem+0xea>
 800a72a:	3b04      	subs	r3, #4
 800a72c:	429d      	cmp	r5, r3
 800a72e:	461a      	mov	r2, r3
 800a730:	d30b      	bcc.n	800a74a <quorem+0x100>
 800a732:	613c      	str	r4, [r7, #16]
 800a734:	3601      	adds	r6, #1
 800a736:	4630      	mov	r0, r6
 800a738:	b003      	add	sp, #12
 800a73a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a73e:	6812      	ldr	r2, [r2, #0]
 800a740:	3b04      	subs	r3, #4
 800a742:	2a00      	cmp	r2, #0
 800a744:	d1cb      	bne.n	800a6de <quorem+0x94>
 800a746:	3c01      	subs	r4, #1
 800a748:	e7c6      	b.n	800a6d8 <quorem+0x8e>
 800a74a:	6812      	ldr	r2, [r2, #0]
 800a74c:	3b04      	subs	r3, #4
 800a74e:	2a00      	cmp	r2, #0
 800a750:	d1ef      	bne.n	800a732 <quorem+0xe8>
 800a752:	3c01      	subs	r4, #1
 800a754:	e7ea      	b.n	800a72c <quorem+0xe2>
 800a756:	2000      	movs	r0, #0
 800a758:	e7ee      	b.n	800a738 <quorem+0xee>
 800a75a:	0000      	movs	r0, r0
 800a75c:	0000      	movs	r0, r0
	...

0800a760 <_dtoa_r>:
 800a760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a764:	ed2d 8b02 	vpush	{d8}
 800a768:	69c7      	ldr	r7, [r0, #28]
 800a76a:	b091      	sub	sp, #68	@ 0x44
 800a76c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a770:	ec55 4b10 	vmov	r4, r5, d0
 800a774:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800a776:	9107      	str	r1, [sp, #28]
 800a778:	4681      	mov	r9, r0
 800a77a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a77c:	930d      	str	r3, [sp, #52]	@ 0x34
 800a77e:	b97f      	cbnz	r7, 800a7a0 <_dtoa_r+0x40>
 800a780:	2010      	movs	r0, #16
 800a782:	f000 fd8d 	bl	800b2a0 <malloc>
 800a786:	4602      	mov	r2, r0
 800a788:	f8c9 001c 	str.w	r0, [r9, #28]
 800a78c:	b920      	cbnz	r0, 800a798 <_dtoa_r+0x38>
 800a78e:	4ba0      	ldr	r3, [pc, #640]	@ (800aa10 <_dtoa_r+0x2b0>)
 800a790:	21ef      	movs	r1, #239	@ 0xef
 800a792:	48a0      	ldr	r0, [pc, #640]	@ (800aa14 <_dtoa_r+0x2b4>)
 800a794:	f001 fa86 	bl	800bca4 <__assert_func>
 800a798:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a79c:	6007      	str	r7, [r0, #0]
 800a79e:	60c7      	str	r7, [r0, #12]
 800a7a0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a7a4:	6819      	ldr	r1, [r3, #0]
 800a7a6:	b159      	cbz	r1, 800a7c0 <_dtoa_r+0x60>
 800a7a8:	685a      	ldr	r2, [r3, #4]
 800a7aa:	604a      	str	r2, [r1, #4]
 800a7ac:	2301      	movs	r3, #1
 800a7ae:	4093      	lsls	r3, r2
 800a7b0:	608b      	str	r3, [r1, #8]
 800a7b2:	4648      	mov	r0, r9
 800a7b4:	f000 fe6a 	bl	800b48c <_Bfree>
 800a7b8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a7bc:	2200      	movs	r2, #0
 800a7be:	601a      	str	r2, [r3, #0]
 800a7c0:	1e2b      	subs	r3, r5, #0
 800a7c2:	bfbb      	ittet	lt
 800a7c4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a7c8:	9303      	strlt	r3, [sp, #12]
 800a7ca:	2300      	movge	r3, #0
 800a7cc:	2201      	movlt	r2, #1
 800a7ce:	bfac      	ite	ge
 800a7d0:	6033      	strge	r3, [r6, #0]
 800a7d2:	6032      	strlt	r2, [r6, #0]
 800a7d4:	4b90      	ldr	r3, [pc, #576]	@ (800aa18 <_dtoa_r+0x2b8>)
 800a7d6:	9e03      	ldr	r6, [sp, #12]
 800a7d8:	43b3      	bics	r3, r6
 800a7da:	d110      	bne.n	800a7fe <_dtoa_r+0x9e>
 800a7dc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a7de:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a7e2:	6013      	str	r3, [r2, #0]
 800a7e4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800a7e8:	4323      	orrs	r3, r4
 800a7ea:	f000 84de 	beq.w	800b1aa <_dtoa_r+0xa4a>
 800a7ee:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a7f0:	4f8a      	ldr	r7, [pc, #552]	@ (800aa1c <_dtoa_r+0x2bc>)
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	f000 84e0 	beq.w	800b1b8 <_dtoa_r+0xa58>
 800a7f8:	1cfb      	adds	r3, r7, #3
 800a7fa:	f000 bcdb 	b.w	800b1b4 <_dtoa_r+0xa54>
 800a7fe:	ed9d 8b02 	vldr	d8, [sp, #8]
 800a802:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a80a:	d10a      	bne.n	800a822 <_dtoa_r+0xc2>
 800a80c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a80e:	2301      	movs	r3, #1
 800a810:	6013      	str	r3, [r2, #0]
 800a812:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a814:	b113      	cbz	r3, 800a81c <_dtoa_r+0xbc>
 800a816:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800a818:	4b81      	ldr	r3, [pc, #516]	@ (800aa20 <_dtoa_r+0x2c0>)
 800a81a:	6013      	str	r3, [r2, #0]
 800a81c:	4f81      	ldr	r7, [pc, #516]	@ (800aa24 <_dtoa_r+0x2c4>)
 800a81e:	f000 bccb 	b.w	800b1b8 <_dtoa_r+0xa58>
 800a822:	aa0e      	add	r2, sp, #56	@ 0x38
 800a824:	a90f      	add	r1, sp, #60	@ 0x3c
 800a826:	4648      	mov	r0, r9
 800a828:	eeb0 0b48 	vmov.f64	d0, d8
 800a82c:	f001 f918 	bl	800ba60 <__d2b>
 800a830:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800a834:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a836:	9001      	str	r0, [sp, #4]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d045      	beq.n	800a8c8 <_dtoa_r+0x168>
 800a83c:	eeb0 7b48 	vmov.f64	d7, d8
 800a840:	ee18 1a90 	vmov	r1, s17
 800a844:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800a848:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800a84c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800a850:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800a854:	2500      	movs	r5, #0
 800a856:	ee07 1a90 	vmov	s15, r1
 800a85a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800a85e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800a9f8 <_dtoa_r+0x298>
 800a862:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a866:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800aa00 <_dtoa_r+0x2a0>
 800a86a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a86e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800aa08 <_dtoa_r+0x2a8>
 800a872:	ee07 3a90 	vmov	s15, r3
 800a876:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800a87a:	eeb0 7b46 	vmov.f64	d7, d6
 800a87e:	eea4 7b05 	vfma.f64	d7, d4, d5
 800a882:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800a886:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800a88a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a88e:	ee16 8a90 	vmov	r8, s13
 800a892:	d508      	bpl.n	800a8a6 <_dtoa_r+0x146>
 800a894:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800a898:	eeb4 6b47 	vcmp.f64	d6, d7
 800a89c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8a0:	bf18      	it	ne
 800a8a2:	f108 38ff 	addne.w	r8, r8, #4294967295
 800a8a6:	f1b8 0f16 	cmp.w	r8, #22
 800a8aa:	d82b      	bhi.n	800a904 <_dtoa_r+0x1a4>
 800a8ac:	495e      	ldr	r1, [pc, #376]	@ (800aa28 <_dtoa_r+0x2c8>)
 800a8ae:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800a8b2:	ed91 7b00 	vldr	d7, [r1]
 800a8b6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800a8ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8be:	d501      	bpl.n	800a8c4 <_dtoa_r+0x164>
 800a8c0:	f108 38ff 	add.w	r8, r8, #4294967295
 800a8c4:	2100      	movs	r1, #0
 800a8c6:	e01e      	b.n	800a906 <_dtoa_r+0x1a6>
 800a8c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a8ca:	4413      	add	r3, r2
 800a8cc:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800a8d0:	2920      	cmp	r1, #32
 800a8d2:	bfc1      	itttt	gt
 800a8d4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800a8d8:	408e      	lslgt	r6, r1
 800a8da:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800a8de:	fa24 f101 	lsrgt.w	r1, r4, r1
 800a8e2:	bfd6      	itet	le
 800a8e4:	f1c1 0120 	rsble	r1, r1, #32
 800a8e8:	4331      	orrgt	r1, r6
 800a8ea:	fa04 f101 	lslle.w	r1, r4, r1
 800a8ee:	ee07 1a90 	vmov	s15, r1
 800a8f2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a8f6:	3b01      	subs	r3, #1
 800a8f8:	ee17 1a90 	vmov	r1, s15
 800a8fc:	2501      	movs	r5, #1
 800a8fe:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800a902:	e7a8      	b.n	800a856 <_dtoa_r+0xf6>
 800a904:	2101      	movs	r1, #1
 800a906:	1ad2      	subs	r2, r2, r3
 800a908:	1e53      	subs	r3, r2, #1
 800a90a:	9306      	str	r3, [sp, #24]
 800a90c:	bf45      	ittet	mi
 800a90e:	f1c2 0301 	rsbmi	r3, r2, #1
 800a912:	9305      	strmi	r3, [sp, #20]
 800a914:	2300      	movpl	r3, #0
 800a916:	2300      	movmi	r3, #0
 800a918:	bf4c      	ite	mi
 800a91a:	9306      	strmi	r3, [sp, #24]
 800a91c:	9305      	strpl	r3, [sp, #20]
 800a91e:	f1b8 0f00 	cmp.w	r8, #0
 800a922:	910c      	str	r1, [sp, #48]	@ 0x30
 800a924:	db18      	blt.n	800a958 <_dtoa_r+0x1f8>
 800a926:	9b06      	ldr	r3, [sp, #24]
 800a928:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800a92c:	4443      	add	r3, r8
 800a92e:	9306      	str	r3, [sp, #24]
 800a930:	2300      	movs	r3, #0
 800a932:	9a07      	ldr	r2, [sp, #28]
 800a934:	2a09      	cmp	r2, #9
 800a936:	d849      	bhi.n	800a9cc <_dtoa_r+0x26c>
 800a938:	2a05      	cmp	r2, #5
 800a93a:	bfc4      	itt	gt
 800a93c:	3a04      	subgt	r2, #4
 800a93e:	9207      	strgt	r2, [sp, #28]
 800a940:	9a07      	ldr	r2, [sp, #28]
 800a942:	f1a2 0202 	sub.w	r2, r2, #2
 800a946:	bfcc      	ite	gt
 800a948:	2400      	movgt	r4, #0
 800a94a:	2401      	movle	r4, #1
 800a94c:	2a03      	cmp	r2, #3
 800a94e:	d848      	bhi.n	800a9e2 <_dtoa_r+0x282>
 800a950:	e8df f002 	tbb	[pc, r2]
 800a954:	3a2c2e0b 	.word	0x3a2c2e0b
 800a958:	9b05      	ldr	r3, [sp, #20]
 800a95a:	2200      	movs	r2, #0
 800a95c:	eba3 0308 	sub.w	r3, r3, r8
 800a960:	9305      	str	r3, [sp, #20]
 800a962:	920a      	str	r2, [sp, #40]	@ 0x28
 800a964:	f1c8 0300 	rsb	r3, r8, #0
 800a968:	e7e3      	b.n	800a932 <_dtoa_r+0x1d2>
 800a96a:	2200      	movs	r2, #0
 800a96c:	9208      	str	r2, [sp, #32]
 800a96e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a970:	2a00      	cmp	r2, #0
 800a972:	dc39      	bgt.n	800a9e8 <_dtoa_r+0x288>
 800a974:	f04f 0b01 	mov.w	fp, #1
 800a978:	46da      	mov	sl, fp
 800a97a:	465a      	mov	r2, fp
 800a97c:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800a980:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800a984:	2100      	movs	r1, #0
 800a986:	2004      	movs	r0, #4
 800a988:	f100 0614 	add.w	r6, r0, #20
 800a98c:	4296      	cmp	r6, r2
 800a98e:	d930      	bls.n	800a9f2 <_dtoa_r+0x292>
 800a990:	6079      	str	r1, [r7, #4]
 800a992:	4648      	mov	r0, r9
 800a994:	9304      	str	r3, [sp, #16]
 800a996:	f000 fd39 	bl	800b40c <_Balloc>
 800a99a:	9b04      	ldr	r3, [sp, #16]
 800a99c:	4607      	mov	r7, r0
 800a99e:	2800      	cmp	r0, #0
 800a9a0:	d146      	bne.n	800aa30 <_dtoa_r+0x2d0>
 800a9a2:	4b22      	ldr	r3, [pc, #136]	@ (800aa2c <_dtoa_r+0x2cc>)
 800a9a4:	4602      	mov	r2, r0
 800a9a6:	f240 11af 	movw	r1, #431	@ 0x1af
 800a9aa:	e6f2      	b.n	800a792 <_dtoa_r+0x32>
 800a9ac:	2201      	movs	r2, #1
 800a9ae:	e7dd      	b.n	800a96c <_dtoa_r+0x20c>
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	9208      	str	r2, [sp, #32]
 800a9b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a9b6:	eb08 0b02 	add.w	fp, r8, r2
 800a9ba:	f10b 0a01 	add.w	sl, fp, #1
 800a9be:	4652      	mov	r2, sl
 800a9c0:	2a01      	cmp	r2, #1
 800a9c2:	bfb8      	it	lt
 800a9c4:	2201      	movlt	r2, #1
 800a9c6:	e7db      	b.n	800a980 <_dtoa_r+0x220>
 800a9c8:	2201      	movs	r2, #1
 800a9ca:	e7f2      	b.n	800a9b2 <_dtoa_r+0x252>
 800a9cc:	2401      	movs	r4, #1
 800a9ce:	2200      	movs	r2, #0
 800a9d0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800a9d4:	f04f 3bff 	mov.w	fp, #4294967295
 800a9d8:	2100      	movs	r1, #0
 800a9da:	46da      	mov	sl, fp
 800a9dc:	2212      	movs	r2, #18
 800a9de:	9109      	str	r1, [sp, #36]	@ 0x24
 800a9e0:	e7ce      	b.n	800a980 <_dtoa_r+0x220>
 800a9e2:	2201      	movs	r2, #1
 800a9e4:	9208      	str	r2, [sp, #32]
 800a9e6:	e7f5      	b.n	800a9d4 <_dtoa_r+0x274>
 800a9e8:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 800a9ec:	46da      	mov	sl, fp
 800a9ee:	465a      	mov	r2, fp
 800a9f0:	e7c6      	b.n	800a980 <_dtoa_r+0x220>
 800a9f2:	3101      	adds	r1, #1
 800a9f4:	0040      	lsls	r0, r0, #1
 800a9f6:	e7c7      	b.n	800a988 <_dtoa_r+0x228>
 800a9f8:	636f4361 	.word	0x636f4361
 800a9fc:	3fd287a7 	.word	0x3fd287a7
 800aa00:	8b60c8b3 	.word	0x8b60c8b3
 800aa04:	3fc68a28 	.word	0x3fc68a28
 800aa08:	509f79fb 	.word	0x509f79fb
 800aa0c:	3fd34413 	.word	0x3fd34413
 800aa10:	0800eabd 	.word	0x0800eabd
 800aa14:	0800ead4 	.word	0x0800ead4
 800aa18:	7ff00000 	.word	0x7ff00000
 800aa1c:	0800eab9 	.word	0x0800eab9
 800aa20:	0800ea8d 	.word	0x0800ea8d
 800aa24:	0800ea8c 	.word	0x0800ea8c
 800aa28:	0800ebd0 	.word	0x0800ebd0
 800aa2c:	0800eb2c 	.word	0x0800eb2c
 800aa30:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800aa34:	f1ba 0f0e 	cmp.w	sl, #14
 800aa38:	6010      	str	r0, [r2, #0]
 800aa3a:	d86f      	bhi.n	800ab1c <_dtoa_r+0x3bc>
 800aa3c:	2c00      	cmp	r4, #0
 800aa3e:	d06d      	beq.n	800ab1c <_dtoa_r+0x3bc>
 800aa40:	f1b8 0f00 	cmp.w	r8, #0
 800aa44:	f340 80c2 	ble.w	800abcc <_dtoa_r+0x46c>
 800aa48:	4aca      	ldr	r2, [pc, #808]	@ (800ad74 <_dtoa_r+0x614>)
 800aa4a:	f008 010f 	and.w	r1, r8, #15
 800aa4e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800aa52:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800aa56:	ed92 7b00 	vldr	d7, [r2]
 800aa5a:	ea4f 1128 	mov.w	r1, r8, asr #4
 800aa5e:	f000 80a9 	beq.w	800abb4 <_dtoa_r+0x454>
 800aa62:	4ac5      	ldr	r2, [pc, #788]	@ (800ad78 <_dtoa_r+0x618>)
 800aa64:	ed92 6b08 	vldr	d6, [r2, #32]
 800aa68:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800aa6c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800aa70:	f001 010f 	and.w	r1, r1, #15
 800aa74:	2203      	movs	r2, #3
 800aa76:	48c0      	ldr	r0, [pc, #768]	@ (800ad78 <_dtoa_r+0x618>)
 800aa78:	2900      	cmp	r1, #0
 800aa7a:	f040 809d 	bne.w	800abb8 <_dtoa_r+0x458>
 800aa7e:	ed9d 6b02 	vldr	d6, [sp, #8]
 800aa82:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800aa86:	ed8d 7b02 	vstr	d7, [sp, #8]
 800aa8a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800aa8c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aa90:	2900      	cmp	r1, #0
 800aa92:	f000 80c1 	beq.w	800ac18 <_dtoa_r+0x4b8>
 800aa96:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800aa9a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800aa9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aaa2:	f140 80b9 	bpl.w	800ac18 <_dtoa_r+0x4b8>
 800aaa6:	f1ba 0f00 	cmp.w	sl, #0
 800aaaa:	f000 80b5 	beq.w	800ac18 <_dtoa_r+0x4b8>
 800aaae:	f1bb 0f00 	cmp.w	fp, #0
 800aab2:	dd31      	ble.n	800ab18 <_dtoa_r+0x3b8>
 800aab4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800aab8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800aabc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800aac0:	f108 31ff 	add.w	r1, r8, #4294967295
 800aac4:	9104      	str	r1, [sp, #16]
 800aac6:	3201      	adds	r2, #1
 800aac8:	465c      	mov	r4, fp
 800aaca:	ed9d 6b02 	vldr	d6, [sp, #8]
 800aace:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800aad2:	ee07 2a90 	vmov	s15, r2
 800aad6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800aada:	eea7 5b06 	vfma.f64	d5, d7, d6
 800aade:	ee15 2a90 	vmov	r2, s11
 800aae2:	ec51 0b15 	vmov	r0, r1, d5
 800aae6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800aaea:	2c00      	cmp	r4, #0
 800aaec:	f040 8098 	bne.w	800ac20 <_dtoa_r+0x4c0>
 800aaf0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800aaf4:	ee36 6b47 	vsub.f64	d6, d6, d7
 800aaf8:	ec41 0b17 	vmov	d7, r0, r1
 800aafc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ab00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab04:	f300 8261 	bgt.w	800afca <_dtoa_r+0x86a>
 800ab08:	eeb1 7b47 	vneg.f64	d7, d7
 800ab0c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ab10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab14:	f100 80f5 	bmi.w	800ad02 <_dtoa_r+0x5a2>
 800ab18:	ed8d 8b02 	vstr	d8, [sp, #8]
 800ab1c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ab1e:	2a00      	cmp	r2, #0
 800ab20:	f2c0 812c 	blt.w	800ad7c <_dtoa_r+0x61c>
 800ab24:	f1b8 0f0e 	cmp.w	r8, #14
 800ab28:	f300 8128 	bgt.w	800ad7c <_dtoa_r+0x61c>
 800ab2c:	4b91      	ldr	r3, [pc, #580]	@ (800ad74 <_dtoa_r+0x614>)
 800ab2e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ab32:	ed93 6b00 	vldr	d6, [r3]
 800ab36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	da03      	bge.n	800ab44 <_dtoa_r+0x3e4>
 800ab3c:	f1ba 0f00 	cmp.w	sl, #0
 800ab40:	f340 80d2 	ble.w	800ace8 <_dtoa_r+0x588>
 800ab44:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800ab48:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ab4c:	463e      	mov	r6, r7
 800ab4e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800ab52:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800ab56:	ee15 3a10 	vmov	r3, s10
 800ab5a:	3330      	adds	r3, #48	@ 0x30
 800ab5c:	f806 3b01 	strb.w	r3, [r6], #1
 800ab60:	1bf3      	subs	r3, r6, r7
 800ab62:	459a      	cmp	sl, r3
 800ab64:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800ab68:	eea3 7b46 	vfms.f64	d7, d3, d6
 800ab6c:	f040 80f8 	bne.w	800ad60 <_dtoa_r+0x600>
 800ab70:	ee37 7b07 	vadd.f64	d7, d7, d7
 800ab74:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800ab78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab7c:	f300 80dd 	bgt.w	800ad3a <_dtoa_r+0x5da>
 800ab80:	eeb4 7b46 	vcmp.f64	d7, d6
 800ab84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab88:	d104      	bne.n	800ab94 <_dtoa_r+0x434>
 800ab8a:	ee15 3a10 	vmov	r3, s10
 800ab8e:	07db      	lsls	r3, r3, #31
 800ab90:	f100 80d3 	bmi.w	800ad3a <_dtoa_r+0x5da>
 800ab94:	9901      	ldr	r1, [sp, #4]
 800ab96:	4648      	mov	r0, r9
 800ab98:	f000 fc78 	bl	800b48c <_Bfree>
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800aba0:	7033      	strb	r3, [r6, #0]
 800aba2:	f108 0301 	add.w	r3, r8, #1
 800aba6:	6013      	str	r3, [r2, #0]
 800aba8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800abaa:	2b00      	cmp	r3, #0
 800abac:	f000 8304 	beq.w	800b1b8 <_dtoa_r+0xa58>
 800abb0:	601e      	str	r6, [r3, #0]
 800abb2:	e301      	b.n	800b1b8 <_dtoa_r+0xa58>
 800abb4:	2202      	movs	r2, #2
 800abb6:	e75e      	b.n	800aa76 <_dtoa_r+0x316>
 800abb8:	07cc      	lsls	r4, r1, #31
 800abba:	d504      	bpl.n	800abc6 <_dtoa_r+0x466>
 800abbc:	ed90 6b00 	vldr	d6, [r0]
 800abc0:	3201      	adds	r2, #1
 800abc2:	ee27 7b06 	vmul.f64	d7, d7, d6
 800abc6:	1049      	asrs	r1, r1, #1
 800abc8:	3008      	adds	r0, #8
 800abca:	e755      	b.n	800aa78 <_dtoa_r+0x318>
 800abcc:	d022      	beq.n	800ac14 <_dtoa_r+0x4b4>
 800abce:	f1c8 0100 	rsb	r1, r8, #0
 800abd2:	4a68      	ldr	r2, [pc, #416]	@ (800ad74 <_dtoa_r+0x614>)
 800abd4:	f001 000f 	and.w	r0, r1, #15
 800abd8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800abdc:	ed92 7b00 	vldr	d7, [r2]
 800abe0:	ee28 7b07 	vmul.f64	d7, d8, d7
 800abe4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800abe8:	4863      	ldr	r0, [pc, #396]	@ (800ad78 <_dtoa_r+0x618>)
 800abea:	1109      	asrs	r1, r1, #4
 800abec:	2400      	movs	r4, #0
 800abee:	2202      	movs	r2, #2
 800abf0:	b929      	cbnz	r1, 800abfe <_dtoa_r+0x49e>
 800abf2:	2c00      	cmp	r4, #0
 800abf4:	f43f af49 	beq.w	800aa8a <_dtoa_r+0x32a>
 800abf8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800abfc:	e745      	b.n	800aa8a <_dtoa_r+0x32a>
 800abfe:	07ce      	lsls	r6, r1, #31
 800ac00:	d505      	bpl.n	800ac0e <_dtoa_r+0x4ae>
 800ac02:	ed90 6b00 	vldr	d6, [r0]
 800ac06:	3201      	adds	r2, #1
 800ac08:	2401      	movs	r4, #1
 800ac0a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ac0e:	1049      	asrs	r1, r1, #1
 800ac10:	3008      	adds	r0, #8
 800ac12:	e7ed      	b.n	800abf0 <_dtoa_r+0x490>
 800ac14:	2202      	movs	r2, #2
 800ac16:	e738      	b.n	800aa8a <_dtoa_r+0x32a>
 800ac18:	f8cd 8010 	str.w	r8, [sp, #16]
 800ac1c:	4654      	mov	r4, sl
 800ac1e:	e754      	b.n	800aaca <_dtoa_r+0x36a>
 800ac20:	4a54      	ldr	r2, [pc, #336]	@ (800ad74 <_dtoa_r+0x614>)
 800ac22:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800ac26:	ed12 4b02 	vldr	d4, [r2, #-8]
 800ac2a:	9a08      	ldr	r2, [sp, #32]
 800ac2c:	ec41 0b17 	vmov	d7, r0, r1
 800ac30:	443c      	add	r4, r7
 800ac32:	b34a      	cbz	r2, 800ac88 <_dtoa_r+0x528>
 800ac34:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800ac38:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800ac3c:	463e      	mov	r6, r7
 800ac3e:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800ac42:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800ac46:	ee35 7b47 	vsub.f64	d7, d5, d7
 800ac4a:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ac4e:	ee14 2a90 	vmov	r2, s9
 800ac52:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ac56:	3230      	adds	r2, #48	@ 0x30
 800ac58:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ac5c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ac60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac64:	f806 2b01 	strb.w	r2, [r6], #1
 800ac68:	d438      	bmi.n	800acdc <_dtoa_r+0x57c>
 800ac6a:	ee32 5b46 	vsub.f64	d5, d2, d6
 800ac6e:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800ac72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac76:	d462      	bmi.n	800ad3e <_dtoa_r+0x5de>
 800ac78:	42a6      	cmp	r6, r4
 800ac7a:	f43f af4d 	beq.w	800ab18 <_dtoa_r+0x3b8>
 800ac7e:	ee27 7b03 	vmul.f64	d7, d7, d3
 800ac82:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ac86:	e7e0      	b.n	800ac4a <_dtoa_r+0x4ea>
 800ac88:	4621      	mov	r1, r4
 800ac8a:	463e      	mov	r6, r7
 800ac8c:	ee27 7b04 	vmul.f64	d7, d7, d4
 800ac90:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800ac94:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ac98:	ee14 2a90 	vmov	r2, s9
 800ac9c:	3230      	adds	r2, #48	@ 0x30
 800ac9e:	f806 2b01 	strb.w	r2, [r6], #1
 800aca2:	42a6      	cmp	r6, r4
 800aca4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800aca8:	ee36 6b45 	vsub.f64	d6, d6, d5
 800acac:	d119      	bne.n	800ace2 <_dtoa_r+0x582>
 800acae:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800acb2:	ee37 4b05 	vadd.f64	d4, d7, d5
 800acb6:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800acba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acbe:	dc3e      	bgt.n	800ad3e <_dtoa_r+0x5de>
 800acc0:	ee35 5b47 	vsub.f64	d5, d5, d7
 800acc4:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800acc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800accc:	f57f af24 	bpl.w	800ab18 <_dtoa_r+0x3b8>
 800acd0:	460e      	mov	r6, r1
 800acd2:	3901      	subs	r1, #1
 800acd4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800acd8:	2b30      	cmp	r3, #48	@ 0x30
 800acda:	d0f9      	beq.n	800acd0 <_dtoa_r+0x570>
 800acdc:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800ace0:	e758      	b.n	800ab94 <_dtoa_r+0x434>
 800ace2:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ace6:	e7d5      	b.n	800ac94 <_dtoa_r+0x534>
 800ace8:	d10b      	bne.n	800ad02 <_dtoa_r+0x5a2>
 800acea:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800acee:	ee26 6b07 	vmul.f64	d6, d6, d7
 800acf2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800acf6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800acfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acfe:	f2c0 8161 	blt.w	800afc4 <_dtoa_r+0x864>
 800ad02:	2400      	movs	r4, #0
 800ad04:	4625      	mov	r5, r4
 800ad06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad08:	43db      	mvns	r3, r3
 800ad0a:	9304      	str	r3, [sp, #16]
 800ad0c:	463e      	mov	r6, r7
 800ad0e:	f04f 0800 	mov.w	r8, #0
 800ad12:	4621      	mov	r1, r4
 800ad14:	4648      	mov	r0, r9
 800ad16:	f000 fbb9 	bl	800b48c <_Bfree>
 800ad1a:	2d00      	cmp	r5, #0
 800ad1c:	d0de      	beq.n	800acdc <_dtoa_r+0x57c>
 800ad1e:	f1b8 0f00 	cmp.w	r8, #0
 800ad22:	d005      	beq.n	800ad30 <_dtoa_r+0x5d0>
 800ad24:	45a8      	cmp	r8, r5
 800ad26:	d003      	beq.n	800ad30 <_dtoa_r+0x5d0>
 800ad28:	4641      	mov	r1, r8
 800ad2a:	4648      	mov	r0, r9
 800ad2c:	f000 fbae 	bl	800b48c <_Bfree>
 800ad30:	4629      	mov	r1, r5
 800ad32:	4648      	mov	r0, r9
 800ad34:	f000 fbaa 	bl	800b48c <_Bfree>
 800ad38:	e7d0      	b.n	800acdc <_dtoa_r+0x57c>
 800ad3a:	f8cd 8010 	str.w	r8, [sp, #16]
 800ad3e:	4633      	mov	r3, r6
 800ad40:	461e      	mov	r6, r3
 800ad42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad46:	2a39      	cmp	r2, #57	@ 0x39
 800ad48:	d106      	bne.n	800ad58 <_dtoa_r+0x5f8>
 800ad4a:	429f      	cmp	r7, r3
 800ad4c:	d1f8      	bne.n	800ad40 <_dtoa_r+0x5e0>
 800ad4e:	9a04      	ldr	r2, [sp, #16]
 800ad50:	3201      	adds	r2, #1
 800ad52:	9204      	str	r2, [sp, #16]
 800ad54:	2230      	movs	r2, #48	@ 0x30
 800ad56:	703a      	strb	r2, [r7, #0]
 800ad58:	781a      	ldrb	r2, [r3, #0]
 800ad5a:	3201      	adds	r2, #1
 800ad5c:	701a      	strb	r2, [r3, #0]
 800ad5e:	e7bd      	b.n	800acdc <_dtoa_r+0x57c>
 800ad60:	ee27 7b04 	vmul.f64	d7, d7, d4
 800ad64:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ad68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad6c:	f47f aeef 	bne.w	800ab4e <_dtoa_r+0x3ee>
 800ad70:	e710      	b.n	800ab94 <_dtoa_r+0x434>
 800ad72:	bf00      	nop
 800ad74:	0800ebd0 	.word	0x0800ebd0
 800ad78:	0800eba8 	.word	0x0800eba8
 800ad7c:	9908      	ldr	r1, [sp, #32]
 800ad7e:	2900      	cmp	r1, #0
 800ad80:	f000 80e3 	beq.w	800af4a <_dtoa_r+0x7ea>
 800ad84:	9907      	ldr	r1, [sp, #28]
 800ad86:	2901      	cmp	r1, #1
 800ad88:	f300 80c8 	bgt.w	800af1c <_dtoa_r+0x7bc>
 800ad8c:	2d00      	cmp	r5, #0
 800ad8e:	f000 80c1 	beq.w	800af14 <_dtoa_r+0x7b4>
 800ad92:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ad96:	9e05      	ldr	r6, [sp, #20]
 800ad98:	461c      	mov	r4, r3
 800ad9a:	9304      	str	r3, [sp, #16]
 800ad9c:	9b05      	ldr	r3, [sp, #20]
 800ad9e:	4413      	add	r3, r2
 800ada0:	9305      	str	r3, [sp, #20]
 800ada2:	9b06      	ldr	r3, [sp, #24]
 800ada4:	2101      	movs	r1, #1
 800ada6:	4413      	add	r3, r2
 800ada8:	4648      	mov	r0, r9
 800adaa:	9306      	str	r3, [sp, #24]
 800adac:	f000 fc22 	bl	800b5f4 <__i2b>
 800adb0:	9b04      	ldr	r3, [sp, #16]
 800adb2:	4605      	mov	r5, r0
 800adb4:	b166      	cbz	r6, 800add0 <_dtoa_r+0x670>
 800adb6:	9a06      	ldr	r2, [sp, #24]
 800adb8:	2a00      	cmp	r2, #0
 800adba:	dd09      	ble.n	800add0 <_dtoa_r+0x670>
 800adbc:	42b2      	cmp	r2, r6
 800adbe:	9905      	ldr	r1, [sp, #20]
 800adc0:	bfa8      	it	ge
 800adc2:	4632      	movge	r2, r6
 800adc4:	1a89      	subs	r1, r1, r2
 800adc6:	9105      	str	r1, [sp, #20]
 800adc8:	9906      	ldr	r1, [sp, #24]
 800adca:	1ab6      	subs	r6, r6, r2
 800adcc:	1a8a      	subs	r2, r1, r2
 800adce:	9206      	str	r2, [sp, #24]
 800add0:	b1fb      	cbz	r3, 800ae12 <_dtoa_r+0x6b2>
 800add2:	9a08      	ldr	r2, [sp, #32]
 800add4:	2a00      	cmp	r2, #0
 800add6:	f000 80bc 	beq.w	800af52 <_dtoa_r+0x7f2>
 800adda:	b19c      	cbz	r4, 800ae04 <_dtoa_r+0x6a4>
 800addc:	4629      	mov	r1, r5
 800adde:	4622      	mov	r2, r4
 800ade0:	4648      	mov	r0, r9
 800ade2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ade4:	f000 fcc6 	bl	800b774 <__pow5mult>
 800ade8:	9a01      	ldr	r2, [sp, #4]
 800adea:	4601      	mov	r1, r0
 800adec:	4605      	mov	r5, r0
 800adee:	4648      	mov	r0, r9
 800adf0:	f000 fc16 	bl	800b620 <__multiply>
 800adf4:	9901      	ldr	r1, [sp, #4]
 800adf6:	9004      	str	r0, [sp, #16]
 800adf8:	4648      	mov	r0, r9
 800adfa:	f000 fb47 	bl	800b48c <_Bfree>
 800adfe:	9a04      	ldr	r2, [sp, #16]
 800ae00:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae02:	9201      	str	r2, [sp, #4]
 800ae04:	1b1a      	subs	r2, r3, r4
 800ae06:	d004      	beq.n	800ae12 <_dtoa_r+0x6b2>
 800ae08:	9901      	ldr	r1, [sp, #4]
 800ae0a:	4648      	mov	r0, r9
 800ae0c:	f000 fcb2 	bl	800b774 <__pow5mult>
 800ae10:	9001      	str	r0, [sp, #4]
 800ae12:	2101      	movs	r1, #1
 800ae14:	4648      	mov	r0, r9
 800ae16:	f000 fbed 	bl	800b5f4 <__i2b>
 800ae1a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae1c:	4604      	mov	r4, r0
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	f000 81d0 	beq.w	800b1c4 <_dtoa_r+0xa64>
 800ae24:	461a      	mov	r2, r3
 800ae26:	4601      	mov	r1, r0
 800ae28:	4648      	mov	r0, r9
 800ae2a:	f000 fca3 	bl	800b774 <__pow5mult>
 800ae2e:	9b07      	ldr	r3, [sp, #28]
 800ae30:	2b01      	cmp	r3, #1
 800ae32:	4604      	mov	r4, r0
 800ae34:	f300 8095 	bgt.w	800af62 <_dtoa_r+0x802>
 800ae38:	9b02      	ldr	r3, [sp, #8]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	f040 808b 	bne.w	800af56 <_dtoa_r+0x7f6>
 800ae40:	9b03      	ldr	r3, [sp, #12]
 800ae42:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800ae46:	2a00      	cmp	r2, #0
 800ae48:	f040 8087 	bne.w	800af5a <_dtoa_r+0x7fa>
 800ae4c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ae50:	0d12      	lsrs	r2, r2, #20
 800ae52:	0512      	lsls	r2, r2, #20
 800ae54:	2a00      	cmp	r2, #0
 800ae56:	f000 8082 	beq.w	800af5e <_dtoa_r+0x7fe>
 800ae5a:	9b05      	ldr	r3, [sp, #20]
 800ae5c:	3301      	adds	r3, #1
 800ae5e:	9305      	str	r3, [sp, #20]
 800ae60:	9b06      	ldr	r3, [sp, #24]
 800ae62:	3301      	adds	r3, #1
 800ae64:	9306      	str	r3, [sp, #24]
 800ae66:	2301      	movs	r3, #1
 800ae68:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ae6a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	f000 81af 	beq.w	800b1d0 <_dtoa_r+0xa70>
 800ae72:	6922      	ldr	r2, [r4, #16]
 800ae74:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ae78:	6910      	ldr	r0, [r2, #16]
 800ae7a:	f000 fb6f 	bl	800b55c <__hi0bits>
 800ae7e:	f1c0 0020 	rsb	r0, r0, #32
 800ae82:	9b06      	ldr	r3, [sp, #24]
 800ae84:	4418      	add	r0, r3
 800ae86:	f010 001f 	ands.w	r0, r0, #31
 800ae8a:	d076      	beq.n	800af7a <_dtoa_r+0x81a>
 800ae8c:	f1c0 0220 	rsb	r2, r0, #32
 800ae90:	2a04      	cmp	r2, #4
 800ae92:	dd69      	ble.n	800af68 <_dtoa_r+0x808>
 800ae94:	9b05      	ldr	r3, [sp, #20]
 800ae96:	f1c0 001c 	rsb	r0, r0, #28
 800ae9a:	4403      	add	r3, r0
 800ae9c:	9305      	str	r3, [sp, #20]
 800ae9e:	9b06      	ldr	r3, [sp, #24]
 800aea0:	4406      	add	r6, r0
 800aea2:	4403      	add	r3, r0
 800aea4:	9306      	str	r3, [sp, #24]
 800aea6:	9b05      	ldr	r3, [sp, #20]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	dd05      	ble.n	800aeb8 <_dtoa_r+0x758>
 800aeac:	9901      	ldr	r1, [sp, #4]
 800aeae:	461a      	mov	r2, r3
 800aeb0:	4648      	mov	r0, r9
 800aeb2:	f000 fcb9 	bl	800b828 <__lshift>
 800aeb6:	9001      	str	r0, [sp, #4]
 800aeb8:	9b06      	ldr	r3, [sp, #24]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	dd05      	ble.n	800aeca <_dtoa_r+0x76a>
 800aebe:	4621      	mov	r1, r4
 800aec0:	461a      	mov	r2, r3
 800aec2:	4648      	mov	r0, r9
 800aec4:	f000 fcb0 	bl	800b828 <__lshift>
 800aec8:	4604      	mov	r4, r0
 800aeca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d056      	beq.n	800af7e <_dtoa_r+0x81e>
 800aed0:	9801      	ldr	r0, [sp, #4]
 800aed2:	4621      	mov	r1, r4
 800aed4:	f000 fd14 	bl	800b900 <__mcmp>
 800aed8:	2800      	cmp	r0, #0
 800aeda:	da50      	bge.n	800af7e <_dtoa_r+0x81e>
 800aedc:	f108 33ff 	add.w	r3, r8, #4294967295
 800aee0:	9304      	str	r3, [sp, #16]
 800aee2:	9901      	ldr	r1, [sp, #4]
 800aee4:	2300      	movs	r3, #0
 800aee6:	220a      	movs	r2, #10
 800aee8:	4648      	mov	r0, r9
 800aeea:	f000 faf1 	bl	800b4d0 <__multadd>
 800aeee:	9b08      	ldr	r3, [sp, #32]
 800aef0:	9001      	str	r0, [sp, #4]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	f000 816e 	beq.w	800b1d4 <_dtoa_r+0xa74>
 800aef8:	4629      	mov	r1, r5
 800aefa:	2300      	movs	r3, #0
 800aefc:	220a      	movs	r2, #10
 800aefe:	4648      	mov	r0, r9
 800af00:	f000 fae6 	bl	800b4d0 <__multadd>
 800af04:	f1bb 0f00 	cmp.w	fp, #0
 800af08:	4605      	mov	r5, r0
 800af0a:	dc64      	bgt.n	800afd6 <_dtoa_r+0x876>
 800af0c:	9b07      	ldr	r3, [sp, #28]
 800af0e:	2b02      	cmp	r3, #2
 800af10:	dc3e      	bgt.n	800af90 <_dtoa_r+0x830>
 800af12:	e060      	b.n	800afd6 <_dtoa_r+0x876>
 800af14:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800af16:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800af1a:	e73c      	b.n	800ad96 <_dtoa_r+0x636>
 800af1c:	f10a 34ff 	add.w	r4, sl, #4294967295
 800af20:	42a3      	cmp	r3, r4
 800af22:	bfbf      	itttt	lt
 800af24:	1ae2      	sublt	r2, r4, r3
 800af26:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800af28:	189b      	addlt	r3, r3, r2
 800af2a:	930a      	strlt	r3, [sp, #40]	@ 0x28
 800af2c:	bfae      	itee	ge
 800af2e:	1b1c      	subge	r4, r3, r4
 800af30:	4623      	movlt	r3, r4
 800af32:	2400      	movlt	r4, #0
 800af34:	f1ba 0f00 	cmp.w	sl, #0
 800af38:	bfb5      	itete	lt
 800af3a:	9a05      	ldrlt	r2, [sp, #20]
 800af3c:	9e05      	ldrge	r6, [sp, #20]
 800af3e:	eba2 060a 	sublt.w	r6, r2, sl
 800af42:	4652      	movge	r2, sl
 800af44:	bfb8      	it	lt
 800af46:	2200      	movlt	r2, #0
 800af48:	e727      	b.n	800ad9a <_dtoa_r+0x63a>
 800af4a:	9e05      	ldr	r6, [sp, #20]
 800af4c:	9d08      	ldr	r5, [sp, #32]
 800af4e:	461c      	mov	r4, r3
 800af50:	e730      	b.n	800adb4 <_dtoa_r+0x654>
 800af52:	461a      	mov	r2, r3
 800af54:	e758      	b.n	800ae08 <_dtoa_r+0x6a8>
 800af56:	2300      	movs	r3, #0
 800af58:	e786      	b.n	800ae68 <_dtoa_r+0x708>
 800af5a:	9b02      	ldr	r3, [sp, #8]
 800af5c:	e784      	b.n	800ae68 <_dtoa_r+0x708>
 800af5e:	920b      	str	r2, [sp, #44]	@ 0x2c
 800af60:	e783      	b.n	800ae6a <_dtoa_r+0x70a>
 800af62:	2300      	movs	r3, #0
 800af64:	930b      	str	r3, [sp, #44]	@ 0x2c
 800af66:	e784      	b.n	800ae72 <_dtoa_r+0x712>
 800af68:	d09d      	beq.n	800aea6 <_dtoa_r+0x746>
 800af6a:	9b05      	ldr	r3, [sp, #20]
 800af6c:	321c      	adds	r2, #28
 800af6e:	4413      	add	r3, r2
 800af70:	9305      	str	r3, [sp, #20]
 800af72:	9b06      	ldr	r3, [sp, #24]
 800af74:	4416      	add	r6, r2
 800af76:	4413      	add	r3, r2
 800af78:	e794      	b.n	800aea4 <_dtoa_r+0x744>
 800af7a:	4602      	mov	r2, r0
 800af7c:	e7f5      	b.n	800af6a <_dtoa_r+0x80a>
 800af7e:	f1ba 0f00 	cmp.w	sl, #0
 800af82:	f8cd 8010 	str.w	r8, [sp, #16]
 800af86:	46d3      	mov	fp, sl
 800af88:	dc21      	bgt.n	800afce <_dtoa_r+0x86e>
 800af8a:	9b07      	ldr	r3, [sp, #28]
 800af8c:	2b02      	cmp	r3, #2
 800af8e:	dd1e      	ble.n	800afce <_dtoa_r+0x86e>
 800af90:	f1bb 0f00 	cmp.w	fp, #0
 800af94:	f47f aeb7 	bne.w	800ad06 <_dtoa_r+0x5a6>
 800af98:	4621      	mov	r1, r4
 800af9a:	465b      	mov	r3, fp
 800af9c:	2205      	movs	r2, #5
 800af9e:	4648      	mov	r0, r9
 800afa0:	f000 fa96 	bl	800b4d0 <__multadd>
 800afa4:	4601      	mov	r1, r0
 800afa6:	4604      	mov	r4, r0
 800afa8:	9801      	ldr	r0, [sp, #4]
 800afaa:	f000 fca9 	bl	800b900 <__mcmp>
 800afae:	2800      	cmp	r0, #0
 800afb0:	f77f aea9 	ble.w	800ad06 <_dtoa_r+0x5a6>
 800afb4:	463e      	mov	r6, r7
 800afb6:	2331      	movs	r3, #49	@ 0x31
 800afb8:	f806 3b01 	strb.w	r3, [r6], #1
 800afbc:	9b04      	ldr	r3, [sp, #16]
 800afbe:	3301      	adds	r3, #1
 800afc0:	9304      	str	r3, [sp, #16]
 800afc2:	e6a4      	b.n	800ad0e <_dtoa_r+0x5ae>
 800afc4:	f8cd 8010 	str.w	r8, [sp, #16]
 800afc8:	4654      	mov	r4, sl
 800afca:	4625      	mov	r5, r4
 800afcc:	e7f2      	b.n	800afb4 <_dtoa_r+0x854>
 800afce:	9b08      	ldr	r3, [sp, #32]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	f000 8103 	beq.w	800b1dc <_dtoa_r+0xa7c>
 800afd6:	2e00      	cmp	r6, #0
 800afd8:	dd05      	ble.n	800afe6 <_dtoa_r+0x886>
 800afda:	4629      	mov	r1, r5
 800afdc:	4632      	mov	r2, r6
 800afde:	4648      	mov	r0, r9
 800afe0:	f000 fc22 	bl	800b828 <__lshift>
 800afe4:	4605      	mov	r5, r0
 800afe6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d058      	beq.n	800b09e <_dtoa_r+0x93e>
 800afec:	6869      	ldr	r1, [r5, #4]
 800afee:	4648      	mov	r0, r9
 800aff0:	f000 fa0c 	bl	800b40c <_Balloc>
 800aff4:	4606      	mov	r6, r0
 800aff6:	b928      	cbnz	r0, 800b004 <_dtoa_r+0x8a4>
 800aff8:	4b82      	ldr	r3, [pc, #520]	@ (800b204 <_dtoa_r+0xaa4>)
 800affa:	4602      	mov	r2, r0
 800affc:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b000:	f7ff bbc7 	b.w	800a792 <_dtoa_r+0x32>
 800b004:	692a      	ldr	r2, [r5, #16]
 800b006:	3202      	adds	r2, #2
 800b008:	0092      	lsls	r2, r2, #2
 800b00a:	f105 010c 	add.w	r1, r5, #12
 800b00e:	300c      	adds	r0, #12
 800b010:	f000 fe3a 	bl	800bc88 <memcpy>
 800b014:	2201      	movs	r2, #1
 800b016:	4631      	mov	r1, r6
 800b018:	4648      	mov	r0, r9
 800b01a:	f000 fc05 	bl	800b828 <__lshift>
 800b01e:	1c7b      	adds	r3, r7, #1
 800b020:	9305      	str	r3, [sp, #20]
 800b022:	eb07 030b 	add.w	r3, r7, fp
 800b026:	9309      	str	r3, [sp, #36]	@ 0x24
 800b028:	9b02      	ldr	r3, [sp, #8]
 800b02a:	f003 0301 	and.w	r3, r3, #1
 800b02e:	46a8      	mov	r8, r5
 800b030:	9308      	str	r3, [sp, #32]
 800b032:	4605      	mov	r5, r0
 800b034:	9b05      	ldr	r3, [sp, #20]
 800b036:	9801      	ldr	r0, [sp, #4]
 800b038:	4621      	mov	r1, r4
 800b03a:	f103 3bff 	add.w	fp, r3, #4294967295
 800b03e:	f7ff fb04 	bl	800a64a <quorem>
 800b042:	4641      	mov	r1, r8
 800b044:	9002      	str	r0, [sp, #8]
 800b046:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800b04a:	9801      	ldr	r0, [sp, #4]
 800b04c:	f000 fc58 	bl	800b900 <__mcmp>
 800b050:	462a      	mov	r2, r5
 800b052:	9006      	str	r0, [sp, #24]
 800b054:	4621      	mov	r1, r4
 800b056:	4648      	mov	r0, r9
 800b058:	f000 fc6e 	bl	800b938 <__mdiff>
 800b05c:	68c2      	ldr	r2, [r0, #12]
 800b05e:	4606      	mov	r6, r0
 800b060:	b9fa      	cbnz	r2, 800b0a2 <_dtoa_r+0x942>
 800b062:	4601      	mov	r1, r0
 800b064:	9801      	ldr	r0, [sp, #4]
 800b066:	f000 fc4b 	bl	800b900 <__mcmp>
 800b06a:	4602      	mov	r2, r0
 800b06c:	4631      	mov	r1, r6
 800b06e:	4648      	mov	r0, r9
 800b070:	920a      	str	r2, [sp, #40]	@ 0x28
 800b072:	f000 fa0b 	bl	800b48c <_Bfree>
 800b076:	9b07      	ldr	r3, [sp, #28]
 800b078:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b07a:	9e05      	ldr	r6, [sp, #20]
 800b07c:	ea43 0102 	orr.w	r1, r3, r2
 800b080:	9b08      	ldr	r3, [sp, #32]
 800b082:	4319      	orrs	r1, r3
 800b084:	d10f      	bne.n	800b0a6 <_dtoa_r+0x946>
 800b086:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b08a:	d028      	beq.n	800b0de <_dtoa_r+0x97e>
 800b08c:	9b06      	ldr	r3, [sp, #24]
 800b08e:	2b00      	cmp	r3, #0
 800b090:	dd02      	ble.n	800b098 <_dtoa_r+0x938>
 800b092:	9b02      	ldr	r3, [sp, #8]
 800b094:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800b098:	f88b a000 	strb.w	sl, [fp]
 800b09c:	e639      	b.n	800ad12 <_dtoa_r+0x5b2>
 800b09e:	4628      	mov	r0, r5
 800b0a0:	e7bd      	b.n	800b01e <_dtoa_r+0x8be>
 800b0a2:	2201      	movs	r2, #1
 800b0a4:	e7e2      	b.n	800b06c <_dtoa_r+0x90c>
 800b0a6:	9b06      	ldr	r3, [sp, #24]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	db04      	blt.n	800b0b6 <_dtoa_r+0x956>
 800b0ac:	9907      	ldr	r1, [sp, #28]
 800b0ae:	430b      	orrs	r3, r1
 800b0b0:	9908      	ldr	r1, [sp, #32]
 800b0b2:	430b      	orrs	r3, r1
 800b0b4:	d120      	bne.n	800b0f8 <_dtoa_r+0x998>
 800b0b6:	2a00      	cmp	r2, #0
 800b0b8:	ddee      	ble.n	800b098 <_dtoa_r+0x938>
 800b0ba:	9901      	ldr	r1, [sp, #4]
 800b0bc:	2201      	movs	r2, #1
 800b0be:	4648      	mov	r0, r9
 800b0c0:	f000 fbb2 	bl	800b828 <__lshift>
 800b0c4:	4621      	mov	r1, r4
 800b0c6:	9001      	str	r0, [sp, #4]
 800b0c8:	f000 fc1a 	bl	800b900 <__mcmp>
 800b0cc:	2800      	cmp	r0, #0
 800b0ce:	dc03      	bgt.n	800b0d8 <_dtoa_r+0x978>
 800b0d0:	d1e2      	bne.n	800b098 <_dtoa_r+0x938>
 800b0d2:	f01a 0f01 	tst.w	sl, #1
 800b0d6:	d0df      	beq.n	800b098 <_dtoa_r+0x938>
 800b0d8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b0dc:	d1d9      	bne.n	800b092 <_dtoa_r+0x932>
 800b0de:	2339      	movs	r3, #57	@ 0x39
 800b0e0:	f88b 3000 	strb.w	r3, [fp]
 800b0e4:	4633      	mov	r3, r6
 800b0e6:	461e      	mov	r6, r3
 800b0e8:	3b01      	subs	r3, #1
 800b0ea:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b0ee:	2a39      	cmp	r2, #57	@ 0x39
 800b0f0:	d053      	beq.n	800b19a <_dtoa_r+0xa3a>
 800b0f2:	3201      	adds	r2, #1
 800b0f4:	701a      	strb	r2, [r3, #0]
 800b0f6:	e60c      	b.n	800ad12 <_dtoa_r+0x5b2>
 800b0f8:	2a00      	cmp	r2, #0
 800b0fa:	dd07      	ble.n	800b10c <_dtoa_r+0x9ac>
 800b0fc:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b100:	d0ed      	beq.n	800b0de <_dtoa_r+0x97e>
 800b102:	f10a 0301 	add.w	r3, sl, #1
 800b106:	f88b 3000 	strb.w	r3, [fp]
 800b10a:	e602      	b.n	800ad12 <_dtoa_r+0x5b2>
 800b10c:	9b05      	ldr	r3, [sp, #20]
 800b10e:	9a05      	ldr	r2, [sp, #20]
 800b110:	f803 ac01 	strb.w	sl, [r3, #-1]
 800b114:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b116:	4293      	cmp	r3, r2
 800b118:	d029      	beq.n	800b16e <_dtoa_r+0xa0e>
 800b11a:	9901      	ldr	r1, [sp, #4]
 800b11c:	2300      	movs	r3, #0
 800b11e:	220a      	movs	r2, #10
 800b120:	4648      	mov	r0, r9
 800b122:	f000 f9d5 	bl	800b4d0 <__multadd>
 800b126:	45a8      	cmp	r8, r5
 800b128:	9001      	str	r0, [sp, #4]
 800b12a:	f04f 0300 	mov.w	r3, #0
 800b12e:	f04f 020a 	mov.w	r2, #10
 800b132:	4641      	mov	r1, r8
 800b134:	4648      	mov	r0, r9
 800b136:	d107      	bne.n	800b148 <_dtoa_r+0x9e8>
 800b138:	f000 f9ca 	bl	800b4d0 <__multadd>
 800b13c:	4680      	mov	r8, r0
 800b13e:	4605      	mov	r5, r0
 800b140:	9b05      	ldr	r3, [sp, #20]
 800b142:	3301      	adds	r3, #1
 800b144:	9305      	str	r3, [sp, #20]
 800b146:	e775      	b.n	800b034 <_dtoa_r+0x8d4>
 800b148:	f000 f9c2 	bl	800b4d0 <__multadd>
 800b14c:	4629      	mov	r1, r5
 800b14e:	4680      	mov	r8, r0
 800b150:	2300      	movs	r3, #0
 800b152:	220a      	movs	r2, #10
 800b154:	4648      	mov	r0, r9
 800b156:	f000 f9bb 	bl	800b4d0 <__multadd>
 800b15a:	4605      	mov	r5, r0
 800b15c:	e7f0      	b.n	800b140 <_dtoa_r+0x9e0>
 800b15e:	f1bb 0f00 	cmp.w	fp, #0
 800b162:	bfcc      	ite	gt
 800b164:	465e      	movgt	r6, fp
 800b166:	2601      	movle	r6, #1
 800b168:	443e      	add	r6, r7
 800b16a:	f04f 0800 	mov.w	r8, #0
 800b16e:	9901      	ldr	r1, [sp, #4]
 800b170:	2201      	movs	r2, #1
 800b172:	4648      	mov	r0, r9
 800b174:	f000 fb58 	bl	800b828 <__lshift>
 800b178:	4621      	mov	r1, r4
 800b17a:	9001      	str	r0, [sp, #4]
 800b17c:	f000 fbc0 	bl	800b900 <__mcmp>
 800b180:	2800      	cmp	r0, #0
 800b182:	dcaf      	bgt.n	800b0e4 <_dtoa_r+0x984>
 800b184:	d102      	bne.n	800b18c <_dtoa_r+0xa2c>
 800b186:	f01a 0f01 	tst.w	sl, #1
 800b18a:	d1ab      	bne.n	800b0e4 <_dtoa_r+0x984>
 800b18c:	4633      	mov	r3, r6
 800b18e:	461e      	mov	r6, r3
 800b190:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b194:	2a30      	cmp	r2, #48	@ 0x30
 800b196:	d0fa      	beq.n	800b18e <_dtoa_r+0xa2e>
 800b198:	e5bb      	b.n	800ad12 <_dtoa_r+0x5b2>
 800b19a:	429f      	cmp	r7, r3
 800b19c:	d1a3      	bne.n	800b0e6 <_dtoa_r+0x986>
 800b19e:	9b04      	ldr	r3, [sp, #16]
 800b1a0:	3301      	adds	r3, #1
 800b1a2:	9304      	str	r3, [sp, #16]
 800b1a4:	2331      	movs	r3, #49	@ 0x31
 800b1a6:	703b      	strb	r3, [r7, #0]
 800b1a8:	e5b3      	b.n	800ad12 <_dtoa_r+0x5b2>
 800b1aa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b1ac:	4f16      	ldr	r7, [pc, #88]	@ (800b208 <_dtoa_r+0xaa8>)
 800b1ae:	b11b      	cbz	r3, 800b1b8 <_dtoa_r+0xa58>
 800b1b0:	f107 0308 	add.w	r3, r7, #8
 800b1b4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800b1b6:	6013      	str	r3, [r2, #0]
 800b1b8:	4638      	mov	r0, r7
 800b1ba:	b011      	add	sp, #68	@ 0x44
 800b1bc:	ecbd 8b02 	vpop	{d8}
 800b1c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1c4:	9b07      	ldr	r3, [sp, #28]
 800b1c6:	2b01      	cmp	r3, #1
 800b1c8:	f77f ae36 	ble.w	800ae38 <_dtoa_r+0x6d8>
 800b1cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b1ce:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b1d0:	2001      	movs	r0, #1
 800b1d2:	e656      	b.n	800ae82 <_dtoa_r+0x722>
 800b1d4:	f1bb 0f00 	cmp.w	fp, #0
 800b1d8:	f77f aed7 	ble.w	800af8a <_dtoa_r+0x82a>
 800b1dc:	463e      	mov	r6, r7
 800b1de:	9801      	ldr	r0, [sp, #4]
 800b1e0:	4621      	mov	r1, r4
 800b1e2:	f7ff fa32 	bl	800a64a <quorem>
 800b1e6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800b1ea:	f806 ab01 	strb.w	sl, [r6], #1
 800b1ee:	1bf2      	subs	r2, r6, r7
 800b1f0:	4593      	cmp	fp, r2
 800b1f2:	ddb4      	ble.n	800b15e <_dtoa_r+0x9fe>
 800b1f4:	9901      	ldr	r1, [sp, #4]
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	220a      	movs	r2, #10
 800b1fa:	4648      	mov	r0, r9
 800b1fc:	f000 f968 	bl	800b4d0 <__multadd>
 800b200:	9001      	str	r0, [sp, #4]
 800b202:	e7ec      	b.n	800b1de <_dtoa_r+0xa7e>
 800b204:	0800eb2c 	.word	0x0800eb2c
 800b208:	0800eab0 	.word	0x0800eab0

0800b20c <_free_r>:
 800b20c:	b538      	push	{r3, r4, r5, lr}
 800b20e:	4605      	mov	r5, r0
 800b210:	2900      	cmp	r1, #0
 800b212:	d041      	beq.n	800b298 <_free_r+0x8c>
 800b214:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b218:	1f0c      	subs	r4, r1, #4
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	bfb8      	it	lt
 800b21e:	18e4      	addlt	r4, r4, r3
 800b220:	f000 f8e8 	bl	800b3f4 <__malloc_lock>
 800b224:	4a1d      	ldr	r2, [pc, #116]	@ (800b29c <_free_r+0x90>)
 800b226:	6813      	ldr	r3, [r2, #0]
 800b228:	b933      	cbnz	r3, 800b238 <_free_r+0x2c>
 800b22a:	6063      	str	r3, [r4, #4]
 800b22c:	6014      	str	r4, [r2, #0]
 800b22e:	4628      	mov	r0, r5
 800b230:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b234:	f000 b8e4 	b.w	800b400 <__malloc_unlock>
 800b238:	42a3      	cmp	r3, r4
 800b23a:	d908      	bls.n	800b24e <_free_r+0x42>
 800b23c:	6820      	ldr	r0, [r4, #0]
 800b23e:	1821      	adds	r1, r4, r0
 800b240:	428b      	cmp	r3, r1
 800b242:	bf01      	itttt	eq
 800b244:	6819      	ldreq	r1, [r3, #0]
 800b246:	685b      	ldreq	r3, [r3, #4]
 800b248:	1809      	addeq	r1, r1, r0
 800b24a:	6021      	streq	r1, [r4, #0]
 800b24c:	e7ed      	b.n	800b22a <_free_r+0x1e>
 800b24e:	461a      	mov	r2, r3
 800b250:	685b      	ldr	r3, [r3, #4]
 800b252:	b10b      	cbz	r3, 800b258 <_free_r+0x4c>
 800b254:	42a3      	cmp	r3, r4
 800b256:	d9fa      	bls.n	800b24e <_free_r+0x42>
 800b258:	6811      	ldr	r1, [r2, #0]
 800b25a:	1850      	adds	r0, r2, r1
 800b25c:	42a0      	cmp	r0, r4
 800b25e:	d10b      	bne.n	800b278 <_free_r+0x6c>
 800b260:	6820      	ldr	r0, [r4, #0]
 800b262:	4401      	add	r1, r0
 800b264:	1850      	adds	r0, r2, r1
 800b266:	4283      	cmp	r3, r0
 800b268:	6011      	str	r1, [r2, #0]
 800b26a:	d1e0      	bne.n	800b22e <_free_r+0x22>
 800b26c:	6818      	ldr	r0, [r3, #0]
 800b26e:	685b      	ldr	r3, [r3, #4]
 800b270:	6053      	str	r3, [r2, #4]
 800b272:	4408      	add	r0, r1
 800b274:	6010      	str	r0, [r2, #0]
 800b276:	e7da      	b.n	800b22e <_free_r+0x22>
 800b278:	d902      	bls.n	800b280 <_free_r+0x74>
 800b27a:	230c      	movs	r3, #12
 800b27c:	602b      	str	r3, [r5, #0]
 800b27e:	e7d6      	b.n	800b22e <_free_r+0x22>
 800b280:	6820      	ldr	r0, [r4, #0]
 800b282:	1821      	adds	r1, r4, r0
 800b284:	428b      	cmp	r3, r1
 800b286:	bf04      	itt	eq
 800b288:	6819      	ldreq	r1, [r3, #0]
 800b28a:	685b      	ldreq	r3, [r3, #4]
 800b28c:	6063      	str	r3, [r4, #4]
 800b28e:	bf04      	itt	eq
 800b290:	1809      	addeq	r1, r1, r0
 800b292:	6021      	streq	r1, [r4, #0]
 800b294:	6054      	str	r4, [r2, #4]
 800b296:	e7ca      	b.n	800b22e <_free_r+0x22>
 800b298:	bd38      	pop	{r3, r4, r5, pc}
 800b29a:	bf00      	nop
 800b29c:	240011a8 	.word	0x240011a8

0800b2a0 <malloc>:
 800b2a0:	4b02      	ldr	r3, [pc, #8]	@ (800b2ac <malloc+0xc>)
 800b2a2:	4601      	mov	r1, r0
 800b2a4:	6818      	ldr	r0, [r3, #0]
 800b2a6:	f000 b825 	b.w	800b2f4 <_malloc_r>
 800b2aa:	bf00      	nop
 800b2ac:	24000074 	.word	0x24000074

0800b2b0 <sbrk_aligned>:
 800b2b0:	b570      	push	{r4, r5, r6, lr}
 800b2b2:	4e0f      	ldr	r6, [pc, #60]	@ (800b2f0 <sbrk_aligned+0x40>)
 800b2b4:	460c      	mov	r4, r1
 800b2b6:	6831      	ldr	r1, [r6, #0]
 800b2b8:	4605      	mov	r5, r0
 800b2ba:	b911      	cbnz	r1, 800b2c2 <sbrk_aligned+0x12>
 800b2bc:	f000 fcd4 	bl	800bc68 <_sbrk_r>
 800b2c0:	6030      	str	r0, [r6, #0]
 800b2c2:	4621      	mov	r1, r4
 800b2c4:	4628      	mov	r0, r5
 800b2c6:	f000 fccf 	bl	800bc68 <_sbrk_r>
 800b2ca:	1c43      	adds	r3, r0, #1
 800b2cc:	d103      	bne.n	800b2d6 <sbrk_aligned+0x26>
 800b2ce:	f04f 34ff 	mov.w	r4, #4294967295
 800b2d2:	4620      	mov	r0, r4
 800b2d4:	bd70      	pop	{r4, r5, r6, pc}
 800b2d6:	1cc4      	adds	r4, r0, #3
 800b2d8:	f024 0403 	bic.w	r4, r4, #3
 800b2dc:	42a0      	cmp	r0, r4
 800b2de:	d0f8      	beq.n	800b2d2 <sbrk_aligned+0x22>
 800b2e0:	1a21      	subs	r1, r4, r0
 800b2e2:	4628      	mov	r0, r5
 800b2e4:	f000 fcc0 	bl	800bc68 <_sbrk_r>
 800b2e8:	3001      	adds	r0, #1
 800b2ea:	d1f2      	bne.n	800b2d2 <sbrk_aligned+0x22>
 800b2ec:	e7ef      	b.n	800b2ce <sbrk_aligned+0x1e>
 800b2ee:	bf00      	nop
 800b2f0:	240011a4 	.word	0x240011a4

0800b2f4 <_malloc_r>:
 800b2f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2f8:	1ccd      	adds	r5, r1, #3
 800b2fa:	f025 0503 	bic.w	r5, r5, #3
 800b2fe:	3508      	adds	r5, #8
 800b300:	2d0c      	cmp	r5, #12
 800b302:	bf38      	it	cc
 800b304:	250c      	movcc	r5, #12
 800b306:	2d00      	cmp	r5, #0
 800b308:	4606      	mov	r6, r0
 800b30a:	db01      	blt.n	800b310 <_malloc_r+0x1c>
 800b30c:	42a9      	cmp	r1, r5
 800b30e:	d904      	bls.n	800b31a <_malloc_r+0x26>
 800b310:	230c      	movs	r3, #12
 800b312:	6033      	str	r3, [r6, #0]
 800b314:	2000      	movs	r0, #0
 800b316:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b31a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b3f0 <_malloc_r+0xfc>
 800b31e:	f000 f869 	bl	800b3f4 <__malloc_lock>
 800b322:	f8d8 3000 	ldr.w	r3, [r8]
 800b326:	461c      	mov	r4, r3
 800b328:	bb44      	cbnz	r4, 800b37c <_malloc_r+0x88>
 800b32a:	4629      	mov	r1, r5
 800b32c:	4630      	mov	r0, r6
 800b32e:	f7ff ffbf 	bl	800b2b0 <sbrk_aligned>
 800b332:	1c43      	adds	r3, r0, #1
 800b334:	4604      	mov	r4, r0
 800b336:	d158      	bne.n	800b3ea <_malloc_r+0xf6>
 800b338:	f8d8 4000 	ldr.w	r4, [r8]
 800b33c:	4627      	mov	r7, r4
 800b33e:	2f00      	cmp	r7, #0
 800b340:	d143      	bne.n	800b3ca <_malloc_r+0xd6>
 800b342:	2c00      	cmp	r4, #0
 800b344:	d04b      	beq.n	800b3de <_malloc_r+0xea>
 800b346:	6823      	ldr	r3, [r4, #0]
 800b348:	4639      	mov	r1, r7
 800b34a:	4630      	mov	r0, r6
 800b34c:	eb04 0903 	add.w	r9, r4, r3
 800b350:	f000 fc8a 	bl	800bc68 <_sbrk_r>
 800b354:	4581      	cmp	r9, r0
 800b356:	d142      	bne.n	800b3de <_malloc_r+0xea>
 800b358:	6821      	ldr	r1, [r4, #0]
 800b35a:	1a6d      	subs	r5, r5, r1
 800b35c:	4629      	mov	r1, r5
 800b35e:	4630      	mov	r0, r6
 800b360:	f7ff ffa6 	bl	800b2b0 <sbrk_aligned>
 800b364:	3001      	adds	r0, #1
 800b366:	d03a      	beq.n	800b3de <_malloc_r+0xea>
 800b368:	6823      	ldr	r3, [r4, #0]
 800b36a:	442b      	add	r3, r5
 800b36c:	6023      	str	r3, [r4, #0]
 800b36e:	f8d8 3000 	ldr.w	r3, [r8]
 800b372:	685a      	ldr	r2, [r3, #4]
 800b374:	bb62      	cbnz	r2, 800b3d0 <_malloc_r+0xdc>
 800b376:	f8c8 7000 	str.w	r7, [r8]
 800b37a:	e00f      	b.n	800b39c <_malloc_r+0xa8>
 800b37c:	6822      	ldr	r2, [r4, #0]
 800b37e:	1b52      	subs	r2, r2, r5
 800b380:	d420      	bmi.n	800b3c4 <_malloc_r+0xd0>
 800b382:	2a0b      	cmp	r2, #11
 800b384:	d917      	bls.n	800b3b6 <_malloc_r+0xc2>
 800b386:	1961      	adds	r1, r4, r5
 800b388:	42a3      	cmp	r3, r4
 800b38a:	6025      	str	r5, [r4, #0]
 800b38c:	bf18      	it	ne
 800b38e:	6059      	strne	r1, [r3, #4]
 800b390:	6863      	ldr	r3, [r4, #4]
 800b392:	bf08      	it	eq
 800b394:	f8c8 1000 	streq.w	r1, [r8]
 800b398:	5162      	str	r2, [r4, r5]
 800b39a:	604b      	str	r3, [r1, #4]
 800b39c:	4630      	mov	r0, r6
 800b39e:	f000 f82f 	bl	800b400 <__malloc_unlock>
 800b3a2:	f104 000b 	add.w	r0, r4, #11
 800b3a6:	1d23      	adds	r3, r4, #4
 800b3a8:	f020 0007 	bic.w	r0, r0, #7
 800b3ac:	1ac2      	subs	r2, r0, r3
 800b3ae:	bf1c      	itt	ne
 800b3b0:	1a1b      	subne	r3, r3, r0
 800b3b2:	50a3      	strne	r3, [r4, r2]
 800b3b4:	e7af      	b.n	800b316 <_malloc_r+0x22>
 800b3b6:	6862      	ldr	r2, [r4, #4]
 800b3b8:	42a3      	cmp	r3, r4
 800b3ba:	bf0c      	ite	eq
 800b3bc:	f8c8 2000 	streq.w	r2, [r8]
 800b3c0:	605a      	strne	r2, [r3, #4]
 800b3c2:	e7eb      	b.n	800b39c <_malloc_r+0xa8>
 800b3c4:	4623      	mov	r3, r4
 800b3c6:	6864      	ldr	r4, [r4, #4]
 800b3c8:	e7ae      	b.n	800b328 <_malloc_r+0x34>
 800b3ca:	463c      	mov	r4, r7
 800b3cc:	687f      	ldr	r7, [r7, #4]
 800b3ce:	e7b6      	b.n	800b33e <_malloc_r+0x4a>
 800b3d0:	461a      	mov	r2, r3
 800b3d2:	685b      	ldr	r3, [r3, #4]
 800b3d4:	42a3      	cmp	r3, r4
 800b3d6:	d1fb      	bne.n	800b3d0 <_malloc_r+0xdc>
 800b3d8:	2300      	movs	r3, #0
 800b3da:	6053      	str	r3, [r2, #4]
 800b3dc:	e7de      	b.n	800b39c <_malloc_r+0xa8>
 800b3de:	230c      	movs	r3, #12
 800b3e0:	6033      	str	r3, [r6, #0]
 800b3e2:	4630      	mov	r0, r6
 800b3e4:	f000 f80c 	bl	800b400 <__malloc_unlock>
 800b3e8:	e794      	b.n	800b314 <_malloc_r+0x20>
 800b3ea:	6005      	str	r5, [r0, #0]
 800b3ec:	e7d6      	b.n	800b39c <_malloc_r+0xa8>
 800b3ee:	bf00      	nop
 800b3f0:	240011a8 	.word	0x240011a8

0800b3f4 <__malloc_lock>:
 800b3f4:	4801      	ldr	r0, [pc, #4]	@ (800b3fc <__malloc_lock+0x8>)
 800b3f6:	f7ff b926 	b.w	800a646 <__retarget_lock_acquire_recursive>
 800b3fa:	bf00      	nop
 800b3fc:	240011a0 	.word	0x240011a0

0800b400 <__malloc_unlock>:
 800b400:	4801      	ldr	r0, [pc, #4]	@ (800b408 <__malloc_unlock+0x8>)
 800b402:	f7ff b921 	b.w	800a648 <__retarget_lock_release_recursive>
 800b406:	bf00      	nop
 800b408:	240011a0 	.word	0x240011a0

0800b40c <_Balloc>:
 800b40c:	b570      	push	{r4, r5, r6, lr}
 800b40e:	69c6      	ldr	r6, [r0, #28]
 800b410:	4604      	mov	r4, r0
 800b412:	460d      	mov	r5, r1
 800b414:	b976      	cbnz	r6, 800b434 <_Balloc+0x28>
 800b416:	2010      	movs	r0, #16
 800b418:	f7ff ff42 	bl	800b2a0 <malloc>
 800b41c:	4602      	mov	r2, r0
 800b41e:	61e0      	str	r0, [r4, #28]
 800b420:	b920      	cbnz	r0, 800b42c <_Balloc+0x20>
 800b422:	4b18      	ldr	r3, [pc, #96]	@ (800b484 <_Balloc+0x78>)
 800b424:	4818      	ldr	r0, [pc, #96]	@ (800b488 <_Balloc+0x7c>)
 800b426:	216b      	movs	r1, #107	@ 0x6b
 800b428:	f000 fc3c 	bl	800bca4 <__assert_func>
 800b42c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b430:	6006      	str	r6, [r0, #0]
 800b432:	60c6      	str	r6, [r0, #12]
 800b434:	69e6      	ldr	r6, [r4, #28]
 800b436:	68f3      	ldr	r3, [r6, #12]
 800b438:	b183      	cbz	r3, 800b45c <_Balloc+0x50>
 800b43a:	69e3      	ldr	r3, [r4, #28]
 800b43c:	68db      	ldr	r3, [r3, #12]
 800b43e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b442:	b9b8      	cbnz	r0, 800b474 <_Balloc+0x68>
 800b444:	2101      	movs	r1, #1
 800b446:	fa01 f605 	lsl.w	r6, r1, r5
 800b44a:	1d72      	adds	r2, r6, #5
 800b44c:	0092      	lsls	r2, r2, #2
 800b44e:	4620      	mov	r0, r4
 800b450:	f000 fc46 	bl	800bce0 <_calloc_r>
 800b454:	b160      	cbz	r0, 800b470 <_Balloc+0x64>
 800b456:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b45a:	e00e      	b.n	800b47a <_Balloc+0x6e>
 800b45c:	2221      	movs	r2, #33	@ 0x21
 800b45e:	2104      	movs	r1, #4
 800b460:	4620      	mov	r0, r4
 800b462:	f000 fc3d 	bl	800bce0 <_calloc_r>
 800b466:	69e3      	ldr	r3, [r4, #28]
 800b468:	60f0      	str	r0, [r6, #12]
 800b46a:	68db      	ldr	r3, [r3, #12]
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d1e4      	bne.n	800b43a <_Balloc+0x2e>
 800b470:	2000      	movs	r0, #0
 800b472:	bd70      	pop	{r4, r5, r6, pc}
 800b474:	6802      	ldr	r2, [r0, #0]
 800b476:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b47a:	2300      	movs	r3, #0
 800b47c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b480:	e7f7      	b.n	800b472 <_Balloc+0x66>
 800b482:	bf00      	nop
 800b484:	0800eabd 	.word	0x0800eabd
 800b488:	0800eb3d 	.word	0x0800eb3d

0800b48c <_Bfree>:
 800b48c:	b570      	push	{r4, r5, r6, lr}
 800b48e:	69c6      	ldr	r6, [r0, #28]
 800b490:	4605      	mov	r5, r0
 800b492:	460c      	mov	r4, r1
 800b494:	b976      	cbnz	r6, 800b4b4 <_Bfree+0x28>
 800b496:	2010      	movs	r0, #16
 800b498:	f7ff ff02 	bl	800b2a0 <malloc>
 800b49c:	4602      	mov	r2, r0
 800b49e:	61e8      	str	r0, [r5, #28]
 800b4a0:	b920      	cbnz	r0, 800b4ac <_Bfree+0x20>
 800b4a2:	4b09      	ldr	r3, [pc, #36]	@ (800b4c8 <_Bfree+0x3c>)
 800b4a4:	4809      	ldr	r0, [pc, #36]	@ (800b4cc <_Bfree+0x40>)
 800b4a6:	218f      	movs	r1, #143	@ 0x8f
 800b4a8:	f000 fbfc 	bl	800bca4 <__assert_func>
 800b4ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b4b0:	6006      	str	r6, [r0, #0]
 800b4b2:	60c6      	str	r6, [r0, #12]
 800b4b4:	b13c      	cbz	r4, 800b4c6 <_Bfree+0x3a>
 800b4b6:	69eb      	ldr	r3, [r5, #28]
 800b4b8:	6862      	ldr	r2, [r4, #4]
 800b4ba:	68db      	ldr	r3, [r3, #12]
 800b4bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b4c0:	6021      	str	r1, [r4, #0]
 800b4c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b4c6:	bd70      	pop	{r4, r5, r6, pc}
 800b4c8:	0800eabd 	.word	0x0800eabd
 800b4cc:	0800eb3d 	.word	0x0800eb3d

0800b4d0 <__multadd>:
 800b4d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4d4:	690d      	ldr	r5, [r1, #16]
 800b4d6:	4607      	mov	r7, r0
 800b4d8:	460c      	mov	r4, r1
 800b4da:	461e      	mov	r6, r3
 800b4dc:	f101 0c14 	add.w	ip, r1, #20
 800b4e0:	2000      	movs	r0, #0
 800b4e2:	f8dc 3000 	ldr.w	r3, [ip]
 800b4e6:	b299      	uxth	r1, r3
 800b4e8:	fb02 6101 	mla	r1, r2, r1, r6
 800b4ec:	0c1e      	lsrs	r6, r3, #16
 800b4ee:	0c0b      	lsrs	r3, r1, #16
 800b4f0:	fb02 3306 	mla	r3, r2, r6, r3
 800b4f4:	b289      	uxth	r1, r1
 800b4f6:	3001      	adds	r0, #1
 800b4f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b4fc:	4285      	cmp	r5, r0
 800b4fe:	f84c 1b04 	str.w	r1, [ip], #4
 800b502:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b506:	dcec      	bgt.n	800b4e2 <__multadd+0x12>
 800b508:	b30e      	cbz	r6, 800b54e <__multadd+0x7e>
 800b50a:	68a3      	ldr	r3, [r4, #8]
 800b50c:	42ab      	cmp	r3, r5
 800b50e:	dc19      	bgt.n	800b544 <__multadd+0x74>
 800b510:	6861      	ldr	r1, [r4, #4]
 800b512:	4638      	mov	r0, r7
 800b514:	3101      	adds	r1, #1
 800b516:	f7ff ff79 	bl	800b40c <_Balloc>
 800b51a:	4680      	mov	r8, r0
 800b51c:	b928      	cbnz	r0, 800b52a <__multadd+0x5a>
 800b51e:	4602      	mov	r2, r0
 800b520:	4b0c      	ldr	r3, [pc, #48]	@ (800b554 <__multadd+0x84>)
 800b522:	480d      	ldr	r0, [pc, #52]	@ (800b558 <__multadd+0x88>)
 800b524:	21ba      	movs	r1, #186	@ 0xba
 800b526:	f000 fbbd 	bl	800bca4 <__assert_func>
 800b52a:	6922      	ldr	r2, [r4, #16]
 800b52c:	3202      	adds	r2, #2
 800b52e:	f104 010c 	add.w	r1, r4, #12
 800b532:	0092      	lsls	r2, r2, #2
 800b534:	300c      	adds	r0, #12
 800b536:	f000 fba7 	bl	800bc88 <memcpy>
 800b53a:	4621      	mov	r1, r4
 800b53c:	4638      	mov	r0, r7
 800b53e:	f7ff ffa5 	bl	800b48c <_Bfree>
 800b542:	4644      	mov	r4, r8
 800b544:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b548:	3501      	adds	r5, #1
 800b54a:	615e      	str	r6, [r3, #20]
 800b54c:	6125      	str	r5, [r4, #16]
 800b54e:	4620      	mov	r0, r4
 800b550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b554:	0800eb2c 	.word	0x0800eb2c
 800b558:	0800eb3d 	.word	0x0800eb3d

0800b55c <__hi0bits>:
 800b55c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b560:	4603      	mov	r3, r0
 800b562:	bf36      	itet	cc
 800b564:	0403      	lslcc	r3, r0, #16
 800b566:	2000      	movcs	r0, #0
 800b568:	2010      	movcc	r0, #16
 800b56a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b56e:	bf3c      	itt	cc
 800b570:	021b      	lslcc	r3, r3, #8
 800b572:	3008      	addcc	r0, #8
 800b574:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b578:	bf3c      	itt	cc
 800b57a:	011b      	lslcc	r3, r3, #4
 800b57c:	3004      	addcc	r0, #4
 800b57e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b582:	bf3c      	itt	cc
 800b584:	009b      	lslcc	r3, r3, #2
 800b586:	3002      	addcc	r0, #2
 800b588:	2b00      	cmp	r3, #0
 800b58a:	db05      	blt.n	800b598 <__hi0bits+0x3c>
 800b58c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b590:	f100 0001 	add.w	r0, r0, #1
 800b594:	bf08      	it	eq
 800b596:	2020      	moveq	r0, #32
 800b598:	4770      	bx	lr

0800b59a <__lo0bits>:
 800b59a:	6803      	ldr	r3, [r0, #0]
 800b59c:	4602      	mov	r2, r0
 800b59e:	f013 0007 	ands.w	r0, r3, #7
 800b5a2:	d00b      	beq.n	800b5bc <__lo0bits+0x22>
 800b5a4:	07d9      	lsls	r1, r3, #31
 800b5a6:	d421      	bmi.n	800b5ec <__lo0bits+0x52>
 800b5a8:	0798      	lsls	r0, r3, #30
 800b5aa:	bf49      	itett	mi
 800b5ac:	085b      	lsrmi	r3, r3, #1
 800b5ae:	089b      	lsrpl	r3, r3, #2
 800b5b0:	2001      	movmi	r0, #1
 800b5b2:	6013      	strmi	r3, [r2, #0]
 800b5b4:	bf5c      	itt	pl
 800b5b6:	6013      	strpl	r3, [r2, #0]
 800b5b8:	2002      	movpl	r0, #2
 800b5ba:	4770      	bx	lr
 800b5bc:	b299      	uxth	r1, r3
 800b5be:	b909      	cbnz	r1, 800b5c4 <__lo0bits+0x2a>
 800b5c0:	0c1b      	lsrs	r3, r3, #16
 800b5c2:	2010      	movs	r0, #16
 800b5c4:	b2d9      	uxtb	r1, r3
 800b5c6:	b909      	cbnz	r1, 800b5cc <__lo0bits+0x32>
 800b5c8:	3008      	adds	r0, #8
 800b5ca:	0a1b      	lsrs	r3, r3, #8
 800b5cc:	0719      	lsls	r1, r3, #28
 800b5ce:	bf04      	itt	eq
 800b5d0:	091b      	lsreq	r3, r3, #4
 800b5d2:	3004      	addeq	r0, #4
 800b5d4:	0799      	lsls	r1, r3, #30
 800b5d6:	bf04      	itt	eq
 800b5d8:	089b      	lsreq	r3, r3, #2
 800b5da:	3002      	addeq	r0, #2
 800b5dc:	07d9      	lsls	r1, r3, #31
 800b5de:	d403      	bmi.n	800b5e8 <__lo0bits+0x4e>
 800b5e0:	085b      	lsrs	r3, r3, #1
 800b5e2:	f100 0001 	add.w	r0, r0, #1
 800b5e6:	d003      	beq.n	800b5f0 <__lo0bits+0x56>
 800b5e8:	6013      	str	r3, [r2, #0]
 800b5ea:	4770      	bx	lr
 800b5ec:	2000      	movs	r0, #0
 800b5ee:	4770      	bx	lr
 800b5f0:	2020      	movs	r0, #32
 800b5f2:	4770      	bx	lr

0800b5f4 <__i2b>:
 800b5f4:	b510      	push	{r4, lr}
 800b5f6:	460c      	mov	r4, r1
 800b5f8:	2101      	movs	r1, #1
 800b5fa:	f7ff ff07 	bl	800b40c <_Balloc>
 800b5fe:	4602      	mov	r2, r0
 800b600:	b928      	cbnz	r0, 800b60e <__i2b+0x1a>
 800b602:	4b05      	ldr	r3, [pc, #20]	@ (800b618 <__i2b+0x24>)
 800b604:	4805      	ldr	r0, [pc, #20]	@ (800b61c <__i2b+0x28>)
 800b606:	f240 1145 	movw	r1, #325	@ 0x145
 800b60a:	f000 fb4b 	bl	800bca4 <__assert_func>
 800b60e:	2301      	movs	r3, #1
 800b610:	6144      	str	r4, [r0, #20]
 800b612:	6103      	str	r3, [r0, #16]
 800b614:	bd10      	pop	{r4, pc}
 800b616:	bf00      	nop
 800b618:	0800eb2c 	.word	0x0800eb2c
 800b61c:	0800eb3d 	.word	0x0800eb3d

0800b620 <__multiply>:
 800b620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b624:	4614      	mov	r4, r2
 800b626:	690a      	ldr	r2, [r1, #16]
 800b628:	6923      	ldr	r3, [r4, #16]
 800b62a:	429a      	cmp	r2, r3
 800b62c:	bfa8      	it	ge
 800b62e:	4623      	movge	r3, r4
 800b630:	460f      	mov	r7, r1
 800b632:	bfa4      	itt	ge
 800b634:	460c      	movge	r4, r1
 800b636:	461f      	movge	r7, r3
 800b638:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b63c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b640:	68a3      	ldr	r3, [r4, #8]
 800b642:	6861      	ldr	r1, [r4, #4]
 800b644:	eb0a 0609 	add.w	r6, sl, r9
 800b648:	42b3      	cmp	r3, r6
 800b64a:	b085      	sub	sp, #20
 800b64c:	bfb8      	it	lt
 800b64e:	3101      	addlt	r1, #1
 800b650:	f7ff fedc 	bl	800b40c <_Balloc>
 800b654:	b930      	cbnz	r0, 800b664 <__multiply+0x44>
 800b656:	4602      	mov	r2, r0
 800b658:	4b44      	ldr	r3, [pc, #272]	@ (800b76c <__multiply+0x14c>)
 800b65a:	4845      	ldr	r0, [pc, #276]	@ (800b770 <__multiply+0x150>)
 800b65c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b660:	f000 fb20 	bl	800bca4 <__assert_func>
 800b664:	f100 0514 	add.w	r5, r0, #20
 800b668:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b66c:	462b      	mov	r3, r5
 800b66e:	2200      	movs	r2, #0
 800b670:	4543      	cmp	r3, r8
 800b672:	d321      	bcc.n	800b6b8 <__multiply+0x98>
 800b674:	f107 0114 	add.w	r1, r7, #20
 800b678:	f104 0214 	add.w	r2, r4, #20
 800b67c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b680:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b684:	9302      	str	r3, [sp, #8]
 800b686:	1b13      	subs	r3, r2, r4
 800b688:	3b15      	subs	r3, #21
 800b68a:	f023 0303 	bic.w	r3, r3, #3
 800b68e:	3304      	adds	r3, #4
 800b690:	f104 0715 	add.w	r7, r4, #21
 800b694:	42ba      	cmp	r2, r7
 800b696:	bf38      	it	cc
 800b698:	2304      	movcc	r3, #4
 800b69a:	9301      	str	r3, [sp, #4]
 800b69c:	9b02      	ldr	r3, [sp, #8]
 800b69e:	9103      	str	r1, [sp, #12]
 800b6a0:	428b      	cmp	r3, r1
 800b6a2:	d80c      	bhi.n	800b6be <__multiply+0x9e>
 800b6a4:	2e00      	cmp	r6, #0
 800b6a6:	dd03      	ble.n	800b6b0 <__multiply+0x90>
 800b6a8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d05b      	beq.n	800b768 <__multiply+0x148>
 800b6b0:	6106      	str	r6, [r0, #16]
 800b6b2:	b005      	add	sp, #20
 800b6b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6b8:	f843 2b04 	str.w	r2, [r3], #4
 800b6bc:	e7d8      	b.n	800b670 <__multiply+0x50>
 800b6be:	f8b1 a000 	ldrh.w	sl, [r1]
 800b6c2:	f1ba 0f00 	cmp.w	sl, #0
 800b6c6:	d024      	beq.n	800b712 <__multiply+0xf2>
 800b6c8:	f104 0e14 	add.w	lr, r4, #20
 800b6cc:	46a9      	mov	r9, r5
 800b6ce:	f04f 0c00 	mov.w	ip, #0
 800b6d2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b6d6:	f8d9 3000 	ldr.w	r3, [r9]
 800b6da:	fa1f fb87 	uxth.w	fp, r7
 800b6de:	b29b      	uxth	r3, r3
 800b6e0:	fb0a 330b 	mla	r3, sl, fp, r3
 800b6e4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800b6e8:	f8d9 7000 	ldr.w	r7, [r9]
 800b6ec:	4463      	add	r3, ip
 800b6ee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b6f2:	fb0a c70b 	mla	r7, sl, fp, ip
 800b6f6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b6fa:	b29b      	uxth	r3, r3
 800b6fc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b700:	4572      	cmp	r2, lr
 800b702:	f849 3b04 	str.w	r3, [r9], #4
 800b706:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b70a:	d8e2      	bhi.n	800b6d2 <__multiply+0xb2>
 800b70c:	9b01      	ldr	r3, [sp, #4]
 800b70e:	f845 c003 	str.w	ip, [r5, r3]
 800b712:	9b03      	ldr	r3, [sp, #12]
 800b714:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b718:	3104      	adds	r1, #4
 800b71a:	f1b9 0f00 	cmp.w	r9, #0
 800b71e:	d021      	beq.n	800b764 <__multiply+0x144>
 800b720:	682b      	ldr	r3, [r5, #0]
 800b722:	f104 0c14 	add.w	ip, r4, #20
 800b726:	46ae      	mov	lr, r5
 800b728:	f04f 0a00 	mov.w	sl, #0
 800b72c:	f8bc b000 	ldrh.w	fp, [ip]
 800b730:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b734:	fb09 770b 	mla	r7, r9, fp, r7
 800b738:	4457      	add	r7, sl
 800b73a:	b29b      	uxth	r3, r3
 800b73c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b740:	f84e 3b04 	str.w	r3, [lr], #4
 800b744:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b748:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b74c:	f8be 3000 	ldrh.w	r3, [lr]
 800b750:	fb09 330a 	mla	r3, r9, sl, r3
 800b754:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b758:	4562      	cmp	r2, ip
 800b75a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b75e:	d8e5      	bhi.n	800b72c <__multiply+0x10c>
 800b760:	9f01      	ldr	r7, [sp, #4]
 800b762:	51eb      	str	r3, [r5, r7]
 800b764:	3504      	adds	r5, #4
 800b766:	e799      	b.n	800b69c <__multiply+0x7c>
 800b768:	3e01      	subs	r6, #1
 800b76a:	e79b      	b.n	800b6a4 <__multiply+0x84>
 800b76c:	0800eb2c 	.word	0x0800eb2c
 800b770:	0800eb3d 	.word	0x0800eb3d

0800b774 <__pow5mult>:
 800b774:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b778:	4615      	mov	r5, r2
 800b77a:	f012 0203 	ands.w	r2, r2, #3
 800b77e:	4607      	mov	r7, r0
 800b780:	460e      	mov	r6, r1
 800b782:	d007      	beq.n	800b794 <__pow5mult+0x20>
 800b784:	4c25      	ldr	r4, [pc, #148]	@ (800b81c <__pow5mult+0xa8>)
 800b786:	3a01      	subs	r2, #1
 800b788:	2300      	movs	r3, #0
 800b78a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b78e:	f7ff fe9f 	bl	800b4d0 <__multadd>
 800b792:	4606      	mov	r6, r0
 800b794:	10ad      	asrs	r5, r5, #2
 800b796:	d03d      	beq.n	800b814 <__pow5mult+0xa0>
 800b798:	69fc      	ldr	r4, [r7, #28]
 800b79a:	b97c      	cbnz	r4, 800b7bc <__pow5mult+0x48>
 800b79c:	2010      	movs	r0, #16
 800b79e:	f7ff fd7f 	bl	800b2a0 <malloc>
 800b7a2:	4602      	mov	r2, r0
 800b7a4:	61f8      	str	r0, [r7, #28]
 800b7a6:	b928      	cbnz	r0, 800b7b4 <__pow5mult+0x40>
 800b7a8:	4b1d      	ldr	r3, [pc, #116]	@ (800b820 <__pow5mult+0xac>)
 800b7aa:	481e      	ldr	r0, [pc, #120]	@ (800b824 <__pow5mult+0xb0>)
 800b7ac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b7b0:	f000 fa78 	bl	800bca4 <__assert_func>
 800b7b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b7b8:	6004      	str	r4, [r0, #0]
 800b7ba:	60c4      	str	r4, [r0, #12]
 800b7bc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b7c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b7c4:	b94c      	cbnz	r4, 800b7da <__pow5mult+0x66>
 800b7c6:	f240 2171 	movw	r1, #625	@ 0x271
 800b7ca:	4638      	mov	r0, r7
 800b7cc:	f7ff ff12 	bl	800b5f4 <__i2b>
 800b7d0:	2300      	movs	r3, #0
 800b7d2:	f8c8 0008 	str.w	r0, [r8, #8]
 800b7d6:	4604      	mov	r4, r0
 800b7d8:	6003      	str	r3, [r0, #0]
 800b7da:	f04f 0900 	mov.w	r9, #0
 800b7de:	07eb      	lsls	r3, r5, #31
 800b7e0:	d50a      	bpl.n	800b7f8 <__pow5mult+0x84>
 800b7e2:	4631      	mov	r1, r6
 800b7e4:	4622      	mov	r2, r4
 800b7e6:	4638      	mov	r0, r7
 800b7e8:	f7ff ff1a 	bl	800b620 <__multiply>
 800b7ec:	4631      	mov	r1, r6
 800b7ee:	4680      	mov	r8, r0
 800b7f0:	4638      	mov	r0, r7
 800b7f2:	f7ff fe4b 	bl	800b48c <_Bfree>
 800b7f6:	4646      	mov	r6, r8
 800b7f8:	106d      	asrs	r5, r5, #1
 800b7fa:	d00b      	beq.n	800b814 <__pow5mult+0xa0>
 800b7fc:	6820      	ldr	r0, [r4, #0]
 800b7fe:	b938      	cbnz	r0, 800b810 <__pow5mult+0x9c>
 800b800:	4622      	mov	r2, r4
 800b802:	4621      	mov	r1, r4
 800b804:	4638      	mov	r0, r7
 800b806:	f7ff ff0b 	bl	800b620 <__multiply>
 800b80a:	6020      	str	r0, [r4, #0]
 800b80c:	f8c0 9000 	str.w	r9, [r0]
 800b810:	4604      	mov	r4, r0
 800b812:	e7e4      	b.n	800b7de <__pow5mult+0x6a>
 800b814:	4630      	mov	r0, r6
 800b816:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b81a:	bf00      	nop
 800b81c:	0800eb98 	.word	0x0800eb98
 800b820:	0800eabd 	.word	0x0800eabd
 800b824:	0800eb3d 	.word	0x0800eb3d

0800b828 <__lshift>:
 800b828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b82c:	460c      	mov	r4, r1
 800b82e:	6849      	ldr	r1, [r1, #4]
 800b830:	6923      	ldr	r3, [r4, #16]
 800b832:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b836:	68a3      	ldr	r3, [r4, #8]
 800b838:	4607      	mov	r7, r0
 800b83a:	4691      	mov	r9, r2
 800b83c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b840:	f108 0601 	add.w	r6, r8, #1
 800b844:	42b3      	cmp	r3, r6
 800b846:	db0b      	blt.n	800b860 <__lshift+0x38>
 800b848:	4638      	mov	r0, r7
 800b84a:	f7ff fddf 	bl	800b40c <_Balloc>
 800b84e:	4605      	mov	r5, r0
 800b850:	b948      	cbnz	r0, 800b866 <__lshift+0x3e>
 800b852:	4602      	mov	r2, r0
 800b854:	4b28      	ldr	r3, [pc, #160]	@ (800b8f8 <__lshift+0xd0>)
 800b856:	4829      	ldr	r0, [pc, #164]	@ (800b8fc <__lshift+0xd4>)
 800b858:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b85c:	f000 fa22 	bl	800bca4 <__assert_func>
 800b860:	3101      	adds	r1, #1
 800b862:	005b      	lsls	r3, r3, #1
 800b864:	e7ee      	b.n	800b844 <__lshift+0x1c>
 800b866:	2300      	movs	r3, #0
 800b868:	f100 0114 	add.w	r1, r0, #20
 800b86c:	f100 0210 	add.w	r2, r0, #16
 800b870:	4618      	mov	r0, r3
 800b872:	4553      	cmp	r3, sl
 800b874:	db33      	blt.n	800b8de <__lshift+0xb6>
 800b876:	6920      	ldr	r0, [r4, #16]
 800b878:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b87c:	f104 0314 	add.w	r3, r4, #20
 800b880:	f019 091f 	ands.w	r9, r9, #31
 800b884:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b888:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b88c:	d02b      	beq.n	800b8e6 <__lshift+0xbe>
 800b88e:	f1c9 0e20 	rsb	lr, r9, #32
 800b892:	468a      	mov	sl, r1
 800b894:	2200      	movs	r2, #0
 800b896:	6818      	ldr	r0, [r3, #0]
 800b898:	fa00 f009 	lsl.w	r0, r0, r9
 800b89c:	4310      	orrs	r0, r2
 800b89e:	f84a 0b04 	str.w	r0, [sl], #4
 800b8a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8a6:	459c      	cmp	ip, r3
 800b8a8:	fa22 f20e 	lsr.w	r2, r2, lr
 800b8ac:	d8f3      	bhi.n	800b896 <__lshift+0x6e>
 800b8ae:	ebac 0304 	sub.w	r3, ip, r4
 800b8b2:	3b15      	subs	r3, #21
 800b8b4:	f023 0303 	bic.w	r3, r3, #3
 800b8b8:	3304      	adds	r3, #4
 800b8ba:	f104 0015 	add.w	r0, r4, #21
 800b8be:	4584      	cmp	ip, r0
 800b8c0:	bf38      	it	cc
 800b8c2:	2304      	movcc	r3, #4
 800b8c4:	50ca      	str	r2, [r1, r3]
 800b8c6:	b10a      	cbz	r2, 800b8cc <__lshift+0xa4>
 800b8c8:	f108 0602 	add.w	r6, r8, #2
 800b8cc:	3e01      	subs	r6, #1
 800b8ce:	4638      	mov	r0, r7
 800b8d0:	612e      	str	r6, [r5, #16]
 800b8d2:	4621      	mov	r1, r4
 800b8d4:	f7ff fdda 	bl	800b48c <_Bfree>
 800b8d8:	4628      	mov	r0, r5
 800b8da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8de:	f842 0f04 	str.w	r0, [r2, #4]!
 800b8e2:	3301      	adds	r3, #1
 800b8e4:	e7c5      	b.n	800b872 <__lshift+0x4a>
 800b8e6:	3904      	subs	r1, #4
 800b8e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8ec:	f841 2f04 	str.w	r2, [r1, #4]!
 800b8f0:	459c      	cmp	ip, r3
 800b8f2:	d8f9      	bhi.n	800b8e8 <__lshift+0xc0>
 800b8f4:	e7ea      	b.n	800b8cc <__lshift+0xa4>
 800b8f6:	bf00      	nop
 800b8f8:	0800eb2c 	.word	0x0800eb2c
 800b8fc:	0800eb3d 	.word	0x0800eb3d

0800b900 <__mcmp>:
 800b900:	690a      	ldr	r2, [r1, #16]
 800b902:	4603      	mov	r3, r0
 800b904:	6900      	ldr	r0, [r0, #16]
 800b906:	1a80      	subs	r0, r0, r2
 800b908:	b530      	push	{r4, r5, lr}
 800b90a:	d10e      	bne.n	800b92a <__mcmp+0x2a>
 800b90c:	3314      	adds	r3, #20
 800b90e:	3114      	adds	r1, #20
 800b910:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b914:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b918:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b91c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b920:	4295      	cmp	r5, r2
 800b922:	d003      	beq.n	800b92c <__mcmp+0x2c>
 800b924:	d205      	bcs.n	800b932 <__mcmp+0x32>
 800b926:	f04f 30ff 	mov.w	r0, #4294967295
 800b92a:	bd30      	pop	{r4, r5, pc}
 800b92c:	42a3      	cmp	r3, r4
 800b92e:	d3f3      	bcc.n	800b918 <__mcmp+0x18>
 800b930:	e7fb      	b.n	800b92a <__mcmp+0x2a>
 800b932:	2001      	movs	r0, #1
 800b934:	e7f9      	b.n	800b92a <__mcmp+0x2a>
	...

0800b938 <__mdiff>:
 800b938:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b93c:	4689      	mov	r9, r1
 800b93e:	4606      	mov	r6, r0
 800b940:	4611      	mov	r1, r2
 800b942:	4648      	mov	r0, r9
 800b944:	4614      	mov	r4, r2
 800b946:	f7ff ffdb 	bl	800b900 <__mcmp>
 800b94a:	1e05      	subs	r5, r0, #0
 800b94c:	d112      	bne.n	800b974 <__mdiff+0x3c>
 800b94e:	4629      	mov	r1, r5
 800b950:	4630      	mov	r0, r6
 800b952:	f7ff fd5b 	bl	800b40c <_Balloc>
 800b956:	4602      	mov	r2, r0
 800b958:	b928      	cbnz	r0, 800b966 <__mdiff+0x2e>
 800b95a:	4b3f      	ldr	r3, [pc, #252]	@ (800ba58 <__mdiff+0x120>)
 800b95c:	f240 2137 	movw	r1, #567	@ 0x237
 800b960:	483e      	ldr	r0, [pc, #248]	@ (800ba5c <__mdiff+0x124>)
 800b962:	f000 f99f 	bl	800bca4 <__assert_func>
 800b966:	2301      	movs	r3, #1
 800b968:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b96c:	4610      	mov	r0, r2
 800b96e:	b003      	add	sp, #12
 800b970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b974:	bfbc      	itt	lt
 800b976:	464b      	movlt	r3, r9
 800b978:	46a1      	movlt	r9, r4
 800b97a:	4630      	mov	r0, r6
 800b97c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b980:	bfba      	itte	lt
 800b982:	461c      	movlt	r4, r3
 800b984:	2501      	movlt	r5, #1
 800b986:	2500      	movge	r5, #0
 800b988:	f7ff fd40 	bl	800b40c <_Balloc>
 800b98c:	4602      	mov	r2, r0
 800b98e:	b918      	cbnz	r0, 800b998 <__mdiff+0x60>
 800b990:	4b31      	ldr	r3, [pc, #196]	@ (800ba58 <__mdiff+0x120>)
 800b992:	f240 2145 	movw	r1, #581	@ 0x245
 800b996:	e7e3      	b.n	800b960 <__mdiff+0x28>
 800b998:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b99c:	6926      	ldr	r6, [r4, #16]
 800b99e:	60c5      	str	r5, [r0, #12]
 800b9a0:	f109 0310 	add.w	r3, r9, #16
 800b9a4:	f109 0514 	add.w	r5, r9, #20
 800b9a8:	f104 0e14 	add.w	lr, r4, #20
 800b9ac:	f100 0b14 	add.w	fp, r0, #20
 800b9b0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b9b4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b9b8:	9301      	str	r3, [sp, #4]
 800b9ba:	46d9      	mov	r9, fp
 800b9bc:	f04f 0c00 	mov.w	ip, #0
 800b9c0:	9b01      	ldr	r3, [sp, #4]
 800b9c2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b9c6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b9ca:	9301      	str	r3, [sp, #4]
 800b9cc:	fa1f f38a 	uxth.w	r3, sl
 800b9d0:	4619      	mov	r1, r3
 800b9d2:	b283      	uxth	r3, r0
 800b9d4:	1acb      	subs	r3, r1, r3
 800b9d6:	0c00      	lsrs	r0, r0, #16
 800b9d8:	4463      	add	r3, ip
 800b9da:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b9de:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b9e2:	b29b      	uxth	r3, r3
 800b9e4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b9e8:	4576      	cmp	r6, lr
 800b9ea:	f849 3b04 	str.w	r3, [r9], #4
 800b9ee:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b9f2:	d8e5      	bhi.n	800b9c0 <__mdiff+0x88>
 800b9f4:	1b33      	subs	r3, r6, r4
 800b9f6:	3b15      	subs	r3, #21
 800b9f8:	f023 0303 	bic.w	r3, r3, #3
 800b9fc:	3415      	adds	r4, #21
 800b9fe:	3304      	adds	r3, #4
 800ba00:	42a6      	cmp	r6, r4
 800ba02:	bf38      	it	cc
 800ba04:	2304      	movcc	r3, #4
 800ba06:	441d      	add	r5, r3
 800ba08:	445b      	add	r3, fp
 800ba0a:	461e      	mov	r6, r3
 800ba0c:	462c      	mov	r4, r5
 800ba0e:	4544      	cmp	r4, r8
 800ba10:	d30e      	bcc.n	800ba30 <__mdiff+0xf8>
 800ba12:	f108 0103 	add.w	r1, r8, #3
 800ba16:	1b49      	subs	r1, r1, r5
 800ba18:	f021 0103 	bic.w	r1, r1, #3
 800ba1c:	3d03      	subs	r5, #3
 800ba1e:	45a8      	cmp	r8, r5
 800ba20:	bf38      	it	cc
 800ba22:	2100      	movcc	r1, #0
 800ba24:	440b      	add	r3, r1
 800ba26:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ba2a:	b191      	cbz	r1, 800ba52 <__mdiff+0x11a>
 800ba2c:	6117      	str	r7, [r2, #16]
 800ba2e:	e79d      	b.n	800b96c <__mdiff+0x34>
 800ba30:	f854 1b04 	ldr.w	r1, [r4], #4
 800ba34:	46e6      	mov	lr, ip
 800ba36:	0c08      	lsrs	r0, r1, #16
 800ba38:	fa1c fc81 	uxtah	ip, ip, r1
 800ba3c:	4471      	add	r1, lr
 800ba3e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ba42:	b289      	uxth	r1, r1
 800ba44:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ba48:	f846 1b04 	str.w	r1, [r6], #4
 800ba4c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ba50:	e7dd      	b.n	800ba0e <__mdiff+0xd6>
 800ba52:	3f01      	subs	r7, #1
 800ba54:	e7e7      	b.n	800ba26 <__mdiff+0xee>
 800ba56:	bf00      	nop
 800ba58:	0800eb2c 	.word	0x0800eb2c
 800ba5c:	0800eb3d 	.word	0x0800eb3d

0800ba60 <__d2b>:
 800ba60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ba64:	460f      	mov	r7, r1
 800ba66:	2101      	movs	r1, #1
 800ba68:	ec59 8b10 	vmov	r8, r9, d0
 800ba6c:	4616      	mov	r6, r2
 800ba6e:	f7ff fccd 	bl	800b40c <_Balloc>
 800ba72:	4604      	mov	r4, r0
 800ba74:	b930      	cbnz	r0, 800ba84 <__d2b+0x24>
 800ba76:	4602      	mov	r2, r0
 800ba78:	4b23      	ldr	r3, [pc, #140]	@ (800bb08 <__d2b+0xa8>)
 800ba7a:	4824      	ldr	r0, [pc, #144]	@ (800bb0c <__d2b+0xac>)
 800ba7c:	f240 310f 	movw	r1, #783	@ 0x30f
 800ba80:	f000 f910 	bl	800bca4 <__assert_func>
 800ba84:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ba88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ba8c:	b10d      	cbz	r5, 800ba92 <__d2b+0x32>
 800ba8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ba92:	9301      	str	r3, [sp, #4]
 800ba94:	f1b8 0300 	subs.w	r3, r8, #0
 800ba98:	d023      	beq.n	800bae2 <__d2b+0x82>
 800ba9a:	4668      	mov	r0, sp
 800ba9c:	9300      	str	r3, [sp, #0]
 800ba9e:	f7ff fd7c 	bl	800b59a <__lo0bits>
 800baa2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800baa6:	b1d0      	cbz	r0, 800bade <__d2b+0x7e>
 800baa8:	f1c0 0320 	rsb	r3, r0, #32
 800baac:	fa02 f303 	lsl.w	r3, r2, r3
 800bab0:	430b      	orrs	r3, r1
 800bab2:	40c2      	lsrs	r2, r0
 800bab4:	6163      	str	r3, [r4, #20]
 800bab6:	9201      	str	r2, [sp, #4]
 800bab8:	9b01      	ldr	r3, [sp, #4]
 800baba:	61a3      	str	r3, [r4, #24]
 800babc:	2b00      	cmp	r3, #0
 800babe:	bf0c      	ite	eq
 800bac0:	2201      	moveq	r2, #1
 800bac2:	2202      	movne	r2, #2
 800bac4:	6122      	str	r2, [r4, #16]
 800bac6:	b1a5      	cbz	r5, 800baf2 <__d2b+0x92>
 800bac8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bacc:	4405      	add	r5, r0
 800bace:	603d      	str	r5, [r7, #0]
 800bad0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bad4:	6030      	str	r0, [r6, #0]
 800bad6:	4620      	mov	r0, r4
 800bad8:	b003      	add	sp, #12
 800bada:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bade:	6161      	str	r1, [r4, #20]
 800bae0:	e7ea      	b.n	800bab8 <__d2b+0x58>
 800bae2:	a801      	add	r0, sp, #4
 800bae4:	f7ff fd59 	bl	800b59a <__lo0bits>
 800bae8:	9b01      	ldr	r3, [sp, #4]
 800baea:	6163      	str	r3, [r4, #20]
 800baec:	3020      	adds	r0, #32
 800baee:	2201      	movs	r2, #1
 800baf0:	e7e8      	b.n	800bac4 <__d2b+0x64>
 800baf2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800baf6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bafa:	6038      	str	r0, [r7, #0]
 800bafc:	6918      	ldr	r0, [r3, #16]
 800bafe:	f7ff fd2d 	bl	800b55c <__hi0bits>
 800bb02:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bb06:	e7e5      	b.n	800bad4 <__d2b+0x74>
 800bb08:	0800eb2c 	.word	0x0800eb2c
 800bb0c:	0800eb3d 	.word	0x0800eb3d

0800bb10 <__sflush_r>:
 800bb10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bb14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb18:	0716      	lsls	r6, r2, #28
 800bb1a:	4605      	mov	r5, r0
 800bb1c:	460c      	mov	r4, r1
 800bb1e:	d454      	bmi.n	800bbca <__sflush_r+0xba>
 800bb20:	684b      	ldr	r3, [r1, #4]
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	dc02      	bgt.n	800bb2c <__sflush_r+0x1c>
 800bb26:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	dd48      	ble.n	800bbbe <__sflush_r+0xae>
 800bb2c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bb2e:	2e00      	cmp	r6, #0
 800bb30:	d045      	beq.n	800bbbe <__sflush_r+0xae>
 800bb32:	2300      	movs	r3, #0
 800bb34:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bb38:	682f      	ldr	r7, [r5, #0]
 800bb3a:	6a21      	ldr	r1, [r4, #32]
 800bb3c:	602b      	str	r3, [r5, #0]
 800bb3e:	d030      	beq.n	800bba2 <__sflush_r+0x92>
 800bb40:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bb42:	89a3      	ldrh	r3, [r4, #12]
 800bb44:	0759      	lsls	r1, r3, #29
 800bb46:	d505      	bpl.n	800bb54 <__sflush_r+0x44>
 800bb48:	6863      	ldr	r3, [r4, #4]
 800bb4a:	1ad2      	subs	r2, r2, r3
 800bb4c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bb4e:	b10b      	cbz	r3, 800bb54 <__sflush_r+0x44>
 800bb50:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bb52:	1ad2      	subs	r2, r2, r3
 800bb54:	2300      	movs	r3, #0
 800bb56:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bb58:	6a21      	ldr	r1, [r4, #32]
 800bb5a:	4628      	mov	r0, r5
 800bb5c:	47b0      	blx	r6
 800bb5e:	1c43      	adds	r3, r0, #1
 800bb60:	89a3      	ldrh	r3, [r4, #12]
 800bb62:	d106      	bne.n	800bb72 <__sflush_r+0x62>
 800bb64:	6829      	ldr	r1, [r5, #0]
 800bb66:	291d      	cmp	r1, #29
 800bb68:	d82b      	bhi.n	800bbc2 <__sflush_r+0xb2>
 800bb6a:	4a2a      	ldr	r2, [pc, #168]	@ (800bc14 <__sflush_r+0x104>)
 800bb6c:	410a      	asrs	r2, r1
 800bb6e:	07d6      	lsls	r6, r2, #31
 800bb70:	d427      	bmi.n	800bbc2 <__sflush_r+0xb2>
 800bb72:	2200      	movs	r2, #0
 800bb74:	6062      	str	r2, [r4, #4]
 800bb76:	04d9      	lsls	r1, r3, #19
 800bb78:	6922      	ldr	r2, [r4, #16]
 800bb7a:	6022      	str	r2, [r4, #0]
 800bb7c:	d504      	bpl.n	800bb88 <__sflush_r+0x78>
 800bb7e:	1c42      	adds	r2, r0, #1
 800bb80:	d101      	bne.n	800bb86 <__sflush_r+0x76>
 800bb82:	682b      	ldr	r3, [r5, #0]
 800bb84:	b903      	cbnz	r3, 800bb88 <__sflush_r+0x78>
 800bb86:	6560      	str	r0, [r4, #84]	@ 0x54
 800bb88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bb8a:	602f      	str	r7, [r5, #0]
 800bb8c:	b1b9      	cbz	r1, 800bbbe <__sflush_r+0xae>
 800bb8e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bb92:	4299      	cmp	r1, r3
 800bb94:	d002      	beq.n	800bb9c <__sflush_r+0x8c>
 800bb96:	4628      	mov	r0, r5
 800bb98:	f7ff fb38 	bl	800b20c <_free_r>
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	6363      	str	r3, [r4, #52]	@ 0x34
 800bba0:	e00d      	b.n	800bbbe <__sflush_r+0xae>
 800bba2:	2301      	movs	r3, #1
 800bba4:	4628      	mov	r0, r5
 800bba6:	47b0      	blx	r6
 800bba8:	4602      	mov	r2, r0
 800bbaa:	1c50      	adds	r0, r2, #1
 800bbac:	d1c9      	bne.n	800bb42 <__sflush_r+0x32>
 800bbae:	682b      	ldr	r3, [r5, #0]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d0c6      	beq.n	800bb42 <__sflush_r+0x32>
 800bbb4:	2b1d      	cmp	r3, #29
 800bbb6:	d001      	beq.n	800bbbc <__sflush_r+0xac>
 800bbb8:	2b16      	cmp	r3, #22
 800bbba:	d11e      	bne.n	800bbfa <__sflush_r+0xea>
 800bbbc:	602f      	str	r7, [r5, #0]
 800bbbe:	2000      	movs	r0, #0
 800bbc0:	e022      	b.n	800bc08 <__sflush_r+0xf8>
 800bbc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bbc6:	b21b      	sxth	r3, r3
 800bbc8:	e01b      	b.n	800bc02 <__sflush_r+0xf2>
 800bbca:	690f      	ldr	r7, [r1, #16]
 800bbcc:	2f00      	cmp	r7, #0
 800bbce:	d0f6      	beq.n	800bbbe <__sflush_r+0xae>
 800bbd0:	0793      	lsls	r3, r2, #30
 800bbd2:	680e      	ldr	r6, [r1, #0]
 800bbd4:	bf08      	it	eq
 800bbd6:	694b      	ldreq	r3, [r1, #20]
 800bbd8:	600f      	str	r7, [r1, #0]
 800bbda:	bf18      	it	ne
 800bbdc:	2300      	movne	r3, #0
 800bbde:	eba6 0807 	sub.w	r8, r6, r7
 800bbe2:	608b      	str	r3, [r1, #8]
 800bbe4:	f1b8 0f00 	cmp.w	r8, #0
 800bbe8:	dde9      	ble.n	800bbbe <__sflush_r+0xae>
 800bbea:	6a21      	ldr	r1, [r4, #32]
 800bbec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bbee:	4643      	mov	r3, r8
 800bbf0:	463a      	mov	r2, r7
 800bbf2:	4628      	mov	r0, r5
 800bbf4:	47b0      	blx	r6
 800bbf6:	2800      	cmp	r0, #0
 800bbf8:	dc08      	bgt.n	800bc0c <__sflush_r+0xfc>
 800bbfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc02:	81a3      	strh	r3, [r4, #12]
 800bc04:	f04f 30ff 	mov.w	r0, #4294967295
 800bc08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc0c:	4407      	add	r7, r0
 800bc0e:	eba8 0800 	sub.w	r8, r8, r0
 800bc12:	e7e7      	b.n	800bbe4 <__sflush_r+0xd4>
 800bc14:	dfbffffe 	.word	0xdfbffffe

0800bc18 <_fflush_r>:
 800bc18:	b538      	push	{r3, r4, r5, lr}
 800bc1a:	690b      	ldr	r3, [r1, #16]
 800bc1c:	4605      	mov	r5, r0
 800bc1e:	460c      	mov	r4, r1
 800bc20:	b913      	cbnz	r3, 800bc28 <_fflush_r+0x10>
 800bc22:	2500      	movs	r5, #0
 800bc24:	4628      	mov	r0, r5
 800bc26:	bd38      	pop	{r3, r4, r5, pc}
 800bc28:	b118      	cbz	r0, 800bc32 <_fflush_r+0x1a>
 800bc2a:	6a03      	ldr	r3, [r0, #32]
 800bc2c:	b90b      	cbnz	r3, 800bc32 <_fflush_r+0x1a>
 800bc2e:	f7fe fc13 	bl	800a458 <__sinit>
 800bc32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d0f3      	beq.n	800bc22 <_fflush_r+0xa>
 800bc3a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bc3c:	07d0      	lsls	r0, r2, #31
 800bc3e:	d404      	bmi.n	800bc4a <_fflush_r+0x32>
 800bc40:	0599      	lsls	r1, r3, #22
 800bc42:	d402      	bmi.n	800bc4a <_fflush_r+0x32>
 800bc44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bc46:	f7fe fcfe 	bl	800a646 <__retarget_lock_acquire_recursive>
 800bc4a:	4628      	mov	r0, r5
 800bc4c:	4621      	mov	r1, r4
 800bc4e:	f7ff ff5f 	bl	800bb10 <__sflush_r>
 800bc52:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bc54:	07da      	lsls	r2, r3, #31
 800bc56:	4605      	mov	r5, r0
 800bc58:	d4e4      	bmi.n	800bc24 <_fflush_r+0xc>
 800bc5a:	89a3      	ldrh	r3, [r4, #12]
 800bc5c:	059b      	lsls	r3, r3, #22
 800bc5e:	d4e1      	bmi.n	800bc24 <_fflush_r+0xc>
 800bc60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bc62:	f7fe fcf1 	bl	800a648 <__retarget_lock_release_recursive>
 800bc66:	e7dd      	b.n	800bc24 <_fflush_r+0xc>

0800bc68 <_sbrk_r>:
 800bc68:	b538      	push	{r3, r4, r5, lr}
 800bc6a:	4d06      	ldr	r5, [pc, #24]	@ (800bc84 <_sbrk_r+0x1c>)
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	4604      	mov	r4, r0
 800bc70:	4608      	mov	r0, r1
 800bc72:	602b      	str	r3, [r5, #0]
 800bc74:	f7f8 faac 	bl	80041d0 <_sbrk>
 800bc78:	1c43      	adds	r3, r0, #1
 800bc7a:	d102      	bne.n	800bc82 <_sbrk_r+0x1a>
 800bc7c:	682b      	ldr	r3, [r5, #0]
 800bc7e:	b103      	cbz	r3, 800bc82 <_sbrk_r+0x1a>
 800bc80:	6023      	str	r3, [r4, #0]
 800bc82:	bd38      	pop	{r3, r4, r5, pc}
 800bc84:	2400119c 	.word	0x2400119c

0800bc88 <memcpy>:
 800bc88:	440a      	add	r2, r1
 800bc8a:	4291      	cmp	r1, r2
 800bc8c:	f100 33ff 	add.w	r3, r0, #4294967295
 800bc90:	d100      	bne.n	800bc94 <memcpy+0xc>
 800bc92:	4770      	bx	lr
 800bc94:	b510      	push	{r4, lr}
 800bc96:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bc9e:	4291      	cmp	r1, r2
 800bca0:	d1f9      	bne.n	800bc96 <memcpy+0xe>
 800bca2:	bd10      	pop	{r4, pc}

0800bca4 <__assert_func>:
 800bca4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bca6:	4614      	mov	r4, r2
 800bca8:	461a      	mov	r2, r3
 800bcaa:	4b09      	ldr	r3, [pc, #36]	@ (800bcd0 <__assert_func+0x2c>)
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	4605      	mov	r5, r0
 800bcb0:	68d8      	ldr	r0, [r3, #12]
 800bcb2:	b954      	cbnz	r4, 800bcca <__assert_func+0x26>
 800bcb4:	4b07      	ldr	r3, [pc, #28]	@ (800bcd4 <__assert_func+0x30>)
 800bcb6:	461c      	mov	r4, r3
 800bcb8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bcbc:	9100      	str	r1, [sp, #0]
 800bcbe:	462b      	mov	r3, r5
 800bcc0:	4905      	ldr	r1, [pc, #20]	@ (800bcd8 <__assert_func+0x34>)
 800bcc2:	f000 f841 	bl	800bd48 <fiprintf>
 800bcc6:	f000 f851 	bl	800bd6c <abort>
 800bcca:	4b04      	ldr	r3, [pc, #16]	@ (800bcdc <__assert_func+0x38>)
 800bccc:	e7f4      	b.n	800bcb8 <__assert_func+0x14>
 800bcce:	bf00      	nop
 800bcd0:	24000074 	.word	0x24000074
 800bcd4:	0800ecdd 	.word	0x0800ecdd
 800bcd8:	0800ecaf 	.word	0x0800ecaf
 800bcdc:	0800eca2 	.word	0x0800eca2

0800bce0 <_calloc_r>:
 800bce0:	b570      	push	{r4, r5, r6, lr}
 800bce2:	fba1 5402 	umull	r5, r4, r1, r2
 800bce6:	b93c      	cbnz	r4, 800bcf8 <_calloc_r+0x18>
 800bce8:	4629      	mov	r1, r5
 800bcea:	f7ff fb03 	bl	800b2f4 <_malloc_r>
 800bcee:	4606      	mov	r6, r0
 800bcf0:	b928      	cbnz	r0, 800bcfe <_calloc_r+0x1e>
 800bcf2:	2600      	movs	r6, #0
 800bcf4:	4630      	mov	r0, r6
 800bcf6:	bd70      	pop	{r4, r5, r6, pc}
 800bcf8:	220c      	movs	r2, #12
 800bcfa:	6002      	str	r2, [r0, #0]
 800bcfc:	e7f9      	b.n	800bcf2 <_calloc_r+0x12>
 800bcfe:	462a      	mov	r2, r5
 800bd00:	4621      	mov	r1, r4
 800bd02:	f7fe fc22 	bl	800a54a <memset>
 800bd06:	e7f5      	b.n	800bcf4 <_calloc_r+0x14>

0800bd08 <__ascii_mbtowc>:
 800bd08:	b082      	sub	sp, #8
 800bd0a:	b901      	cbnz	r1, 800bd0e <__ascii_mbtowc+0x6>
 800bd0c:	a901      	add	r1, sp, #4
 800bd0e:	b142      	cbz	r2, 800bd22 <__ascii_mbtowc+0x1a>
 800bd10:	b14b      	cbz	r3, 800bd26 <__ascii_mbtowc+0x1e>
 800bd12:	7813      	ldrb	r3, [r2, #0]
 800bd14:	600b      	str	r3, [r1, #0]
 800bd16:	7812      	ldrb	r2, [r2, #0]
 800bd18:	1e10      	subs	r0, r2, #0
 800bd1a:	bf18      	it	ne
 800bd1c:	2001      	movne	r0, #1
 800bd1e:	b002      	add	sp, #8
 800bd20:	4770      	bx	lr
 800bd22:	4610      	mov	r0, r2
 800bd24:	e7fb      	b.n	800bd1e <__ascii_mbtowc+0x16>
 800bd26:	f06f 0001 	mvn.w	r0, #1
 800bd2a:	e7f8      	b.n	800bd1e <__ascii_mbtowc+0x16>

0800bd2c <__ascii_wctomb>:
 800bd2c:	4603      	mov	r3, r0
 800bd2e:	4608      	mov	r0, r1
 800bd30:	b141      	cbz	r1, 800bd44 <__ascii_wctomb+0x18>
 800bd32:	2aff      	cmp	r2, #255	@ 0xff
 800bd34:	d904      	bls.n	800bd40 <__ascii_wctomb+0x14>
 800bd36:	228a      	movs	r2, #138	@ 0x8a
 800bd38:	601a      	str	r2, [r3, #0]
 800bd3a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd3e:	4770      	bx	lr
 800bd40:	700a      	strb	r2, [r1, #0]
 800bd42:	2001      	movs	r0, #1
 800bd44:	4770      	bx	lr
	...

0800bd48 <fiprintf>:
 800bd48:	b40e      	push	{r1, r2, r3}
 800bd4a:	b503      	push	{r0, r1, lr}
 800bd4c:	4601      	mov	r1, r0
 800bd4e:	ab03      	add	r3, sp, #12
 800bd50:	4805      	ldr	r0, [pc, #20]	@ (800bd68 <fiprintf+0x20>)
 800bd52:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd56:	6800      	ldr	r0, [r0, #0]
 800bd58:	9301      	str	r3, [sp, #4]
 800bd5a:	f000 f837 	bl	800bdcc <_vfiprintf_r>
 800bd5e:	b002      	add	sp, #8
 800bd60:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd64:	b003      	add	sp, #12
 800bd66:	4770      	bx	lr
 800bd68:	24000074 	.word	0x24000074

0800bd6c <abort>:
 800bd6c:	b508      	push	{r3, lr}
 800bd6e:	2006      	movs	r0, #6
 800bd70:	f000 fa00 	bl	800c174 <raise>
 800bd74:	2001      	movs	r0, #1
 800bd76:	f7f8 f9b2 	bl	80040de <_exit>

0800bd7a <__sfputc_r>:
 800bd7a:	6893      	ldr	r3, [r2, #8]
 800bd7c:	3b01      	subs	r3, #1
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	b410      	push	{r4}
 800bd82:	6093      	str	r3, [r2, #8]
 800bd84:	da08      	bge.n	800bd98 <__sfputc_r+0x1e>
 800bd86:	6994      	ldr	r4, [r2, #24]
 800bd88:	42a3      	cmp	r3, r4
 800bd8a:	db01      	blt.n	800bd90 <__sfputc_r+0x16>
 800bd8c:	290a      	cmp	r1, #10
 800bd8e:	d103      	bne.n	800bd98 <__sfputc_r+0x1e>
 800bd90:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd94:	f000 b932 	b.w	800bffc <__swbuf_r>
 800bd98:	6813      	ldr	r3, [r2, #0]
 800bd9a:	1c58      	adds	r0, r3, #1
 800bd9c:	6010      	str	r0, [r2, #0]
 800bd9e:	7019      	strb	r1, [r3, #0]
 800bda0:	4608      	mov	r0, r1
 800bda2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bda6:	4770      	bx	lr

0800bda8 <__sfputs_r>:
 800bda8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdaa:	4606      	mov	r6, r0
 800bdac:	460f      	mov	r7, r1
 800bdae:	4614      	mov	r4, r2
 800bdb0:	18d5      	adds	r5, r2, r3
 800bdb2:	42ac      	cmp	r4, r5
 800bdb4:	d101      	bne.n	800bdba <__sfputs_r+0x12>
 800bdb6:	2000      	movs	r0, #0
 800bdb8:	e007      	b.n	800bdca <__sfputs_r+0x22>
 800bdba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdbe:	463a      	mov	r2, r7
 800bdc0:	4630      	mov	r0, r6
 800bdc2:	f7ff ffda 	bl	800bd7a <__sfputc_r>
 800bdc6:	1c43      	adds	r3, r0, #1
 800bdc8:	d1f3      	bne.n	800bdb2 <__sfputs_r+0xa>
 800bdca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bdcc <_vfiprintf_r>:
 800bdcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdd0:	460d      	mov	r5, r1
 800bdd2:	b09d      	sub	sp, #116	@ 0x74
 800bdd4:	4614      	mov	r4, r2
 800bdd6:	4698      	mov	r8, r3
 800bdd8:	4606      	mov	r6, r0
 800bdda:	b118      	cbz	r0, 800bde4 <_vfiprintf_r+0x18>
 800bddc:	6a03      	ldr	r3, [r0, #32]
 800bdde:	b90b      	cbnz	r3, 800bde4 <_vfiprintf_r+0x18>
 800bde0:	f7fe fb3a 	bl	800a458 <__sinit>
 800bde4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bde6:	07d9      	lsls	r1, r3, #31
 800bde8:	d405      	bmi.n	800bdf6 <_vfiprintf_r+0x2a>
 800bdea:	89ab      	ldrh	r3, [r5, #12]
 800bdec:	059a      	lsls	r2, r3, #22
 800bdee:	d402      	bmi.n	800bdf6 <_vfiprintf_r+0x2a>
 800bdf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bdf2:	f7fe fc28 	bl	800a646 <__retarget_lock_acquire_recursive>
 800bdf6:	89ab      	ldrh	r3, [r5, #12]
 800bdf8:	071b      	lsls	r3, r3, #28
 800bdfa:	d501      	bpl.n	800be00 <_vfiprintf_r+0x34>
 800bdfc:	692b      	ldr	r3, [r5, #16]
 800bdfe:	b99b      	cbnz	r3, 800be28 <_vfiprintf_r+0x5c>
 800be00:	4629      	mov	r1, r5
 800be02:	4630      	mov	r0, r6
 800be04:	f000 f938 	bl	800c078 <__swsetup_r>
 800be08:	b170      	cbz	r0, 800be28 <_vfiprintf_r+0x5c>
 800be0a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800be0c:	07dc      	lsls	r4, r3, #31
 800be0e:	d504      	bpl.n	800be1a <_vfiprintf_r+0x4e>
 800be10:	f04f 30ff 	mov.w	r0, #4294967295
 800be14:	b01d      	add	sp, #116	@ 0x74
 800be16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be1a:	89ab      	ldrh	r3, [r5, #12]
 800be1c:	0598      	lsls	r0, r3, #22
 800be1e:	d4f7      	bmi.n	800be10 <_vfiprintf_r+0x44>
 800be20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800be22:	f7fe fc11 	bl	800a648 <__retarget_lock_release_recursive>
 800be26:	e7f3      	b.n	800be10 <_vfiprintf_r+0x44>
 800be28:	2300      	movs	r3, #0
 800be2a:	9309      	str	r3, [sp, #36]	@ 0x24
 800be2c:	2320      	movs	r3, #32
 800be2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800be32:	f8cd 800c 	str.w	r8, [sp, #12]
 800be36:	2330      	movs	r3, #48	@ 0x30
 800be38:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bfe8 <_vfiprintf_r+0x21c>
 800be3c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800be40:	f04f 0901 	mov.w	r9, #1
 800be44:	4623      	mov	r3, r4
 800be46:	469a      	mov	sl, r3
 800be48:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be4c:	b10a      	cbz	r2, 800be52 <_vfiprintf_r+0x86>
 800be4e:	2a25      	cmp	r2, #37	@ 0x25
 800be50:	d1f9      	bne.n	800be46 <_vfiprintf_r+0x7a>
 800be52:	ebba 0b04 	subs.w	fp, sl, r4
 800be56:	d00b      	beq.n	800be70 <_vfiprintf_r+0xa4>
 800be58:	465b      	mov	r3, fp
 800be5a:	4622      	mov	r2, r4
 800be5c:	4629      	mov	r1, r5
 800be5e:	4630      	mov	r0, r6
 800be60:	f7ff ffa2 	bl	800bda8 <__sfputs_r>
 800be64:	3001      	adds	r0, #1
 800be66:	f000 80a7 	beq.w	800bfb8 <_vfiprintf_r+0x1ec>
 800be6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be6c:	445a      	add	r2, fp
 800be6e:	9209      	str	r2, [sp, #36]	@ 0x24
 800be70:	f89a 3000 	ldrb.w	r3, [sl]
 800be74:	2b00      	cmp	r3, #0
 800be76:	f000 809f 	beq.w	800bfb8 <_vfiprintf_r+0x1ec>
 800be7a:	2300      	movs	r3, #0
 800be7c:	f04f 32ff 	mov.w	r2, #4294967295
 800be80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be84:	f10a 0a01 	add.w	sl, sl, #1
 800be88:	9304      	str	r3, [sp, #16]
 800be8a:	9307      	str	r3, [sp, #28]
 800be8c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800be90:	931a      	str	r3, [sp, #104]	@ 0x68
 800be92:	4654      	mov	r4, sl
 800be94:	2205      	movs	r2, #5
 800be96:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be9a:	4853      	ldr	r0, [pc, #332]	@ (800bfe8 <_vfiprintf_r+0x21c>)
 800be9c:	f7f4 fa20 	bl	80002e0 <memchr>
 800bea0:	9a04      	ldr	r2, [sp, #16]
 800bea2:	b9d8      	cbnz	r0, 800bedc <_vfiprintf_r+0x110>
 800bea4:	06d1      	lsls	r1, r2, #27
 800bea6:	bf44      	itt	mi
 800bea8:	2320      	movmi	r3, #32
 800beaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800beae:	0713      	lsls	r3, r2, #28
 800beb0:	bf44      	itt	mi
 800beb2:	232b      	movmi	r3, #43	@ 0x2b
 800beb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800beb8:	f89a 3000 	ldrb.w	r3, [sl]
 800bebc:	2b2a      	cmp	r3, #42	@ 0x2a
 800bebe:	d015      	beq.n	800beec <_vfiprintf_r+0x120>
 800bec0:	9a07      	ldr	r2, [sp, #28]
 800bec2:	4654      	mov	r4, sl
 800bec4:	2000      	movs	r0, #0
 800bec6:	f04f 0c0a 	mov.w	ip, #10
 800beca:	4621      	mov	r1, r4
 800becc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bed0:	3b30      	subs	r3, #48	@ 0x30
 800bed2:	2b09      	cmp	r3, #9
 800bed4:	d94b      	bls.n	800bf6e <_vfiprintf_r+0x1a2>
 800bed6:	b1b0      	cbz	r0, 800bf06 <_vfiprintf_r+0x13a>
 800bed8:	9207      	str	r2, [sp, #28]
 800beda:	e014      	b.n	800bf06 <_vfiprintf_r+0x13a>
 800bedc:	eba0 0308 	sub.w	r3, r0, r8
 800bee0:	fa09 f303 	lsl.w	r3, r9, r3
 800bee4:	4313      	orrs	r3, r2
 800bee6:	9304      	str	r3, [sp, #16]
 800bee8:	46a2      	mov	sl, r4
 800beea:	e7d2      	b.n	800be92 <_vfiprintf_r+0xc6>
 800beec:	9b03      	ldr	r3, [sp, #12]
 800beee:	1d19      	adds	r1, r3, #4
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	9103      	str	r1, [sp, #12]
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	bfbb      	ittet	lt
 800bef8:	425b      	neglt	r3, r3
 800befa:	f042 0202 	orrlt.w	r2, r2, #2
 800befe:	9307      	strge	r3, [sp, #28]
 800bf00:	9307      	strlt	r3, [sp, #28]
 800bf02:	bfb8      	it	lt
 800bf04:	9204      	strlt	r2, [sp, #16]
 800bf06:	7823      	ldrb	r3, [r4, #0]
 800bf08:	2b2e      	cmp	r3, #46	@ 0x2e
 800bf0a:	d10a      	bne.n	800bf22 <_vfiprintf_r+0x156>
 800bf0c:	7863      	ldrb	r3, [r4, #1]
 800bf0e:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf10:	d132      	bne.n	800bf78 <_vfiprintf_r+0x1ac>
 800bf12:	9b03      	ldr	r3, [sp, #12]
 800bf14:	1d1a      	adds	r2, r3, #4
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	9203      	str	r2, [sp, #12]
 800bf1a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bf1e:	3402      	adds	r4, #2
 800bf20:	9305      	str	r3, [sp, #20]
 800bf22:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bff8 <_vfiprintf_r+0x22c>
 800bf26:	7821      	ldrb	r1, [r4, #0]
 800bf28:	2203      	movs	r2, #3
 800bf2a:	4650      	mov	r0, sl
 800bf2c:	f7f4 f9d8 	bl	80002e0 <memchr>
 800bf30:	b138      	cbz	r0, 800bf42 <_vfiprintf_r+0x176>
 800bf32:	9b04      	ldr	r3, [sp, #16]
 800bf34:	eba0 000a 	sub.w	r0, r0, sl
 800bf38:	2240      	movs	r2, #64	@ 0x40
 800bf3a:	4082      	lsls	r2, r0
 800bf3c:	4313      	orrs	r3, r2
 800bf3e:	3401      	adds	r4, #1
 800bf40:	9304      	str	r3, [sp, #16]
 800bf42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf46:	4829      	ldr	r0, [pc, #164]	@ (800bfec <_vfiprintf_r+0x220>)
 800bf48:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bf4c:	2206      	movs	r2, #6
 800bf4e:	f7f4 f9c7 	bl	80002e0 <memchr>
 800bf52:	2800      	cmp	r0, #0
 800bf54:	d03f      	beq.n	800bfd6 <_vfiprintf_r+0x20a>
 800bf56:	4b26      	ldr	r3, [pc, #152]	@ (800bff0 <_vfiprintf_r+0x224>)
 800bf58:	bb1b      	cbnz	r3, 800bfa2 <_vfiprintf_r+0x1d6>
 800bf5a:	9b03      	ldr	r3, [sp, #12]
 800bf5c:	3307      	adds	r3, #7
 800bf5e:	f023 0307 	bic.w	r3, r3, #7
 800bf62:	3308      	adds	r3, #8
 800bf64:	9303      	str	r3, [sp, #12]
 800bf66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf68:	443b      	add	r3, r7
 800bf6a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf6c:	e76a      	b.n	800be44 <_vfiprintf_r+0x78>
 800bf6e:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf72:	460c      	mov	r4, r1
 800bf74:	2001      	movs	r0, #1
 800bf76:	e7a8      	b.n	800beca <_vfiprintf_r+0xfe>
 800bf78:	2300      	movs	r3, #0
 800bf7a:	3401      	adds	r4, #1
 800bf7c:	9305      	str	r3, [sp, #20]
 800bf7e:	4619      	mov	r1, r3
 800bf80:	f04f 0c0a 	mov.w	ip, #10
 800bf84:	4620      	mov	r0, r4
 800bf86:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf8a:	3a30      	subs	r2, #48	@ 0x30
 800bf8c:	2a09      	cmp	r2, #9
 800bf8e:	d903      	bls.n	800bf98 <_vfiprintf_r+0x1cc>
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d0c6      	beq.n	800bf22 <_vfiprintf_r+0x156>
 800bf94:	9105      	str	r1, [sp, #20]
 800bf96:	e7c4      	b.n	800bf22 <_vfiprintf_r+0x156>
 800bf98:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf9c:	4604      	mov	r4, r0
 800bf9e:	2301      	movs	r3, #1
 800bfa0:	e7f0      	b.n	800bf84 <_vfiprintf_r+0x1b8>
 800bfa2:	ab03      	add	r3, sp, #12
 800bfa4:	9300      	str	r3, [sp, #0]
 800bfa6:	462a      	mov	r2, r5
 800bfa8:	4b12      	ldr	r3, [pc, #72]	@ (800bff4 <_vfiprintf_r+0x228>)
 800bfaa:	a904      	add	r1, sp, #16
 800bfac:	4630      	mov	r0, r6
 800bfae:	f7fd fe1f 	bl	8009bf0 <_printf_float>
 800bfb2:	4607      	mov	r7, r0
 800bfb4:	1c78      	adds	r0, r7, #1
 800bfb6:	d1d6      	bne.n	800bf66 <_vfiprintf_r+0x19a>
 800bfb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bfba:	07d9      	lsls	r1, r3, #31
 800bfbc:	d405      	bmi.n	800bfca <_vfiprintf_r+0x1fe>
 800bfbe:	89ab      	ldrh	r3, [r5, #12]
 800bfc0:	059a      	lsls	r2, r3, #22
 800bfc2:	d402      	bmi.n	800bfca <_vfiprintf_r+0x1fe>
 800bfc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bfc6:	f7fe fb3f 	bl	800a648 <__retarget_lock_release_recursive>
 800bfca:	89ab      	ldrh	r3, [r5, #12]
 800bfcc:	065b      	lsls	r3, r3, #25
 800bfce:	f53f af1f 	bmi.w	800be10 <_vfiprintf_r+0x44>
 800bfd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bfd4:	e71e      	b.n	800be14 <_vfiprintf_r+0x48>
 800bfd6:	ab03      	add	r3, sp, #12
 800bfd8:	9300      	str	r3, [sp, #0]
 800bfda:	462a      	mov	r2, r5
 800bfdc:	4b05      	ldr	r3, [pc, #20]	@ (800bff4 <_vfiprintf_r+0x228>)
 800bfde:	a904      	add	r1, sp, #16
 800bfe0:	4630      	mov	r0, r6
 800bfe2:	f7fe f88d 	bl	800a100 <_printf_i>
 800bfe6:	e7e4      	b.n	800bfb2 <_vfiprintf_r+0x1e6>
 800bfe8:	0800eddf 	.word	0x0800eddf
 800bfec:	0800ede9 	.word	0x0800ede9
 800bff0:	08009bf1 	.word	0x08009bf1
 800bff4:	0800bda9 	.word	0x0800bda9
 800bff8:	0800ede5 	.word	0x0800ede5

0800bffc <__swbuf_r>:
 800bffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bffe:	460e      	mov	r6, r1
 800c000:	4614      	mov	r4, r2
 800c002:	4605      	mov	r5, r0
 800c004:	b118      	cbz	r0, 800c00e <__swbuf_r+0x12>
 800c006:	6a03      	ldr	r3, [r0, #32]
 800c008:	b90b      	cbnz	r3, 800c00e <__swbuf_r+0x12>
 800c00a:	f7fe fa25 	bl	800a458 <__sinit>
 800c00e:	69a3      	ldr	r3, [r4, #24]
 800c010:	60a3      	str	r3, [r4, #8]
 800c012:	89a3      	ldrh	r3, [r4, #12]
 800c014:	071a      	lsls	r2, r3, #28
 800c016:	d501      	bpl.n	800c01c <__swbuf_r+0x20>
 800c018:	6923      	ldr	r3, [r4, #16]
 800c01a:	b943      	cbnz	r3, 800c02e <__swbuf_r+0x32>
 800c01c:	4621      	mov	r1, r4
 800c01e:	4628      	mov	r0, r5
 800c020:	f000 f82a 	bl	800c078 <__swsetup_r>
 800c024:	b118      	cbz	r0, 800c02e <__swbuf_r+0x32>
 800c026:	f04f 37ff 	mov.w	r7, #4294967295
 800c02a:	4638      	mov	r0, r7
 800c02c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c02e:	6823      	ldr	r3, [r4, #0]
 800c030:	6922      	ldr	r2, [r4, #16]
 800c032:	1a98      	subs	r0, r3, r2
 800c034:	6963      	ldr	r3, [r4, #20]
 800c036:	b2f6      	uxtb	r6, r6
 800c038:	4283      	cmp	r3, r0
 800c03a:	4637      	mov	r7, r6
 800c03c:	dc05      	bgt.n	800c04a <__swbuf_r+0x4e>
 800c03e:	4621      	mov	r1, r4
 800c040:	4628      	mov	r0, r5
 800c042:	f7ff fde9 	bl	800bc18 <_fflush_r>
 800c046:	2800      	cmp	r0, #0
 800c048:	d1ed      	bne.n	800c026 <__swbuf_r+0x2a>
 800c04a:	68a3      	ldr	r3, [r4, #8]
 800c04c:	3b01      	subs	r3, #1
 800c04e:	60a3      	str	r3, [r4, #8]
 800c050:	6823      	ldr	r3, [r4, #0]
 800c052:	1c5a      	adds	r2, r3, #1
 800c054:	6022      	str	r2, [r4, #0]
 800c056:	701e      	strb	r6, [r3, #0]
 800c058:	6962      	ldr	r2, [r4, #20]
 800c05a:	1c43      	adds	r3, r0, #1
 800c05c:	429a      	cmp	r2, r3
 800c05e:	d004      	beq.n	800c06a <__swbuf_r+0x6e>
 800c060:	89a3      	ldrh	r3, [r4, #12]
 800c062:	07db      	lsls	r3, r3, #31
 800c064:	d5e1      	bpl.n	800c02a <__swbuf_r+0x2e>
 800c066:	2e0a      	cmp	r6, #10
 800c068:	d1df      	bne.n	800c02a <__swbuf_r+0x2e>
 800c06a:	4621      	mov	r1, r4
 800c06c:	4628      	mov	r0, r5
 800c06e:	f7ff fdd3 	bl	800bc18 <_fflush_r>
 800c072:	2800      	cmp	r0, #0
 800c074:	d0d9      	beq.n	800c02a <__swbuf_r+0x2e>
 800c076:	e7d6      	b.n	800c026 <__swbuf_r+0x2a>

0800c078 <__swsetup_r>:
 800c078:	b538      	push	{r3, r4, r5, lr}
 800c07a:	4b29      	ldr	r3, [pc, #164]	@ (800c120 <__swsetup_r+0xa8>)
 800c07c:	4605      	mov	r5, r0
 800c07e:	6818      	ldr	r0, [r3, #0]
 800c080:	460c      	mov	r4, r1
 800c082:	b118      	cbz	r0, 800c08c <__swsetup_r+0x14>
 800c084:	6a03      	ldr	r3, [r0, #32]
 800c086:	b90b      	cbnz	r3, 800c08c <__swsetup_r+0x14>
 800c088:	f7fe f9e6 	bl	800a458 <__sinit>
 800c08c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c090:	0719      	lsls	r1, r3, #28
 800c092:	d422      	bmi.n	800c0da <__swsetup_r+0x62>
 800c094:	06da      	lsls	r2, r3, #27
 800c096:	d407      	bmi.n	800c0a8 <__swsetup_r+0x30>
 800c098:	2209      	movs	r2, #9
 800c09a:	602a      	str	r2, [r5, #0]
 800c09c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c0a0:	81a3      	strh	r3, [r4, #12]
 800c0a2:	f04f 30ff 	mov.w	r0, #4294967295
 800c0a6:	e033      	b.n	800c110 <__swsetup_r+0x98>
 800c0a8:	0758      	lsls	r0, r3, #29
 800c0aa:	d512      	bpl.n	800c0d2 <__swsetup_r+0x5a>
 800c0ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c0ae:	b141      	cbz	r1, 800c0c2 <__swsetup_r+0x4a>
 800c0b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c0b4:	4299      	cmp	r1, r3
 800c0b6:	d002      	beq.n	800c0be <__swsetup_r+0x46>
 800c0b8:	4628      	mov	r0, r5
 800c0ba:	f7ff f8a7 	bl	800b20c <_free_r>
 800c0be:	2300      	movs	r3, #0
 800c0c0:	6363      	str	r3, [r4, #52]	@ 0x34
 800c0c2:	89a3      	ldrh	r3, [r4, #12]
 800c0c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c0c8:	81a3      	strh	r3, [r4, #12]
 800c0ca:	2300      	movs	r3, #0
 800c0cc:	6063      	str	r3, [r4, #4]
 800c0ce:	6923      	ldr	r3, [r4, #16]
 800c0d0:	6023      	str	r3, [r4, #0]
 800c0d2:	89a3      	ldrh	r3, [r4, #12]
 800c0d4:	f043 0308 	orr.w	r3, r3, #8
 800c0d8:	81a3      	strh	r3, [r4, #12]
 800c0da:	6923      	ldr	r3, [r4, #16]
 800c0dc:	b94b      	cbnz	r3, 800c0f2 <__swsetup_r+0x7a>
 800c0de:	89a3      	ldrh	r3, [r4, #12]
 800c0e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c0e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c0e8:	d003      	beq.n	800c0f2 <__swsetup_r+0x7a>
 800c0ea:	4621      	mov	r1, r4
 800c0ec:	4628      	mov	r0, r5
 800c0ee:	f000 f883 	bl	800c1f8 <__smakebuf_r>
 800c0f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0f6:	f013 0201 	ands.w	r2, r3, #1
 800c0fa:	d00a      	beq.n	800c112 <__swsetup_r+0x9a>
 800c0fc:	2200      	movs	r2, #0
 800c0fe:	60a2      	str	r2, [r4, #8]
 800c100:	6962      	ldr	r2, [r4, #20]
 800c102:	4252      	negs	r2, r2
 800c104:	61a2      	str	r2, [r4, #24]
 800c106:	6922      	ldr	r2, [r4, #16]
 800c108:	b942      	cbnz	r2, 800c11c <__swsetup_r+0xa4>
 800c10a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c10e:	d1c5      	bne.n	800c09c <__swsetup_r+0x24>
 800c110:	bd38      	pop	{r3, r4, r5, pc}
 800c112:	0799      	lsls	r1, r3, #30
 800c114:	bf58      	it	pl
 800c116:	6962      	ldrpl	r2, [r4, #20]
 800c118:	60a2      	str	r2, [r4, #8]
 800c11a:	e7f4      	b.n	800c106 <__swsetup_r+0x8e>
 800c11c:	2000      	movs	r0, #0
 800c11e:	e7f7      	b.n	800c110 <__swsetup_r+0x98>
 800c120:	24000074 	.word	0x24000074

0800c124 <_raise_r>:
 800c124:	291f      	cmp	r1, #31
 800c126:	b538      	push	{r3, r4, r5, lr}
 800c128:	4605      	mov	r5, r0
 800c12a:	460c      	mov	r4, r1
 800c12c:	d904      	bls.n	800c138 <_raise_r+0x14>
 800c12e:	2316      	movs	r3, #22
 800c130:	6003      	str	r3, [r0, #0]
 800c132:	f04f 30ff 	mov.w	r0, #4294967295
 800c136:	bd38      	pop	{r3, r4, r5, pc}
 800c138:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c13a:	b112      	cbz	r2, 800c142 <_raise_r+0x1e>
 800c13c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c140:	b94b      	cbnz	r3, 800c156 <_raise_r+0x32>
 800c142:	4628      	mov	r0, r5
 800c144:	f000 f830 	bl	800c1a8 <_getpid_r>
 800c148:	4622      	mov	r2, r4
 800c14a:	4601      	mov	r1, r0
 800c14c:	4628      	mov	r0, r5
 800c14e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c152:	f000 b817 	b.w	800c184 <_kill_r>
 800c156:	2b01      	cmp	r3, #1
 800c158:	d00a      	beq.n	800c170 <_raise_r+0x4c>
 800c15a:	1c59      	adds	r1, r3, #1
 800c15c:	d103      	bne.n	800c166 <_raise_r+0x42>
 800c15e:	2316      	movs	r3, #22
 800c160:	6003      	str	r3, [r0, #0]
 800c162:	2001      	movs	r0, #1
 800c164:	e7e7      	b.n	800c136 <_raise_r+0x12>
 800c166:	2100      	movs	r1, #0
 800c168:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c16c:	4620      	mov	r0, r4
 800c16e:	4798      	blx	r3
 800c170:	2000      	movs	r0, #0
 800c172:	e7e0      	b.n	800c136 <_raise_r+0x12>

0800c174 <raise>:
 800c174:	4b02      	ldr	r3, [pc, #8]	@ (800c180 <raise+0xc>)
 800c176:	4601      	mov	r1, r0
 800c178:	6818      	ldr	r0, [r3, #0]
 800c17a:	f7ff bfd3 	b.w	800c124 <_raise_r>
 800c17e:	bf00      	nop
 800c180:	24000074 	.word	0x24000074

0800c184 <_kill_r>:
 800c184:	b538      	push	{r3, r4, r5, lr}
 800c186:	4d07      	ldr	r5, [pc, #28]	@ (800c1a4 <_kill_r+0x20>)
 800c188:	2300      	movs	r3, #0
 800c18a:	4604      	mov	r4, r0
 800c18c:	4608      	mov	r0, r1
 800c18e:	4611      	mov	r1, r2
 800c190:	602b      	str	r3, [r5, #0]
 800c192:	f7f7 ff94 	bl	80040be <_kill>
 800c196:	1c43      	adds	r3, r0, #1
 800c198:	d102      	bne.n	800c1a0 <_kill_r+0x1c>
 800c19a:	682b      	ldr	r3, [r5, #0]
 800c19c:	b103      	cbz	r3, 800c1a0 <_kill_r+0x1c>
 800c19e:	6023      	str	r3, [r4, #0]
 800c1a0:	bd38      	pop	{r3, r4, r5, pc}
 800c1a2:	bf00      	nop
 800c1a4:	2400119c 	.word	0x2400119c

0800c1a8 <_getpid_r>:
 800c1a8:	f7f7 bf81 	b.w	80040ae <_getpid>

0800c1ac <__swhatbuf_r>:
 800c1ac:	b570      	push	{r4, r5, r6, lr}
 800c1ae:	460c      	mov	r4, r1
 800c1b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1b4:	2900      	cmp	r1, #0
 800c1b6:	b096      	sub	sp, #88	@ 0x58
 800c1b8:	4615      	mov	r5, r2
 800c1ba:	461e      	mov	r6, r3
 800c1bc:	da0d      	bge.n	800c1da <__swhatbuf_r+0x2e>
 800c1be:	89a3      	ldrh	r3, [r4, #12]
 800c1c0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c1c4:	f04f 0100 	mov.w	r1, #0
 800c1c8:	bf14      	ite	ne
 800c1ca:	2340      	movne	r3, #64	@ 0x40
 800c1cc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c1d0:	2000      	movs	r0, #0
 800c1d2:	6031      	str	r1, [r6, #0]
 800c1d4:	602b      	str	r3, [r5, #0]
 800c1d6:	b016      	add	sp, #88	@ 0x58
 800c1d8:	bd70      	pop	{r4, r5, r6, pc}
 800c1da:	466a      	mov	r2, sp
 800c1dc:	f000 f848 	bl	800c270 <_fstat_r>
 800c1e0:	2800      	cmp	r0, #0
 800c1e2:	dbec      	blt.n	800c1be <__swhatbuf_r+0x12>
 800c1e4:	9901      	ldr	r1, [sp, #4]
 800c1e6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c1ea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c1ee:	4259      	negs	r1, r3
 800c1f0:	4159      	adcs	r1, r3
 800c1f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c1f6:	e7eb      	b.n	800c1d0 <__swhatbuf_r+0x24>

0800c1f8 <__smakebuf_r>:
 800c1f8:	898b      	ldrh	r3, [r1, #12]
 800c1fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c1fc:	079d      	lsls	r5, r3, #30
 800c1fe:	4606      	mov	r6, r0
 800c200:	460c      	mov	r4, r1
 800c202:	d507      	bpl.n	800c214 <__smakebuf_r+0x1c>
 800c204:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c208:	6023      	str	r3, [r4, #0]
 800c20a:	6123      	str	r3, [r4, #16]
 800c20c:	2301      	movs	r3, #1
 800c20e:	6163      	str	r3, [r4, #20]
 800c210:	b003      	add	sp, #12
 800c212:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c214:	ab01      	add	r3, sp, #4
 800c216:	466a      	mov	r2, sp
 800c218:	f7ff ffc8 	bl	800c1ac <__swhatbuf_r>
 800c21c:	9f00      	ldr	r7, [sp, #0]
 800c21e:	4605      	mov	r5, r0
 800c220:	4639      	mov	r1, r7
 800c222:	4630      	mov	r0, r6
 800c224:	f7ff f866 	bl	800b2f4 <_malloc_r>
 800c228:	b948      	cbnz	r0, 800c23e <__smakebuf_r+0x46>
 800c22a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c22e:	059a      	lsls	r2, r3, #22
 800c230:	d4ee      	bmi.n	800c210 <__smakebuf_r+0x18>
 800c232:	f023 0303 	bic.w	r3, r3, #3
 800c236:	f043 0302 	orr.w	r3, r3, #2
 800c23a:	81a3      	strh	r3, [r4, #12]
 800c23c:	e7e2      	b.n	800c204 <__smakebuf_r+0xc>
 800c23e:	89a3      	ldrh	r3, [r4, #12]
 800c240:	6020      	str	r0, [r4, #0]
 800c242:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c246:	81a3      	strh	r3, [r4, #12]
 800c248:	9b01      	ldr	r3, [sp, #4]
 800c24a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c24e:	b15b      	cbz	r3, 800c268 <__smakebuf_r+0x70>
 800c250:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c254:	4630      	mov	r0, r6
 800c256:	f000 f81d 	bl	800c294 <_isatty_r>
 800c25a:	b128      	cbz	r0, 800c268 <__smakebuf_r+0x70>
 800c25c:	89a3      	ldrh	r3, [r4, #12]
 800c25e:	f023 0303 	bic.w	r3, r3, #3
 800c262:	f043 0301 	orr.w	r3, r3, #1
 800c266:	81a3      	strh	r3, [r4, #12]
 800c268:	89a3      	ldrh	r3, [r4, #12]
 800c26a:	431d      	orrs	r5, r3
 800c26c:	81a5      	strh	r5, [r4, #12]
 800c26e:	e7cf      	b.n	800c210 <__smakebuf_r+0x18>

0800c270 <_fstat_r>:
 800c270:	b538      	push	{r3, r4, r5, lr}
 800c272:	4d07      	ldr	r5, [pc, #28]	@ (800c290 <_fstat_r+0x20>)
 800c274:	2300      	movs	r3, #0
 800c276:	4604      	mov	r4, r0
 800c278:	4608      	mov	r0, r1
 800c27a:	4611      	mov	r1, r2
 800c27c:	602b      	str	r3, [r5, #0]
 800c27e:	f7f7 ff7e 	bl	800417e <_fstat>
 800c282:	1c43      	adds	r3, r0, #1
 800c284:	d102      	bne.n	800c28c <_fstat_r+0x1c>
 800c286:	682b      	ldr	r3, [r5, #0]
 800c288:	b103      	cbz	r3, 800c28c <_fstat_r+0x1c>
 800c28a:	6023      	str	r3, [r4, #0]
 800c28c:	bd38      	pop	{r3, r4, r5, pc}
 800c28e:	bf00      	nop
 800c290:	2400119c 	.word	0x2400119c

0800c294 <_isatty_r>:
 800c294:	b538      	push	{r3, r4, r5, lr}
 800c296:	4d06      	ldr	r5, [pc, #24]	@ (800c2b0 <_isatty_r+0x1c>)
 800c298:	2300      	movs	r3, #0
 800c29a:	4604      	mov	r4, r0
 800c29c:	4608      	mov	r0, r1
 800c29e:	602b      	str	r3, [r5, #0]
 800c2a0:	f7f7 ff7d 	bl	800419e <_isatty>
 800c2a4:	1c43      	adds	r3, r0, #1
 800c2a6:	d102      	bne.n	800c2ae <_isatty_r+0x1a>
 800c2a8:	682b      	ldr	r3, [r5, #0]
 800c2aa:	b103      	cbz	r3, 800c2ae <_isatty_r+0x1a>
 800c2ac:	6023      	str	r3, [r4, #0]
 800c2ae:	bd38      	pop	{r3, r4, r5, pc}
 800c2b0:	2400119c 	.word	0x2400119c

0800c2b4 <_init>:
 800c2b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2b6:	bf00      	nop
 800c2b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2ba:	bc08      	pop	{r3}
 800c2bc:	469e      	mov	lr, r3
 800c2be:	4770      	bx	lr

0800c2c0 <_fini>:
 800c2c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2c2:	bf00      	nop
 800c2c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2c6:	bc08      	pop	{r3}
 800c2c8:	469e      	mov	lr, r3
 800c2ca:	4770      	bx	lr
