+---------------------------------------------------------------------+
|  Log file: mau.characterize.log                                     |
|  Compiler version: 9.11.2 (4328321)                                 |
|  Created on: Sun Apr 13 10:09:41 2025                               |
|  Run ID: 101cc9c3a6c14f75                                           |
+---------------------------------------------------------------------+

Match+Action Resource Usage
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                          1                           |    2    |   3    |    4    |  5   |        6         |   7   |          8          |       9       |    10   |   11  |          12         |      13      |       14      |       15      |   16   |      17     |      18      |      19      |       20      |       21       |        22       |
|                        Table                         |   Dir   | Stage  |    P4   | Mem  |      Total       | Total |        Table        |     Match     |   TCAM  |  SRAM |        Match        |     Imm.     |      TCAM     |      SRAM     |   P4   |    Action   |    Ideal     |    Actual    |      TCAM     |      SRAM      |       SRAM      |
|                         Name                         |         |        |  Lookup | Type |      SRAMs       | TCAMs |       Entries       |      Bits     |  Over-  | Over- |       Overhead      |    Action    |      Bits     |      Bits     | Action |     Bits    |    Match     |    Match     |     Match     |     Match      |      Action     |
|                                                      |         |        | Type(s) |      | TOT(M/A/S/MT/I)  |       |      Requested      |      Per      |   head  |  head |      Structure      |     Data     |      Per      |      Per      |  Bits  |     Per     |   Entries-   |   Entries-   |    Packing    |    Packing     |     Packing     |
|                                                      |         |        |         |      |     (legend      |       |          /          |     Entry     |   Bits  |  Bits | NT/AI/AD/M/S/SL/V/I |      in      |     Entry     |     Entry     |        |    Entry    |    Number    |    Number    |      Eff.     |      Eff.      |       Eff.      |
|                                                      |         |        |         |      |      below)      |       |      Allocated      |   R/A(diff)   |   Per   |  Per  |       (legend       |   Overhead   |   R/A(diff)   |   R/A(diff)   |        |  R/A(diff)  |     Per      |     Per      |     Ideal/    |     Ideal/     |      Ideal/     |
|                                                      |         |        |         |      |                  |       |        (diff)       |               |  Entry  | Entry |        below)       |  R/A(diff)   |               |               |        |             |    Memory    |    Memory    |     Actual    |     Actual     |      Actual     |
|                                                      |         |        |         |      |                  |       |                     |               | ver/vld |       |                     |              |               |               |        |             |    Units     |    Units     |               |                |                 |
|                                                      |         |        |         |      |                  |       |                     |               |         |       |                     |              |               |               |        |             |    (bits)    |    (bits)    |               |                |                 |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|             IngressParser.$PORT_METADATA             | ingress | parser |  exact  | buf  |  0 (0/0/0/0/0)   |   0   |    288 / 288 (0)    |   9 / 0 (-9)  |    0    |   0   |   0/0/0/0/0/0/0/0   | 64 / 0 (-64) |   0 / 0 (0)   |   0 / 0 (0)   |   64   |  0 / 0 (0)  | 1 in 2 (128) | 1 in 1 (64)  |     - / -     |     - / -      |      - / -      |
|                                                      |         |        |         |      |                  |       |                     |               |         |       |                     |              |               |               |        |             |              |              |               |                |                 |
|               Ingress.t_igr.tiForward                | ingress |   0    |  exact  | sram |  4 (4/0/0/0/0)   |   0   |  512 / 4096 (3584)  |  64 / 56 (-8) |    0    |   13  |   0/0/0/0/0/0/4/9   |  9 / 9 (0)   |   0 / 0 (0)   |  77 / 69 (-8) |   9    |  0 / 0 (0)  | 7 in 4 (512) | 1 in 1 (128) |     - / -     | 99.8% / 49.2%  |      - / -      |
|               Ingress.t_igr.tiRotateF                | ingress |   0    |  exact  | sram |  4 (4/0/0/0/0)   |   0   | 512 / 12288 (11776) |  16 / 6 (-10) |    0    |   20  |   0/0/0/0/0/0/4/16  | 16 / 16 (0)  |   0 / 0 (0)   | 36 / 26 (-10) |   16   |  0 / 0 (0)  | 4 in 1 (128) | 3 in 1 (128) |     - / -     | 100.0% / 51.6% |      - / -      |
|            Ingress.t_igr.tiToggleCebinae             | ingress |   0    |    -    | sram |  0 (0/0/0/0/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   8   |   0/0/0/0/0/0/0/8   |  8 / 8 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   8    |  0 / 0 (0)  |  0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|                  tbl_t_igr_aiSetTs                   | ingress |   0    |    -    |  -   |  0 (0/0/0/0/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|                    tbl_main197_0                     |  egress |   0    |    -    | sram |  0 (0/0/0/0/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|                     tbl_main198                      |  egress |   0    |    -    | sram |  0 (0/0/0/0/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|                    stage 0 totals                    |    -    |   -    |    -    |  -   |  8 (8/0/0/0/0)   |   0   |          -          |       -       |    -    |   -   |          -          |      -       |       -       |       -       |   -    |      -      |      -       |      -       |       -       |       -        |        -        |
|                                                      |         |        |         |      |                  |       |                     |               |         |       |                     |              |               |               |        |             |              |              |               |                |                 |
|                Ingress.t_igr.tiCalcF                 | ingress |   1    |  exact  | sram |  6 (4/0/0/2/0)   |   0   |  512 / 4096 (3584)  |  64 / 65 (1)  |    0    |   4   |   0/0/0/0/0/0/4/0   |  0 / 0 (0)   |   0 / 0 (0)   |  68 / 69 (1)  |   0    |  0 / 0 (0)  | 2 in 1 (128) | 1 in 1 (128) |     - / -     | 100.0% / 42.2% |      - / -      |
|            Ingress.t_igr.tiCalcSaturated             | ingress |   1    |  exact  | sram |  1 (1/0/0/0/0)   |   0   |  512 / 5120 (4608)  |   9 / 1 (-8)  |    0    |   4   |   0/0/0/0/0/0/4/0   |  0 / 0 (0)   |   0 / 0 (0)   |  13 / 5 (-8)  |   0    |  0 / 0 (0)  | 5 in 1 (128) | 5 in 1 (128) |     - / -     |  35.2% / 0.0%  |      - / -      |
|             Ingress.t_igr.tiDrop_rotate              | ingress |   1    | ternary | sram |  0 (0/0/0/0/0)   |   0   |      1 / 1 (0)      |  16 / 0 (-16) |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  16 / 0 (-16) |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|             Ingress.t_igr.tiReadLastSize             | ingress |   1    |  exact  | sram |  4 (4/0/0/0/0)   |   0   |  512 / 4096 (3584)  |  16 / 6 (-10) |    0    |   36  |   0/0/0/0/0/0/4/32  | 32 / 32 (0)  |   0 / 0 (0)   | 52 / 42 (-10) |   32   |  0 / 0 (0)  | 8 in 3 (384) | 1 in 1 (128) |     - / -     | 100.0% / 29.7% |      - / -      |
|             Ingress.t_igr.tiRotateHeadq              | ingress |   1    |  exact  | sram |  2 (0/0/0/2/0)   |   0   |      1 / 1 (0)      |  16 / 0 (-16) |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  16 / 0 (-16) |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|           Ingress.t_igr.tiRotateRoundTime            | ingress |   1    |  exact  | sram |  2 (0/0/0/2/0)   |   0   |      1 / 1 (0)      |  16 / 0 (-16) |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  16 / 0 (-16) |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|             Ingress.t_igr.tiRotateTailq              | ingress |   1    |  exact  | sram |  2 (0/0/0/2/0)   |   0   |      1 / 1 (0)      |  16 / 0 (-16) |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |  16 / 0 (-16) |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|                 tbl_t_igr_aiGetHeadq                 | ingress |   1    |    -    | sram |  2 (0/0/0/2/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|             tbl_t_igr_aiGetRelativeRound             | ingress |   1    |    -    | sram |  2 (0/0/0/2/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|                 tbl_t_igr_aiGetTailq                 | ingress |   1    |    -    | sram |  2 (0/0/0/2/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|                tbl_t_igr_aiSetPktLen                 | ingress |   1    |    -    |  -   |  0 (0/0/0/0/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|            Egress.t_egr.dpt_2_merged_tbl             |  egress |   1    |    -    |  -   |  0 (0/0/0/0/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|                    stage 1 totals                    |    -    |   -    |    -    |  -   | 23 (9/0/0/14/0)  |   0   |          -          |       -       |    -    |   -   |          -          |      -       |       -       |       -       |   -    |      -      |      -       |      -       |       -       |       -        |        -        |
|                                                      |         |        |         |      |                  |       |                     |               |         |       |                     |              |               |               |        |             |              |              |               |                |                 |
|            Ingress.t_igr.tiGetRates_head             | ingress |   2    |  exact  | sram |  5 (4/1/0/0/0)   |   0   |  512 / 4096 (3584)  | 48 / 38 (-10) |    0    |   36  |   0/0/0/0/0/0/4/32  | 32 / 32 (0)  |   0 / 0 (0)   | 84 / 74 (-10) |   64   | 32 / 32 (0) | 8 in 5 (640) | 1 in 1 (128) |     - / -     | 100.0% / 54.7% | 100.0% / 100.0% |
|            Ingress.t_igr.tiGetRates_tail             | ingress |   2    |  exact  | sram |  5 (4/1/0/0/0)   |   0   |  512 / 4096 (3584)  | 48 / 38 (-10) |    0    |   36  |   0/0/0/0/0/0/4/32  | 32 / 32 (0)  |   0 / 0 (0)   | 84 / 74 (-10) |   64   | 32 / 32 (0) | 8 in 5 (640) | 1 in 1 (128) |     - / -     | 100.0% / 54.7% | 100.0% / 100.0% |
|         tbl_t_igr_aiCalc_relative_round_m_dt         | ingress |   2    |    -    | sram |  0 (0/0/0/0/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   32  |   0/0/0/0/0/0/0/32  | 32 / 32 (0)  |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|              tbl_t_igr_aiDebugLastSize               | ingress |   2    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|      tbl_t_igr_aiPrecompute_relative_round_test      | ingress |   2    |    -    | sram |  0 (0/0/0/0/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   32  |   0/0/0/0/0/0/0/32  | 32 / 32 (0)  |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|            Egress.t_egr.dpt_1_merged_tbl             |  egress |   2    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|                    stage 2 totals                    |    -    |   -    |    -    |  -   |  14 (8/2/0/4/0)  |   0   |          -          |       -       |    -    |   -   |          -          |      -       |       -       |       -       |   -    |      -      |      -       |      -       |       -       |       -        |        -        |
|                                                      |         |        |         |      |                  |       |                     |               |         |       |                     |              |               |               |        |             |              |              |               |                |                 |
|          Ingress.t_igr.tiCalc_log_rate_head          | ingress |   3    | ternary | tcam |  1 (0/1/0/0/0)   |   1   |    512 / 512 (0)    |  32 / 32 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  36 / 44 (8)  |   0 / 0 (0)   |   8    |  8 / 8 (0)  | 1 in 1 (44)  | 1 in 1 (44)  | 72.7% / 72.7% |     - / -      | 100.0% / 100.0% |
|          Ingress.t_igr.tiCalc_log_rate_tail          | ingress |   3    | ternary | tcam |  2 (0/1/0/0/1)   |   1   |    512 / 512 (0)    |  32 / 32 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  36 / 44 (8)  |   0 / 4 (4)   |   8    |  8 / 8 (0)  | 1 in 1 (44)  | 1 in 1 (44)  | 72.7% / 72.7% |     - / -      | 100.0% / 100.0% |
|       Ingress.t_igr.tiCalc_log_relative_round        | ingress |   3    | ternary | tcam |  1 (0/1/0/0/0)   |   1   |    512 / 512 (0)    |  32 / 32 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  36 / 44 (8)  |   0 / 0 (0)   |   8    |  8 / 8 (0)  | 1 in 1 (44)  | 1 in 1 (44)  | 72.7% / 72.7% |     - / -      | 100.0% / 100.0% |
|     Ingress.t_igr.tiCalc_log_relative_round_m_dt     | ingress |   3    | ternary | tcam |  1 (0/1/0/0/0)   |   1   |    512 / 512 (0)    |  32 / 32 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  36 / 44 (8)  |   0 / 0 (0)   |   8    |  8 / 8 (0)  | 1 in 1 (44)  | 1 in 1 (44)  | 72.7% / 72.7% |     - / -      | 100.0% / 100.0% |
|            Egress.t_egr.dpt_3_merged_tbl             |  egress |   3    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|            Egress.t_egr.dpt_4_merged_tbl             |  egress |   3    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|                    stage 3 totals                    |    -    |   -    |    -    |  -   |  9 (0/4/0/4/1)   |   4   |          -          |       -       |    -    |   -   |          -          |      -       |       -       |       -       |   -    |      -      |      -       |      -       |       -       |       -        |        -        |
|                                                      |         |        |         |      |                  |       |                     |               |         |       |                     |              |               |               |        |             |              |              |               |                |                 |
|         tbl_t_igr_aiCalc_log_aggregate_size          | ingress |   4    |    -    | sram |  0 (0/0/0/0/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
| tbl_t_igr_aiCalc_log_relative_round_m_dt_x_rate_tail | ingress |   4    |    -    | sram |  0 (0/0/0/0/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|            Egress.t_egr.dpt_5_merged_tbl             |  egress |   4    |    -    | sram |  0 (0/0/0/0/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|                    stage 4 totals                    |    -    |   -    |    -    |  -   |  0 (0/0/0/0/0)   |   0   |          -          |       -       |    -    |   -   |          -          |      -       |       -       |       -       |   -    |      -      |      -       |      -       |       -       |       -        |        -        |
|                                                      |         |        |         |      |                  |       |                     |               |         |       |                     |              |               |               |        |             |              |              |               |                |                 |
| Ingress.t_igr.tiExp_relative_round_m_dt_x_rate_tail  | ingress |   5    | ternary | tcam |  1 (0/0/0/0/1)   |   1   |    512 / 512 (0)    |   8 / 8 (0)   |    0    |   32  |   0/0/0/0/0/0/0/32  | 32 / 32 (0)  |  12 / 44 (32) |  32 / 64 (32) |   0    |  0 / 0 (0)  | 1 in 1 (44)  | 1 in 1 (44)  | 18.2% / 18.2% | 100.0% / 50.0% |      - / -      |
|            Egress.t_egr.dpt_6_merged_tbl             |  egress |   5    | ternary | tcam |  3 (0/0/0/2/1)   |   3   |    512 / 512 (0)    | 128 / 128 (0) |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 132 / 132 (0) |  0 / 16 (16)  |   0    |  0 / 0 (0)  | 1 in 3 (132) | 1 in 3 (132) | 97.0% / 97.0% |     - / -      |      - / -      |
|            Egress.t_egr.dpt_7_merged_tbl             |  egress |   5    | ternary | tcam |  3 (0/0/0/2/1)   |   3   |    512 / 512 (0)    | 128 / 128 (0) |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 132 / 132 (0) |  0 / 16 (16)  |   0    |  0 / 0 (0)  | 1 in 3 (132) | 1 in 3 (132) | 97.0% / 97.0% |     - / -      |      - / -      |
|            Egress.t_egr.dpt_8_merged_tbl             |  egress |   5    | ternary | tcam |  3 (0/0/0/2/1)   |   3   |    512 / 512 (0)    | 128 / 128 (0) |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 132 / 132 (0) |  0 / 16 (16)  |   0    |  0 / 0 (0)  | 1 in 3 (132) | 1 in 3 (132) | 97.0% / 97.0% |     - / -      |      - / -      |
|                    stage 5 totals                    |    -    |   -    |    -    |  -   |  10 (0/0/0/6/4)  |   10  |          -          |       -       |    -    |   -   |          -          |      -       |       -       |       -       |   -    |      -      |      -       |      -       |       -       |       -        |        -        |
|                                                      |         |        |         |      |                  |       |                     |               |         |       |                     |              |               |               |        |             |              |              |               |                |                 |
|         tbl_t_igr_aiCalc_aggregate_size_else         | ingress |   6    |    -    | sram |  0 (0/0/0/0/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|            Egress.t_egr.dpt_9_merged_tbl             |  egress |   6    | ternary | tcam |  1 (0/0/0/0/1)   |   3   |    512 / 512 (0)    | 128 / 128 (0) |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 132 / 132 (0) |   0 / 4 (4)   |   0    |  0 / 0 (0)  | 1 in 3 (132) | 1 in 3 (132) | 97.0% / 97.0% |     - / -      |      - / -      |
|                    stage 6 totals                    |    -    |   -    |    -    |  -   |  1 (0/0/0/0/1)   |   3   |          -          |       -       |    -    |   -   |          -          |      -       |       -       |       -       |   -    |      -      |      -       |      -       |       -       |       -        |        -        |
|                                                      |         |        |         |      |                  |       |                     |               |         |       |                     |              |               |               |        |             |              |              |               |                |                 |
|          Ingress.t_igr.tiExp_aggregate_size          | ingress |   7    | ternary | tcam |  1 (0/0/0/0/1)   |   1   |    512 / 512 (0)    |   8 / 8 (0)   |    0    |   32  |   0/0/0/0/0/0/0/32  | 32 / 32 (0)  |  12 / 44 (32) |  32 / 64 (32) |   0    |  0 / 0 (0)  | 1 in 1 (44)  | 1 in 1 (44)  | 18.2% / 18.2% | 100.0% / 50.0% |      - / -      |
|            Egress.t_egr.dpt_10_merged_tbl            |  egress |   7    | ternary | tcam |  3 (0/0/0/2/1)   |   6   |    512 / 512 (0)    | 256 / 256 (0) |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 260 / 264 (4) |  0 / 16 (16)  |   0    |  0 / 0 (0)  | 1 in 6 (264) | 1 in 6 (264) | 97.0% / 97.0% |     - / -      |      - / -      |
|                    stage 7 totals                    |    -    |   -    |    -    |  -   |  4 (0/0/0/2/2)   |   7   |          -          |       -       |    -    |   -   |          -          |      -       |       -       |       -       |   -    |      -      |      -       |      -       |       -       |       -        |        -        |
|                                                      |         |        |         |      |                  |       |                     |               |         |       |                     |              |               |               |        |             |              |              |               |                |                 |
|                tbl_t_igr_aiCountBytes                | ingress |   8    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|              tbl_t_igr_ai_rotate_bytes               | ingress |   8    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|                    stage 8 totals                    |    -    |   -    |    -    |  -   |  4 (0/0/0/4/0)   |   0   |          -          |       -       |    -    |   -   |          -          |      -       |       -       |       -       |   -    |      -      |      -       |      -       |       -       |       -        |        -        |
|                                                      |         |        |         |      |                  |       |                     |               |         |       |                     |              |               |               |        |             |              |              |               |                |                 |
|              tbl_t_igr_aiCalc_past_head              | ingress |   9    |    -    | sram |  0 (0/0/0/0/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|             tbl_t_igr_aiDebugWriteBytes              | ingress |   9    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  0 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|                    stage 9 totals                    |    -    |   -    |    -    |  -   |  2 (0/0/0/2/0)   |   0   |          -          |       -       |    -    |   -   |          -          |      -       |       -       |       -       |   -    |      -      |      -       |      -       |       -       |       -        |        -        |
|                                                      |         |        |         |      |                  |       |                     |               |         |       |                     |              |               |               |        |             |              |              |               |                |                 |
|              tbl_t_igr_aiCalc_past_tail              | ingress |   10   |    -    | sram |  0 (0/0/0/0/0)   |   0   |      0 / 0 (0)      |   0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |   0 / 0 (0)   |   0 / 0 (0)   |   0    |  0 / 0 (0)  |  0 in 0 (0)  |  1 in 0 (0)  |     - / -     |     - / -      |      - / -      |
|                   stage 10 totals                    |    -    |   -    |    -    |  -   |  0 (0/0/0/0/0)   |   0   |          -          |       -       |    -    |   -   |          -          |      -       |       -       |       -       |   -    |      -      |      -       |      -       |       -       |       -        |        -        |
|                                                      |         |        |         |      |                  |       |                     |               |         |       |                     |              |               |               |        |             |              |              |               |                |                 |
|               Ingress.t_igr.tiSetQueue               | ingress |   11   | ternary | tcam |  3 (0/0/0/2/1)   |   2   |    512 / 512 (0)    |  64 / 64 (0)  |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   |  68 / 88 (20) |  0 / 16 (16)  |   0    |  0 / 0 (0)  | 1 in 2 (88)  | 1 in 2 (88)  | 72.7% / 72.7% |     - / -      |      - / -      |
|                   stage 11 totals                    |    -    |   -    |    -    |  -   |  3 (0/0/0/2/1)   |   2   |          -          |       -       |    -    |   -   |          -          |      -       |       -       |       -       |   -    |      -      |      -       |      -       |       -       |       -        |        -        |
|                                                      |         |        |         |      |                  |       |                     |               |         |       |                     |              |               |               |        |             |              |              |               |                |                 |
|               overall totals (ingress)               |    -    |   -    |    -    |  -   | 59 (25/6/0/24/4) |   8   |          -          |       -       |    -    |   -   |          -          |      -       |       -       |       -       |   -    |      -      |      -       |      -       |       -       |       -        |        -        |
|                                                      |         |        |         |      |                  |       |                     |               |         |       |                     |              |               |               |        |             |              |              |               |                |                 |
|               overall totals (egress)                |    -    |   -    |    -    |  -   | 19 (0/0/0/14/5)  |   18  |          -          |       -       |    -    |   -   |          -          |      -       |       -       |       -       |   -    |      -      |      -       |      -       |       -       |       -        |        -        |
|                                                      |         |        |         |      |                  |       |                     |               |         |       |                     |              |               |               |        |             |              |              |               |                |                 |
|                    overall totals                    |    -    |   -    |    -    |  -   | 78 (25/6/0/38/9) |   26  |          -          |       -       |    -    |   -   |          -          |      -       |       -       |       -       |   -    |      -      |      -       |      -       |       -       |       -        |        -        |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Total SRAMs Legend:
TOT (M/A/S/MT/I)
TOT = Total
M = Match
A = Action
S = Statistics
MT = Meter / Stateful / Selection
I = Ternary Indirection

Match Overhead Structure Legend:
NT/AI/AD/M/S/SL/V/I
NT = Next Table Pointer
AI = Action Instruction Pointer
AD = Action Data Pointer
M = Meter/Selection/Stateful Pointer
S = Statistics Pointer
SL = Selection Length
V = Entry Version
I = Immediate Action Data





+----------------------------------------------------------------+
    OVERHEAD STRUCTURES
+----------------------------------------------------------------+

+----------------------------------------------------------------+
   Egress.t_egr.dpt_10_merged_tbl
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Egress.t_egr.dpt_1_merged_tbl
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Egress.t_egr.dpt_2_merged_tbl
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Egress.t_egr.dpt_3_merged_tbl
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Egress.t_egr.dpt_4_merged_tbl
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Egress.t_egr.dpt_5_merged_tbl
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Egress.t_egr.dpt_6_merged_tbl
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Egress.t_egr.dpt_7_merged_tbl
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Egress.t_egr.dpt_8_merged_tbl
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Egress.t_egr.dpt_9_merged_tbl
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Ingress.t_igr.tiCalcF
+----------------------------------------------------------------+
Match Overhead:
  Field --version_valid-- [3:0] (4 bits)

  Total bits: 4
+----------------------------------------------------------------+
   Ingress.t_igr.tiCalcSaturated
+----------------------------------------------------------------+
Match Overhead:
  Field --version_valid-- [3:0] (4 bits)

  Total bits: 4
+----------------------------------------------------------------+
   Ingress.t_igr.tiCalc_log_rate_head
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Ingress.t_igr.tiCalc_log_rate_tail
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Ingress.t_igr.tiCalc_log_relative_round
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Ingress.t_igr.tiCalc_log_relative_round_m_dt
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Ingress.t_igr.tiDrop_rotate
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Ingress.t_igr.tiExp_aggregate_size
+----------------------------------------------------------------+
Match Overhead:
  Field --immediate-- [31:0] (32 bits)

  Total bits: 32
+----------------------------------------------------------------+
   Ingress.t_igr.tiExp_relative_round_m_dt_x_rate_tail
+----------------------------------------------------------------+
Match Overhead:
  Field --immediate-- [31:0] (32 bits)

  Total bits: 32
+----------------------------------------------------------------+
   Ingress.t_igr.tiForward
+----------------------------------------------------------------+
Match Overhead:
  Field --version_valid-- [3:0] (4 bits)
  Field --immediate-- [8:0] (9 bits)

  Total bits: 13
+----------------------------------------------------------------+
   Ingress.t_igr.tiGetRates_head
+----------------------------------------------------------------+
Match Overhead:
  Field --version_valid-- [3:0] (4 bits)
  Field --immediate-- [31:0] (32 bits)

  Total bits: 36
+----------------------------------------------------------------+
   Ingress.t_igr.tiGetRates_tail
+----------------------------------------------------------------+
Match Overhead:
  Field --version_valid-- [3:0] (4 bits)
  Field --immediate-- [31:0] (32 bits)

  Total bits: 36
+----------------------------------------------------------------+
   Ingress.t_igr.tiReadLastSize
+----------------------------------------------------------------+
Match Overhead:
  Field --version_valid-- [3:0] (4 bits)
  Field --immediate-- [31:0] (32 bits)

  Total bits: 36
+----------------------------------------------------------------+
   Ingress.t_igr.tiRotateF
+----------------------------------------------------------------+
Match Overhead:
  Field --version_valid-- [3:0] (4 bits)
  Field --immediate-- [15:0] (16 bits)

  Total bits: 20
+----------------------------------------------------------------+
   Ingress.t_igr.tiRotateHeadq
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Ingress.t_igr.tiRotateRoundTime
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Ingress.t_igr.tiRotateTailq
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Ingress.t_igr.tiSetQueue
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   Ingress.t_igr.tiToggleCebinae
+----------------------------------------------------------------+
Match Overhead:
  Field --immediate-- [7:0] (8 bits)

  Total bits: 8
+----------------------------------------------------------------+
   IngressParser.$PORT_METADATA
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_main197_0
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_main198
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiCalc_aggregate_size_else
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiCalc_log_aggregate_size
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiCalc_log_relative_round_m_dt_x_rate_tail
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiCalc_past_head
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiCalc_past_tail
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiCalc_relative_round_m_dt
+----------------------------------------------------------------+
Match Overhead:
  Field --immediate-- [31:0] (32 bits)

  Total bits: 32
+----------------------------------------------------------------+
   tbl_t_igr_aiCountBytes
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiDebugLastSize
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiDebugWriteBytes
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiGetHeadq
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiGetRelativeRound
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiGetTailq
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiPrecompute_relative_round_test
+----------------------------------------------------------------+
Match Overhead:
  Field --immediate-- [31:0] (32 bits)

  Total bits: 32
+----------------------------------------------------------------+
   tbl_t_igr_aiSetPktLen
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_aiSetTs
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_t_igr_ai_rotate_bytes
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0





+----------------------------------------------------------------+
    MATCH AND ACTION FORMATS
+----------------------------------------------------------------+

+----------------------------------------------------------------+
  Egress.t_egr.dpt_10_merged_tbl
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Egress.t_egr.dpt_10_merged_tbl
+------------------------------------------------+
Stage 7:
Pack Format:
  table_word_width: 264
  memory_word_width: 44
  entries_per_table_word: 1
  number_memory_units_per_table_word: 6
  entry_list: [
    entry_number : 0
    field_list : [
       Field --version-- [1:0]       : in bits [87:86]
       Field stored_dst [31:16]      : in bits [235:220]
       Field stored_dst2 [23:0]      : in bits [259:236]
       Field stored_dst2 [31:24]     : in bits [183:176]
       Field if_precomp1550 [31:0]   : in bits [215:184]
       Field if_precomp1548 [31:8]   : in bits [155:132]
       Field if_precomp1548 [7:0]    : in bits [163:156]
       Field stored_src [15:8]       : in bits [171:164]
       Field stored_src [31:16]      : in bits [103:88]
       Field stored_src [7:0]        : in bits [111:104]
       Field stored_src2 [23:8]      : in bits [127:112]
       Field stored_src2 [7:0]       : in bits [51:44]
       Field if_precomp [23:8]       : in bits [67:52]
       Field stored_src2 [31:24]     : in bits [75:68]
       Field if_precomp [7:0]        : in bits [83:76]
       Field if_precomp [31:24]      : in bits [7:0]
       Field if_precomp1547 [31:0]   : in bits [39:8]
       Field stored_dst [11:8]       : in bits [263:260]
       Field stored_dst [15:12]      : in bits [219:216]
       Field stored_dst [3:0]        : in bits [175:172]
       Field stored_dst [7:4]        : in bits [131:128]
    ]
  ]
+----------------------------------------------------------------+
  Egress.t_egr.dpt_1_merged_tbl
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Egress.t_egr.dpt_1_merged_tbl
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  Egress.t_egr.dpt_2_merged_tbl
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Egress.t_egr.dpt_2_merged_tbl
+------------------------------------------------+
Stage 1:
No match entries required.
+----------------------------------------------------------------+
  Egress.t_egr.dpt_3_merged_tbl
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Egress.t_egr.dpt_3_merged_tbl
+------------------------------------------------+
Stage 3:
No match entries required.
+----------------------------------------------------------------+
  Egress.t_egr.dpt_4_merged_tbl
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Egress.t_egr.dpt_4_merged_tbl
+------------------------------------------------+
Stage 3:
No match entries required.
+----------------------------------------------------------------+
  Egress.t_egr.dpt_5_merged_tbl
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Egress.t_egr.dpt_5_merged_tbl
+------------------------------------------------+
Stage 4:
No match entries required.
+----------------------------------------------------------------+
  Egress.t_egr.dpt_6_merged_tbl
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Egress.t_egr.dpt_6_merged_tbl
+------------------------------------------------+
Stage 5:
Pack Format:
  table_word_width: 132
  memory_word_width: 44
  entries_per_table_word: 1
  number_memory_units_per_table_word: 3
  entry_list: [
    entry_number : 0
    field_list : [
       Field --version-- [1:0]        : in bits [43:42]
       Field stored_dst [31:16]       : in bits [103:88]
       Field stored_dst [7:0]         : in bits [111:104]
       Field if_precomp1550 [23:8]    : in bits [127:112]
       Field if_precomp1550 [31:24]   : in bits [51:44]
       Field if_precomp1550 [7:0]     : in bits [59:52]
       Field stored_src [31:8]        : in bits [83:60]
       Field stored_src [7:0]         : in bits [7:0]
       Field if_precomp [31:8]        : in bits [31:8]
       Field if_precomp [7:0]         : in bits [39:32]
       Field stored_dst [11:8]        : in bits [131:128]
       Field stored_dst [15:12]       : in bits [87:84]
    ]
  ]
+----------------------------------------------------------------+
  Egress.t_egr.dpt_7_merged_tbl
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Egress.t_egr.dpt_7_merged_tbl
+------------------------------------------------+
Stage 5:
Pack Format:
  table_word_width: 132
  memory_word_width: 44
  entries_per_table_word: 1
  number_memory_units_per_table_word: 3
  entry_list: [
    entry_number : 0
    field_list : [
       Field --version-- [1:0]        : in bits [43:42]
       Field stored_dst [31:16]       : in bits [103:88]
       Field stored_dst [7:0]         : in bits [111:104]
       Field if_precomp1550 [23:8]    : in bits [127:112]
       Field if_precomp1550 [31:24]   : in bits [51:44]
       Field if_precomp1550 [7:0]     : in bits [59:52]
       Field stored_src [31:8]        : in bits [83:60]
       Field stored_src [7:0]         : in bits [7:0]
       Field if_precomp [31:8]        : in bits [31:8]
       Field if_precomp [7:0]         : in bits [39:32]
       Field stored_dst [11:8]        : in bits [131:128]
       Field stored_dst [15:12]       : in bits [87:84]
    ]
  ]
+----------------------------------------------------------------+
  Egress.t_egr.dpt_8_merged_tbl
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Egress.t_egr.dpt_8_merged_tbl
+------------------------------------------------+
Stage 5:
Pack Format:
  table_word_width: 132
  memory_word_width: 44
  entries_per_table_word: 1
  number_memory_units_per_table_word: 3
  entry_list: [
    entry_number : 0
    field_list : [
       Field --version-- [1:0]        : in bits [43:42]
       Field stored_dst [31:16]       : in bits [103:88]
       Field stored_dst [7:0]         : in bits [111:104]
       Field if_precomp1550 [23:8]    : in bits [127:112]
       Field if_precomp1550 [31:24]   : in bits [51:44]
       Field if_precomp1550 [7:0]     : in bits [59:52]
       Field stored_src [31:8]        : in bits [83:60]
       Field stored_src [7:0]         : in bits [7:0]
       Field if_precomp [31:8]        : in bits [31:8]
       Field if_precomp [7:0]         : in bits [39:32]
       Field stored_dst [11:8]        : in bits [131:128]
       Field stored_dst [15:12]       : in bits [87:84]
    ]
  ]
+----------------------------------------------------------------+
  Egress.t_egr.dpt_9_merged_tbl
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Egress.t_egr.dpt_9_merged_tbl
+------------------------------------------------+
Stage 6:
Pack Format:
  table_word_width: 132
  memory_word_width: 44
  entries_per_table_word: 1
  number_memory_units_per_table_word: 3
  entry_list: [
    entry_number : 0
    field_list : [
       Field --version-- [1:0]        : in bits [43:42]
       Field stored_dst [7:0]         : in bits [95:88]
       Field if_precomp1550 [15:8]    : in bits [103:96]
       Field stored_dst [31:16]       : in bits [119:104]
       Field if_precomp1550 [7:0]     : in bits [127:120]
       Field if_precomp1550 [31:16]   : in bits [59:44]
       Field stored_src [23:0]        : in bits [83:60]
       Field stored_src [31:24]       : in bits [7:0]
       Field if_precomp [31:0]        : in bits [39:8]
       Field stored_dst [11:8]        : in bits [131:128]
       Field stored_dst [15:12]       : in bits [87:84]
    ]
  ]
+----------------------------------------------------------------+
  Ingress.t_igr.tiCalcF
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiCalcF
+------------------------------------------------+
Stage 1:
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field action [0:0]              : in bits [0:0]
       Field version [3:0]             : in bits [115:112]
       Field meter_addr [14:5]         : in bits [10:1]
       Field hdr.ip.dst_addr [15:10]   : in bits [87:82]
       Field hdr.ip.dst_addr [23:16]   : in bits [39:32]
       Field hdr.ip.dst_addr [31:24]   : in bits [47:40]
       Field hdr.ip.src_addr [7:0]     : in bits [55:48]
       Field hdr.ip.src_addr [15:8]    : in bits [63:56]
       Field hdr.ip.src_addr [23:16]   : in bits [71:64]
       Field hdr.ip.src_addr [31:24]   : in bits [79:72]
    ]
  ]
+----------------------------------------------------------------+
  Ingress.t_igr.tiCalcSaturated
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiCalcSaturated
+------------------------------------------------+
Stage 1:
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 5
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 4
    field_list : [
       Field action [0:0]    : in bits [4:4]
       Field version [3:0]   : in bits [11:8]
    ]
    entry_number : 3
    field_list : [
       Field action [0:0]    : in bits [3:3]
       Field version [3:0]   : in bits [127:124]
    ]
    entry_number : 2
    field_list : [
       Field action [0:0]    : in bits [2:2]
       Field version [3:0]   : in bits [123:120]
    ]
    entry_number : 1
    field_list : [
       Field action [0:0]    : in bits [1:1]
       Field version [3:0]   : in bits [119:116]
    ]
    entry_number : 0
    field_list : [
       Field action [0:0]    : in bits [0:0]
       Field version [3:0]   : in bits [115:112]
    ]
  ]
+----------------------------------------------------------------+
  Ingress.t_igr.tiCalc_log_rate_head
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiCalc_log_rate_head
+------------------------------------------------+
Stage 3:
Pack Format:
  table_word_width: 44
  memory_word_width: 44
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field --version-- [1:0]   : in bits [43:42]
       Field rate_head [31:8]    : in bits [23:0]
       Field rate_head [7:0]     : in bits [31:24]
    ]
  ]

Action Ingress.t_igr.aiCalc_log_rate_head
---------------------------
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 16
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 15
    field_list : [
       Field log_v [7:0]   : in bits [127:120]
    ]
    entry_number : 14
    field_list : [
       Field log_v [7:0]   : in bits [119:112]
    ]
    entry_number : 13
    field_list : [
       Field log_v [7:0]   : in bits [111:104]
    ]
    entry_number : 12
    field_list : [
       Field log_v [7:0]   : in bits [103:96]
    ]
    entry_number : 11
    field_list : [
       Field log_v [7:0]   : in bits [95:88]
    ]
    entry_number : 10
    field_list : [
       Field log_v [7:0]   : in bits [87:80]
    ]
    entry_number : 9
    field_list : [
       Field log_v [7:0]   : in bits [79:72]
    ]
    entry_number : 8
    field_list : [
       Field log_v [7:0]   : in bits [71:64]
    ]
    entry_number : 7
    field_list : [
       Field log_v [7:0]   : in bits [63:56]
    ]
    entry_number : 6
    field_list : [
       Field log_v [7:0]   : in bits [55:48]
    ]
    entry_number : 5
    field_list : [
       Field log_v [7:0]   : in bits [47:40]
    ]
    entry_number : 4
    field_list : [
       Field log_v [7:0]   : in bits [39:32]
    ]
    entry_number : 3
    field_list : [
       Field log_v [7:0]   : in bits [31:24]
    ]
    entry_number : 2
    field_list : [
       Field log_v [7:0]   : in bits [23:16]
    ]
    entry_number : 1
    field_list : [
       Field log_v [7:0]   : in bits [15:8]
    ]
    entry_number : 0
    field_list : [
       Field log_v [7:0]   : in bits [7:0]
    ]
  ]

Action data bus usage:
Stage: 3
No action parameter mapping provided.  Action data bus usage will not be displayed.

Action NoAction
---------------------------
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 16
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 15
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [127:120]
    ]
    entry_number : 14
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [119:112]
    ]
    entry_number : 13
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [111:104]
    ]
    entry_number : 12
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [103:96]
    ]
    entry_number : 11
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [95:88]
    ]
    entry_number : 10
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [87:80]
    ]
    entry_number : 9
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [79:72]
    ]
    entry_number : 8
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [71:64]
    ]
    entry_number : 7
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [63:56]
    ]
    entry_number : 6
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [55:48]
    ]
    entry_number : 5
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [47:40]
    ]
    entry_number : 4
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [39:32]
    ]
    entry_number : 3
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [31:24]
    ]
    entry_number : 2
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [23:16]
    ]
    entry_number : 1
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [15:8]
    ]
    entry_number : 0
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [7:0]
    ]
  ]

Action data bus usage:
Stage: 3
No action parameter mapping provided.  Action data bus usage will not be displayed.
+----------------------------------------------------------------+
  Ingress.t_igr.tiCalc_log_rate_tail
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiCalc_log_rate_tail
+------------------------------------------------+
Stage 3:
Pack Format:
  table_word_width: 44
  memory_word_width: 44
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field --version-- [1:0]   : in bits [43:42]
       Field rate_tail [31:0]    : in bits [31:0]
    ]
  ]

Action Ingress.t_igr.aiCalc_log_rate_tail
---------------------------
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 16
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 15
    field_list : [
       Field log_v [7:0]   : in bits [127:120]
    ]
    entry_number : 14
    field_list : [
       Field log_v [7:0]   : in bits [119:112]
    ]
    entry_number : 13
    field_list : [
       Field log_v [7:0]   : in bits [111:104]
    ]
    entry_number : 12
    field_list : [
       Field log_v [7:0]   : in bits [103:96]
    ]
    entry_number : 11
    field_list : [
       Field log_v [7:0]   : in bits [95:88]
    ]
    entry_number : 10
    field_list : [
       Field log_v [7:0]   : in bits [87:80]
    ]
    entry_number : 9
    field_list : [
       Field log_v [7:0]   : in bits [79:72]
    ]
    entry_number : 8
    field_list : [
       Field log_v [7:0]   : in bits [71:64]
    ]
    entry_number : 7
    field_list : [
       Field log_v [7:0]   : in bits [63:56]
    ]
    entry_number : 6
    field_list : [
       Field log_v [7:0]   : in bits [55:48]
    ]
    entry_number : 5
    field_list : [
       Field log_v [7:0]   : in bits [47:40]
    ]
    entry_number : 4
    field_list : [
       Field log_v [7:0]   : in bits [39:32]
    ]
    entry_number : 3
    field_list : [
       Field log_v [7:0]   : in bits [31:24]
    ]
    entry_number : 2
    field_list : [
       Field log_v [7:0]   : in bits [23:16]
    ]
    entry_number : 1
    field_list : [
       Field log_v [7:0]   : in bits [15:8]
    ]
    entry_number : 0
    field_list : [
       Field log_v [7:0]   : in bits [7:0]
    ]
  ]

Action data bus usage:
Stage: 3
No action parameter mapping provided.  Action data bus usage will not be displayed.

Action NoAction
---------------------------
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 16
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 15
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [127:120]
    ]
    entry_number : 14
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [119:112]
    ]
    entry_number : 13
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [111:104]
    ]
    entry_number : 12
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [103:96]
    ]
    entry_number : 11
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [95:88]
    ]
    entry_number : 10
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [87:80]
    ]
    entry_number : 9
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [79:72]
    ]
    entry_number : 8
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [71:64]
    ]
    entry_number : 7
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [63:56]
    ]
    entry_number : 6
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [55:48]
    ]
    entry_number : 5
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [47:40]
    ]
    entry_number : 4
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [39:32]
    ]
    entry_number : 3
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [31:24]
    ]
    entry_number : 2
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [23:16]
    ]
    entry_number : 1
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [15:8]
    ]
    entry_number : 0
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [7:0]
    ]
  ]

Action data bus usage:
Stage: 3
No action parameter mapping provided.  Action data bus usage will not be displayed.
+----------------------------------------------------------------+
  Ingress.t_igr.tiCalc_log_relative_round
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiCalc_log_relative_round
+------------------------------------------------+
Stage 3:
Pack Format:
  table_word_width: 44
  memory_word_width: 44
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field --version-- [1:0]        : in bits [43:42]
       Field relative_round [31:24]   : in bits [7:0]
       Field relative_round [23:0]    : in bits [31:8]
    ]
  ]

Action Ingress.t_igr.aiCalc_log_relative_round
---------------------------
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 16
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 15
    field_list : [
       Field log_v [7:0]   : in bits [127:120]
    ]
    entry_number : 14
    field_list : [
       Field log_v [7:0]   : in bits [119:112]
    ]
    entry_number : 13
    field_list : [
       Field log_v [7:0]   : in bits [111:104]
    ]
    entry_number : 12
    field_list : [
       Field log_v [7:0]   : in bits [103:96]
    ]
    entry_number : 11
    field_list : [
       Field log_v [7:0]   : in bits [95:88]
    ]
    entry_number : 10
    field_list : [
       Field log_v [7:0]   : in bits [87:80]
    ]
    entry_number : 9
    field_list : [
       Field log_v [7:0]   : in bits [79:72]
    ]
    entry_number : 8
    field_list : [
       Field log_v [7:0]   : in bits [71:64]
    ]
    entry_number : 7
    field_list : [
       Field log_v [7:0]   : in bits [63:56]
    ]
    entry_number : 6
    field_list : [
       Field log_v [7:0]   : in bits [55:48]
    ]
    entry_number : 5
    field_list : [
       Field log_v [7:0]   : in bits [47:40]
    ]
    entry_number : 4
    field_list : [
       Field log_v [7:0]   : in bits [39:32]
    ]
    entry_number : 3
    field_list : [
       Field log_v [7:0]   : in bits [31:24]
    ]
    entry_number : 2
    field_list : [
       Field log_v [7:0]   : in bits [23:16]
    ]
    entry_number : 1
    field_list : [
       Field log_v [7:0]   : in bits [15:8]
    ]
    entry_number : 0
    field_list : [
       Field log_v [7:0]   : in bits [7:0]
    ]
  ]

Action data bus usage:
Stage: 3
No action parameter mapping provided.  Action data bus usage will not be displayed.

Action NoAction
---------------------------
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 16
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 15
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [127:120]
    ]
    entry_number : 14
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [119:112]
    ]
    entry_number : 13
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [111:104]
    ]
    entry_number : 12
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [103:96]
    ]
    entry_number : 11
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [95:88]
    ]
    entry_number : 10
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [87:80]
    ]
    entry_number : 9
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [79:72]
    ]
    entry_number : 8
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [71:64]
    ]
    entry_number : 7
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [63:56]
    ]
    entry_number : 6
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [55:48]
    ]
    entry_number : 5
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [47:40]
    ]
    entry_number : 4
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [39:32]
    ]
    entry_number : 3
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [31:24]
    ]
    entry_number : 2
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [23:16]
    ]
    entry_number : 1
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [15:8]
    ]
    entry_number : 0
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [7:0]
    ]
  ]

Action data bus usage:
Stage: 3
No action parameter mapping provided.  Action data bus usage will not be displayed.
+----------------------------------------------------------------+
  Ingress.t_igr.tiCalc_log_relative_round_m_dt
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiCalc_log_relative_round_m_dt
+------------------------------------------------+
Stage 3:
Pack Format:
  table_word_width: 44
  memory_word_width: 44
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field --version-- [1:0]             : in bits [43:42]
       Field relative_round_m_dt [31:16]   : in bits [15:0]
       Field relative_round_m_dt [15:0]    : in bits [31:16]
    ]
  ]

Action Ingress.t_igr.aiCalc_log_relative_round_m_dt
---------------------------
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 16
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 15
    field_list : [
       Field log_v [7:0]   : in bits [127:120]
    ]
    entry_number : 14
    field_list : [
       Field log_v [7:0]   : in bits [119:112]
    ]
    entry_number : 13
    field_list : [
       Field log_v [7:0]   : in bits [111:104]
    ]
    entry_number : 12
    field_list : [
       Field log_v [7:0]   : in bits [103:96]
    ]
    entry_number : 11
    field_list : [
       Field log_v [7:0]   : in bits [95:88]
    ]
    entry_number : 10
    field_list : [
       Field log_v [7:0]   : in bits [87:80]
    ]
    entry_number : 9
    field_list : [
       Field log_v [7:0]   : in bits [79:72]
    ]
    entry_number : 8
    field_list : [
       Field log_v [7:0]   : in bits [71:64]
    ]
    entry_number : 7
    field_list : [
       Field log_v [7:0]   : in bits [63:56]
    ]
    entry_number : 6
    field_list : [
       Field log_v [7:0]   : in bits [55:48]
    ]
    entry_number : 5
    field_list : [
       Field log_v [7:0]   : in bits [47:40]
    ]
    entry_number : 4
    field_list : [
       Field log_v [7:0]   : in bits [39:32]
    ]
    entry_number : 3
    field_list : [
       Field log_v [7:0]   : in bits [31:24]
    ]
    entry_number : 2
    field_list : [
       Field log_v [7:0]   : in bits [23:16]
    ]
    entry_number : 1
    field_list : [
       Field log_v [7:0]   : in bits [15:8]
    ]
    entry_number : 0
    field_list : [
       Field log_v [7:0]   : in bits [7:0]
    ]
  ]

Action data bus usage:
Stage: 3
No action parameter mapping provided.  Action data bus usage will not be displayed.

Action NoAction
---------------------------
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 16
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 15
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [127:120]
    ]
    entry_number : 14
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [119:112]
    ]
    entry_number : 13
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [111:104]
    ]
    entry_number : 12
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [103:96]
    ]
    entry_number : 11
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [95:88]
    ]
    entry_number : 10
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [87:80]
    ]
    entry_number : 9
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [79:72]
    ]
    entry_number : 8
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [71:64]
    ]
    entry_number : 7
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [63:56]
    ]
    entry_number : 6
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [55:48]
    ]
    entry_number : 5
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [47:40]
    ]
    entry_number : 4
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [39:32]
    ]
    entry_number : 3
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [31:24]
    ]
    entry_number : 2
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [23:16]
    ]
    entry_number : 1
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [15:8]
    ]
    entry_number : 0
    field_list : [
       Field --padding_0_7-- [7:0]   : in bits [7:0]
    ]
  ]

Action data bus usage:
Stage: 3
No action parameter mapping provided.  Action data bus usage will not be displayed.
+----------------------------------------------------------------+
  Ingress.t_igr.tiDrop_rotate
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiDrop_rotate
+------------------------------------------------+
Stage 1:
No match entries required.
+----------------------------------------------------------------+
  Ingress.t_igr.tiExp_aggregate_size
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiExp_aggregate_size
+------------------------------------------------+
Stage 7:
Pack Format:
  table_word_width: 44
  memory_word_width: 44
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field --version-- [1:0]          : in bits [43:42]
       Field log_aggregate_size [7:0]   : in bits [7:0]
    ]
  ]
+----------------------------------------------------------------+
  Ingress.t_igr.tiExp_relative_round_m_dt_x_rate_tail
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiExp_relative_round_m_dt_x_rate_tail
+------------------------------------------------+
Stage 5:
Pack Format:
  table_word_width: 44
  memory_word_width: 44
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field --version-- [1:0]                           : in bits [43:42]
       Field log_relative_round_m_dt_x_rate_tail [7:0]   : in bits [7:0]
    ]
  ]
+----------------------------------------------------------------+
  Ingress.t_igr.tiForward
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiForward
+------------------------------------------------+
Stage 0:
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field action [1:0]                    : in bits [1:0]
       Field immediate [8:0]                 : in bits [10:2]
       Field version [3:0]                   : in bits [115:112]
       Field hdr.ethernet.dst_addr [47:42]   : in bits [87:82]
       Field md.ingress_port [7:0]           : in bits [39:32]
       Field md.ingress_port [15:8]          : in bits [47:40]
       Field hdr.ethernet.dst_addr [7:0]     : in bits [55:48]
       Field hdr.ethernet.dst_addr [15:8]    : in bits [63:56]
       Field hdr.ethernet.dst_addr [23:16]   : in bits [71:64]
       Field hdr.ethernet.dst_addr [31:24]   : in bits [79:72]
    ]
  ]
+----------------------------------------------------------------+
  Ingress.t_igr.tiGetRates_head
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiGetRates_head
+------------------------------------------------+
Stage 2:
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field immediate [31:0]   : in bits [31:0]
       Field version [3:0]      : in bits [115:112]
       Field f [15:10]          : in bits [71:66]
       Field headq [7:0]        : in bits [39:32]
       Field headq [15:8]       : in bits [47:40]
       Field headq [23:16]      : in bits [55:48]
       Field headq [31:24]      : in bits [63:56]
    ]
  ]

Action Ingress.t_igr.aiGetRates_head
---------------------------
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 4
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 3
    field_list : [
       Field r_head [31:0]   : in bits [127:96]
    ]
    entry_number : 2
    field_list : [
       Field r_head [31:0]   : in bits [95:64]
    ]
    entry_number : 1
    field_list : [
       Field r_head [31:0]   : in bits [63:32]
    ]
    entry_number : 0
    field_list : [
       Field r_head [31:0]   : in bits [31:0]
    ]
  ]

Action data bus usage:
Stage: 2
No action parameter mapping provided.  Action data bus usage will not be displayed.
+----------------------------------------------------------------+
  Ingress.t_igr.tiGetRates_tail
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiGetRates_tail
+------------------------------------------------+
Stage 2:
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field immediate [31:0]   : in bits [31:0]
       Field version [3:0]      : in bits [115:112]
       Field f [15:10]          : in bits [71:66]
       Field tailq [7:0]        : in bits [39:32]
       Field tailq [15:8]       : in bits [47:40]
       Field tailq [23:16]      : in bits [55:48]
       Field tailq [31:24]      : in bits [63:56]
    ]
  ]

Action Ingress.t_igr.aiGetRates_tail
---------------------------
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 4
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 3
    field_list : [
       Field r_tail [31:0]   : in bits [127:96]
    ]
    entry_number : 2
    field_list : [
       Field r_tail [31:0]   : in bits [95:64]
    ]
    entry_number : 1
    field_list : [
       Field r_tail [31:0]   : in bits [63:32]
    ]
    entry_number : 0
    field_list : [
       Field r_tail [31:0]   : in bits [31:0]
    ]
  ]

Action data bus usage:
Stage: 2
No action parameter mapping provided.  Action data bus usage will not be displayed.
+----------------------------------------------------------------+
  Ingress.t_igr.tiReadLastSize
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiReadLastSize
+------------------------------------------------+
Stage 1:
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field immediate [31:0]   : in bits [31:0]
       Field version [3:0]      : in bits [115:112]
       Field f [15:10]          : in bits [39:34]
    ]
  ]
+----------------------------------------------------------------+
  Ingress.t_igr.tiRotateF
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiRotateF
+------------------------------------------------+
Stage 0:
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 3
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 2
    field_list : [
       Field immediate [15:0]               : in bits [47:32]
       Field version [3:0]                  : in bits [123:120]
       Field hdr.pktgen.packet_id [15:10]   : in bits [71:66]
    ]
    entry_number : 1
    field_list : [
       Field immediate [15:0]               : in bits [31:16]
       Field version [3:0]                  : in bits [119:116]
       Field hdr.pktgen.packet_id [15:10]   : in bits [63:58]
    ]
    entry_number : 0
    field_list : [
       Field immediate [15:0]               : in bits [15:0]
       Field version [3:0]                  : in bits [115:112]
       Field hdr.pktgen.packet_id [15:10]   : in bits [55:50]
    ]
  ]
+----------------------------------------------------------------+
  Ingress.t_igr.tiRotateHeadq
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiRotateHeadq
+------------------------------------------------+
Stage 1:
No match entries required.
+----------------------------------------------------------------+
  Ingress.t_igr.tiRotateRoundTime
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiRotateRoundTime
+------------------------------------------------+
Stage 1:
No match entries required.
+----------------------------------------------------------------+
  Ingress.t_igr.tiRotateTailq
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiRotateTailq
+------------------------------------------------+
Stage 1:
No match entries required.
+----------------------------------------------------------------+
  Ingress.t_igr.tiSetQueue
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiSetQueue
+------------------------------------------------+
Stage 11:
Pack Format:
  table_word_width: 88
  memory_word_width: 44
  entries_per_table_word: 1
  number_memory_units_per_table_word: 2
  entry_list: [
    entry_number : 0
    field_list : [
       Field --version-- [1:0]   : in bits [87:86]
       Field past_tail [31:0]    : in bits [75:44]
       Field past_head [7:0]     : in bits [83:76]
       Field past_head [31:16]   : in bits [15:0]
       Field past_head [15:8]    : in bits [31:24]
    ]
  ]
+----------------------------------------------------------------+
  Ingress.t_igr.tiToggleCebinae
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for Ingress.t_igr.tiToggleCebinae
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  IngressParser.$PORT_METADATA
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for IngressParser.$PORT_METADATA
+------------------------------------------------+
Stage -1:
Pack Format:
  table_word_width: 64
  memory_word_width: 64
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field ig_intr_md [63:0]   : in bits [63:0]
    ]
  ]
+----------------------------------------------------------------+
  tbl_main197_0
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_main197_0
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  tbl_main198
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_main198
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiCalc_aggregate_size_else
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiCalc_aggregate_size_else
+------------------------------------------------+
Stage 6:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiCalc_log_aggregate_size
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiCalc_log_aggregate_size
+------------------------------------------------+
Stage 4:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiCalc_log_relative_round_m_dt_x_rate_tail
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiCalc_log_relative_round_m_dt_x_rate_tail
+------------------------------------------------+
Stage 4:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiCalc_past_head
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiCalc_past_head
+------------------------------------------------+
Stage 9:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiCalc_past_tail
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiCalc_past_tail
+------------------------------------------------+
Stage 10:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiCalc_relative_round_m_dt
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiCalc_relative_round_m_dt
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiCountBytes
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiCountBytes
+------------------------------------------------+
Stage 8:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiDebugLastSize
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiDebugLastSize
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiDebugWriteBytes
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiDebugWriteBytes
+------------------------------------------------+
Stage 9:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiGetHeadq
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiGetHeadq
+------------------------------------------------+
Stage 1:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiGetRelativeRound
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiGetRelativeRound
+------------------------------------------------+
Stage 1:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiGetTailq
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiGetTailq
+------------------------------------------------+
Stage 1:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiPrecompute_relative_round_test
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiPrecompute_relative_round_test
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiSetPktLen
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiSetPktLen
+------------------------------------------------+
Stage 1:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_aiSetTs
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_aiSetTs
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  tbl_t_igr_ai_rotate_bytes
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_t_igr_ai_rotate_bytes
+------------------------------------------------+
Stage 8:
No match entries required.
