Model {
  Name			  "testing_SVM"
  Version		  7.9
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.16"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  Created		  "Thu Nov 13 15:03:32 2014"
  Creator		  "Dmitriy"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Dmitriy"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Nov 13 16:11:30 2014"
  RTWModifiedTimeStamp	  337792193
  ModelVersionFormat	  "1.%<AutoIncrement:16>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "disabled"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    1
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "testing_SVM"
    signals_		    []
    overrideMode_	    [0U]
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "testing_SVM"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      []
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      2
      Version		      "1.12.0"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  3
	  Version		  "1.12.0"
	  StartTime		  "0.0"
	  StopTime		  "1"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  4
	  Version		  "1.12.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  5
	  Version		  "1.12.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  6
	  Version		  "1.12.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Enable All"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  7
	  Version		  "1.12.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  8
	  Version		  "1.12.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  9
	  Version		  "1.12.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  10
	  Version		  "1.12.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    9
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      11
	      Version		      "1.12.0"
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      12
	      Version		      "1.12.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      CodeReplacementLibrary  "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      CodeExecutionProfiling  off
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns on
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      GRTInterface	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  13
	  Version		  "1.12.0"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    ""
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 243, 69, 1123, 699 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    2
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Concatenate
      NumInputs		      "2"
      Mode		      "Vector"
      ConcatenateDimension    "1"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      S-Function
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
      SFunctionDeploymentMode off
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      DataFormat	      "Array"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Bias		      "0"
      Frequency		      "1"
      Phase		      "0"
      Samples		      "10"
      Offset		      "0"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      TransferFcn
      Numerator		      "[1]"
      Denominator	      "[1 2 1]"
      AbsoluteTolerance	      "auto"
      ContinuousStateAttributes	"''"
      Realization	      "auto"
    }
  }
  System {
    Name		    "testing_SVM"
    Location		    [2, 75, 1364, 707]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "133"
    Block {
      BlockType		      Constant
      Name		      "Constant"
      SID		      "113"
      Position		      [890, 320, 920, 350]
      ZOrder		      -4
      BlockMirror	      on
    }
    Block {
      BlockType		      Constant
      Name		      "Constant1"
      SID		      "114"
      Position		      [920, 225, 950, 255]
      ZOrder		      -4
      BlockMirror	      on
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion"
      SID		      "122"
      Position		      [345, 98, 420, 132]
      ZOrder		      -5
      BlockMirror	      on
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion1"
      SID		      "125"
      Position		      [375, 188, 450, 222]
      ZOrder		      -5
      BlockMirror	      on
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion2"
      SID		      "132"
      Position		      [360, 343, 435, 377]
      ZOrder		      -5
      BlockMirror	      on
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Demux
      Name		      "Demux"
      SID		      "108"
      Ports		      [1, 6]
      Position		      [510, 168, 520, 257]
      ZOrder		      -6
      BlockMirror	      on
      ShowName		      off
      Outputs		      "6"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      SubSystem
      Name		      "SVM"
      SID		      "1"
      Ports		      [4, 1]
      Position		      [630, 162, 815, 263]
      BlockMirror	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      SystemSampleTime	      "10^-6"
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"SVM"
	Location		[2, 83, 1348, 715]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Valpha"
	  SID			  "2"
	  Position		  [895, 118, 925, 132]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Vbeta"
	  SID			  "3"
	  Position		  [905, 178, 935, 192]
	  BlockMirror		  on
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Tdes"
	  SID			  "4"
	  Position		  [850, 438, 880, 452]
	  BlockMirror		  on
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "theta"
	  SID			  "5"
	  Position		  [850, 493, 880, 507]
	  BlockMirror		  on
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "3P PWM"
	  SID			  "6"
	  Ports			  [6, 6]
	  Position		  [415, 371, 505, 489]
	  BlockMirror		  on
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  SystemSampleTime	  "1"
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "3P PWM"
	    Location		    [2, 83, 1348, 715]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "DCa"
	      SID		      "7"
	      Position		      [465, 58, 495, 72]
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "DCb"
	      SID		      "8"
	      Position		      [460, 198, 490, 212]
	      BlockMirror	      on
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "DCc"
	      SID		      "9"
	      Position		      [460, 288, 490, 302]
	      BlockMirror	      on
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "PhaseA"
	      SID		      "10"
	      Position		      [465, 103, 495, 117]
	      BlockMirror	      on
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "PhaseB"
	      SID		      "11"
	      Position		      [460, 238, 490, 252]
	      BlockMirror	      on
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "PhaseC"
	      SID		      "12"
	      Position		      [460, 323, 490, 337]
	      BlockMirror	      on
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "PWM GENERATOR"
	      SID		      "13"
	      Ports		      [2, 2]
	      Position		      [275, 56, 350, 94]
	      BlockMirror	      on
	      ErrorFcn		      "10^6"
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"PWM GENERATOR"
		Location		[2, 83, 1348, 715]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "DC"
		  SID			  "14"
		  Position		  [235, 68, 265, 82]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Phase"
		  SID			  "15"
		  Position		  [110, 193, 140, 207]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter\nLimited"
		  SID			  "16"
		  Ports			  [0, 1]
		  Position		  [255, 100, 285, 130]
		  ZOrder		  -7
		  LibraryVersion	  "1.260"
		  SourceBlock		  "simulink/Sources/Counter\nLimited"
		  SourceType		  "Counter Limited"
		  uplimit		  "1000"
		  tsamp			  "-1"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  SID			  "17"
		  Ports			  [2, 1]
		  Position		  [520, 122, 550, 153]
		  ZOrder		  -11
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator1"
		  SID			  "18"
		  Ports			  [1, 1]
		  Position		  [640, 179, 670, 211]
		  ZOrder		  -11
		  Operator		  "NOT"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  RelationalOperator
		  Name			  "Relational\nOperator"
		  SID			  "19"
		  Ports			  [2, 1]
		  Position		  [435, 92, 465, 123]
		  ZOrder		  -18
		  InputSameDT		  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  RelationalOperator
		  Name			  "Relational\nOperator1"
		  SID			  "20"
		  Ports			  [2, 1]
		  Position		  [435, 177, 465, 208]
		  ZOrder		  -18
		  InputSameDT		  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum"
		  SID			  "21"
		  Ports			  [2, 1]
		  Position		  [315, 35, 335, 55]
		  ZOrder		  -18
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|++"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "high"
		  SID			  "22"
		  Position		  [775, 93, 805, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "low"
		  SID			  "23"
		  Position		  [755, 188, 785, 202]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Counter\nLimited"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    DstBlock		    "Relational\nOperator"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Relational\nOperator1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Phase"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "Relational\nOperator1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -155]
		    DstBlock		    "Sum"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "DC"
		  SrcPort		  1
		  Points		  [55, 0]
		  DstBlock		  "Sum"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum"
		  SrcPort		  1
		  Points		  [40, 0; 0, 55]
		  DstBlock		  "Relational\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational\nOperator"
		  SrcPort		  1
		  Points		  [15, 0; 0, 20]
		  DstBlock		  "Logical\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational\nOperator1"
		  SrcPort		  1
		  Points		  [15, 0; 0, -50]
		  DstBlock		  "Logical\nOperator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "high"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator1"
		  SrcPort		  1
		  DstBlock		  "low"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "PWM GENERATOR1"
	      SID		      "24"
	      Ports		      [2, 2]
	      Position		      [275, 196, 350, 234]
	      BlockMirror	      on
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"PWM GENERATOR1"
		Location		[2, 83, 1348, 715]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "DC"
		  SID			  "25"
		  Position		  [235, 68, 265, 82]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Phase"
		  SID			  "26"
		  Position		  [110, 193, 140, 207]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter\nLimited"
		  SID			  "27"
		  Ports			  [0, 1]
		  Position		  [255, 100, 285, 130]
		  ZOrder		  -7
		  LibraryVersion	  "1.260"
		  SourceBlock		  "simulink/Sources/Counter\nLimited"
		  SourceType		  "Counter Limited"
		  uplimit		  "1000"
		  tsamp			  "-1"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  SID			  "28"
		  Ports			  [2, 1]
		  Position		  [520, 122, 550, 153]
		  ZOrder		  -11
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator1"
		  SID			  "29"
		  Ports			  [1, 1]
		  Position		  [640, 179, 670, 211]
		  ZOrder		  -11
		  Operator		  "NOT"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  RelationalOperator
		  Name			  "Relational\nOperator"
		  SID			  "30"
		  Ports			  [2, 1]
		  Position		  [435, 92, 465, 123]
		  ZOrder		  -18
		  InputSameDT		  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  RelationalOperator
		  Name			  "Relational\nOperator1"
		  SID			  "31"
		  Ports			  [2, 1]
		  Position		  [435, 177, 465, 208]
		  ZOrder		  -18
		  InputSameDT		  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum"
		  SID			  "32"
		  Ports			  [2, 1]
		  Position		  [315, 35, 335, 55]
		  ZOrder		  -18
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|++"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "high"
		  SID			  "33"
		  Position		  [775, 93, 805, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "low"
		  SID			  "34"
		  Position		  [755, 188, 785, 202]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Counter\nLimited"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    DstBlock		    "Relational\nOperator"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Relational\nOperator1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Phase"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "Relational\nOperator1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -155]
		    DstBlock		    "Sum"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "DC"
		  SrcPort		  1
		  Points		  [55, 0]
		  DstBlock		  "Sum"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum"
		  SrcPort		  1
		  Points		  [40, 0; 0, 55]
		  DstBlock		  "Relational\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational\nOperator"
		  SrcPort		  1
		  Points		  [15, 0; 0, 20]
		  DstBlock		  "Logical\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational\nOperator1"
		  SrcPort		  1
		  Points		  [15, 0; 0, -50]
		  DstBlock		  "Logical\nOperator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "high"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator1"
		  SrcPort		  1
		  DstBlock		  "low"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "PWM GENERATOR2"
	      SID		      "35"
	      Ports		      [2, 2]
	      Position		      [275, 286, 350, 324]
	      BlockMirror	      on
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"PWM GENERATOR2"
		Location		[2, 83, 1348, 715]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "DC"
		  SID			  "36"
		  Position		  [235, 68, 265, 82]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Phase"
		  SID			  "37"
		  Position		  [110, 193, 140, 207]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter\nLimited"
		  SID			  "38"
		  Ports			  [0, 1]
		  Position		  [255, 100, 285, 130]
		  ZOrder		  -7
		  LibraryVersion	  "1.260"
		  SourceBlock		  "simulink/Sources/Counter\nLimited"
		  SourceType		  "Counter Limited"
		  uplimit		  "1000"
		  tsamp			  "-1"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  SID			  "39"
		  Ports			  [2, 1]
		  Position		  [520, 122, 550, 153]
		  ZOrder		  -11
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator1"
		  SID			  "40"
		  Ports			  [1, 1]
		  Position		  [640, 179, 670, 211]
		  ZOrder		  -11
		  Operator		  "NOT"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  RelationalOperator
		  Name			  "Relational\nOperator"
		  SID			  "41"
		  Ports			  [2, 1]
		  Position		  [435, 92, 465, 123]
		  ZOrder		  -18
		  Operator		  ">"
		  InputSameDT		  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  RelationalOperator
		  Name			  "Relational\nOperator1"
		  SID			  "42"
		  Ports			  [2, 1]
		  Position		  [435, 177, 465, 208]
		  ZOrder		  -18
		  Operator		  ">"
		  InputSameDT		  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum"
		  SID			  "43"
		  Ports			  [2, 1]
		  Position		  [315, 35, 335, 55]
		  ZOrder		  -18
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|++"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "high"
		  SID			  "44"
		  Position		  [775, 93, 805, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "low"
		  SID			  "45"
		  Position		  [755, 188, 785, 202]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Counter\nLimited"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    DstBlock		    "Relational\nOperator"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Relational\nOperator1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Phase"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "Relational\nOperator1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -155]
		    DstBlock		    "Sum"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "DC"
		  SrcPort		  1
		  Points		  [55, 0]
		  DstBlock		  "Sum"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum"
		  SrcPort		  1
		  Points		  [40, 0; 0, 55]
		  DstBlock		  "Relational\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational\nOperator"
		  SrcPort		  1
		  Points		  [15, 0; 0, 20]
		  DstBlock		  "Logical\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational\nOperator1"
		  SrcPort		  1
		  Points		  [15, 0; 0, -50]
		  DstBlock		  "Logical\nOperator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "high"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator1"
		  SrcPort		  1
		  DstBlock		  "low"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "aH"
	      SID		      "46"
	      Position		      [160, 28, 190, 42]
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "aL"
	      SID		      "47"
	      Position		      [220, 78, 250, 92]
	      BlockMirror	      on
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bH"
	      SID		      "48"
	      Position		      [160, 168, 190, 182]
	      BlockMirror	      on
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bL"
	      SID		      "49"
	      Position		      [220, 218, 250, 232]
	      BlockMirror	      on
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cH"
	      SID		      "50"
	      Position		      [160, 253, 190, 267]
	      BlockMirror	      on
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cL"
	      SID		      "51"
	      Position		      [220, 308, 250, 322]
	      BlockMirror	      on
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "DCa"
	      SrcPort		      1
	      DstBlock		      "PWM GENERATOR"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PWM GENERATOR"
	      SrcPort		      1
	      Points		      [-65, 0]
	      DstBlock		      "aH"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PWM GENERATOR"
	      SrcPort		      2
	      DstBlock		      "aL"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DCb"
	      SrcPort		      1
	      DstBlock		      "PWM GENERATOR1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PWM GENERATOR1"
	      SrcPort		      1
	      Points		      [-65, 0]
	      DstBlock		      "bH"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PWM GENERATOR1"
	      SrcPort		      2
	      DstBlock		      "bL"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DCc"
	      SrcPort		      1
	      DstBlock		      "PWM GENERATOR2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PWM GENERATOR2"
	      SrcPort		      1
	      Points		      [-65, 0]
	      DstBlock		      "cH"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PWM GENERATOR2"
	      SrcPort		      2
	      DstBlock		      "cL"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PhaseA"
	      SrcPort		      1
	      Points		      [-45, 0; 0, -25]
	      DstBlock		      "PWM GENERATOR"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "PhaseB"
	      SrcPort		      1
	      Points		      [-45, 0; 0, -20]
	      DstBlock		      "PWM GENERATOR1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "PhaseC"
	      SrcPort		      1
	      Points		      [-45, 0; 0, -15]
	      DstBlock		      "PWM GENERATOR2"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "3P PWM1"
	  SID			  "52"
	  Ports			  [6, 6]
	  Position		  [150, 131, 240, 249]
	  BlockMirror		  on
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  SystemSampleTime	  "10^-6"
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "3P PWM1"
	    Location		    [2, 83, 1348, 715]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "DCa"
	      SID		      "53"
	      Position		      [465, 58, 495, 72]
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "DCb"
	      SID		      "54"
	      Position		      [460, 198, 490, 212]
	      BlockMirror	      on
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "DCc"
	      SID		      "55"
	      Position		      [460, 288, 490, 302]
	      BlockMirror	      on
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "PhaseA"
	      SID		      "56"
	      Position		      [465, 103, 495, 117]
	      BlockMirror	      on
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "PhaseB"
	      SID		      "57"
	      Position		      [460, 238, 490, 252]
	      BlockMirror	      on
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "PhaseC"
	      SID		      "58"
	      Position		      [460, 323, 490, 337]
	      BlockMirror	      on
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "PWM GENERATOR"
	      SID		      "59"
	      Ports		      [2, 2]
	      Position		      [275, 56, 350, 94]
	      BlockMirror	      on
	      ErrorFcn		      "10^6"
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"PWM GENERATOR"
		Location		[2, 83, 1348, 715]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "DC"
		  SID			  "60"
		  Position		  [235, 68, 265, 82]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Phase"
		  SID			  "61"
		  Position		  [110, 193, 140, 207]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter\nLimited"
		  SID			  "62"
		  Ports			  [0, 1]
		  Position		  [255, 100, 285, 130]
		  ZOrder		  -7
		  LibraryVersion	  "1.260"
		  SourceBlock		  "simulink/Sources/Counter\nLimited"
		  SourceType		  "Counter Limited"
		  uplimit		  "1000"
		  tsamp			  "-1"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  SID			  "63"
		  Ports			  [2, 1]
		  Position		  [520, 122, 550, 153]
		  ZOrder		  -11
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator1"
		  SID			  "64"
		  Ports			  [1, 1]
		  Position		  [640, 179, 670, 211]
		  ZOrder		  -11
		  Operator		  "NOT"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  RelationalOperator
		  Name			  "Relational\nOperator"
		  SID			  "65"
		  Ports			  [2, 1]
		  Position		  [435, 92, 465, 123]
		  ZOrder		  -18
		  InputSameDT		  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  RelationalOperator
		  Name			  "Relational\nOperator1"
		  SID			  "66"
		  Ports			  [2, 1]
		  Position		  [435, 177, 465, 208]
		  ZOrder		  -18
		  InputSameDT		  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum"
		  SID			  "67"
		  Ports			  [2, 1]
		  Position		  [315, 35, 335, 55]
		  ZOrder		  -18
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|++"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "high"
		  SID			  "68"
		  Position		  [775, 93, 805, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "low"
		  SID			  "69"
		  Position		  [755, 188, 785, 202]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Counter\nLimited"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    DstBlock		    "Relational\nOperator"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Relational\nOperator1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Phase"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "Relational\nOperator1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -155]
		    DstBlock		    "Sum"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "DC"
		  SrcPort		  1
		  Points		  [55, 0]
		  DstBlock		  "Sum"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum"
		  SrcPort		  1
		  Points		  [40, 0; 0, 55]
		  DstBlock		  "Relational\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational\nOperator"
		  SrcPort		  1
		  Points		  [15, 0; 0, 20]
		  DstBlock		  "Logical\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational\nOperator1"
		  SrcPort		  1
		  Points		  [15, 0; 0, -50]
		  DstBlock		  "Logical\nOperator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "high"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator1"
		  SrcPort		  1
		  DstBlock		  "low"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "PWM GENERATOR1"
	      SID		      "70"
	      Ports		      [2, 2]
	      Position		      [275, 196, 350, 234]
	      BlockMirror	      on
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"PWM GENERATOR1"
		Location		[2, 83, 1348, 715]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "DC"
		  SID			  "71"
		  Position		  [235, 68, 265, 82]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Phase"
		  SID			  "72"
		  Position		  [110, 193, 140, 207]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter\nLimited"
		  SID			  "73"
		  Ports			  [0, 1]
		  Position		  [255, 100, 285, 130]
		  ZOrder		  -7
		  LibraryVersion	  "1.260"
		  SourceBlock		  "simulink/Sources/Counter\nLimited"
		  SourceType		  "Counter Limited"
		  uplimit		  "1000"
		  tsamp			  "-1"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  SID			  "74"
		  Ports			  [2, 1]
		  Position		  [520, 122, 550, 153]
		  ZOrder		  -11
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator1"
		  SID			  "75"
		  Ports			  [1, 1]
		  Position		  [640, 179, 670, 211]
		  ZOrder		  -11
		  Operator		  "NOT"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  RelationalOperator
		  Name			  "Relational\nOperator"
		  SID			  "76"
		  Ports			  [2, 1]
		  Position		  [435, 92, 465, 123]
		  ZOrder		  -18
		  InputSameDT		  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  RelationalOperator
		  Name			  "Relational\nOperator1"
		  SID			  "77"
		  Ports			  [2, 1]
		  Position		  [435, 177, 465, 208]
		  ZOrder		  -18
		  InputSameDT		  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum"
		  SID			  "78"
		  Ports			  [2, 1]
		  Position		  [315, 35, 335, 55]
		  ZOrder		  -18
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|++"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "high"
		  SID			  "79"
		  Position		  [775, 93, 805, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "low"
		  SID			  "80"
		  Position		  [755, 188, 785, 202]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Counter\nLimited"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    DstBlock		    "Relational\nOperator"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Relational\nOperator1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Phase"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "Relational\nOperator1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -155]
		    DstBlock		    "Sum"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "DC"
		  SrcPort		  1
		  Points		  [55, 0]
		  DstBlock		  "Sum"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum"
		  SrcPort		  1
		  Points		  [40, 0; 0, 55]
		  DstBlock		  "Relational\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational\nOperator"
		  SrcPort		  1
		  Points		  [15, 0; 0, 20]
		  DstBlock		  "Logical\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational\nOperator1"
		  SrcPort		  1
		  Points		  [15, 0; 0, -50]
		  DstBlock		  "Logical\nOperator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "high"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator1"
		  SrcPort		  1
		  DstBlock		  "low"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "PWM GENERATOR2"
	      SID		      "81"
	      Ports		      [2, 2]
	      Position		      [275, 286, 350, 324]
	      BlockMirror	      on
	      TreatAsAtomicUnit	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"PWM GENERATOR2"
		Location		[2, 83, 1348, 715]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "DC"
		  SID			  "82"
		  Position		  [235, 68, 265, 82]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "Phase"
		  SID			  "83"
		  Position		  [110, 193, 140, 207]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter\nLimited"
		  SID			  "84"
		  Ports			  [0, 1]
		  Position		  [255, 100, 285, 130]
		  ZOrder		  -7
		  LibraryVersion	  "1.260"
		  SourceBlock		  "simulink/Sources/Counter\nLimited"
		  SourceType		  "Counter Limited"
		  uplimit		  "1000"
		  tsamp			  "-1"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator"
		  SID			  "85"
		  Ports			  [2, 1]
		  Position		  [520, 122, 550, 153]
		  ZOrder		  -11
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator1"
		  SID			  "86"
		  Ports			  [1, 1]
		  Position		  [640, 179, 670, 211]
		  ZOrder		  -11
		  Operator		  "NOT"
		  AllPortsSameDT	  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  RelationalOperator
		  Name			  "Relational\nOperator"
		  SID			  "87"
		  Ports			  [2, 1]
		  Position		  [435, 92, 465, 123]
		  ZOrder		  -18
		  Operator		  ">"
		  InputSameDT		  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  RelationalOperator
		  Name			  "Relational\nOperator1"
		  SID			  "88"
		  Ports			  [2, 1]
		  Position		  [435, 177, 465, 208]
		  ZOrder		  -18
		  Operator		  ">"
		  InputSameDT		  off
		  OutDataTypeStr	  "boolean"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Sum"
		  SID			  "89"
		  Ports			  [2, 1]
		  Position		  [315, 35, 335, 55]
		  ZOrder		  -18
		  ShowName		  off
		  IconShape		  "round"
		  Inputs		  "|++"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Outport
		  Name			  "high"
		  SID			  "90"
		  Position		  [775, 93, 805, 107]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "low"
		  SID			  "91"
		  Position		  [755, 188, 785, 202]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Counter\nLimited"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    DstBlock		    "Relational\nOperator"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Relational\nOperator1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Phase"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "Relational\nOperator1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -155]
		    DstBlock		    "Sum"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "DC"
		  SrcPort		  1
		  Points		  [55, 0]
		  DstBlock		  "Sum"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Sum"
		  SrcPort		  1
		  Points		  [40, 0; 0, 55]
		  DstBlock		  "Relational\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational\nOperator"
		  SrcPort		  1
		  Points		  [15, 0; 0, 20]
		  DstBlock		  "Logical\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational\nOperator1"
		  SrcPort		  1
		  Points		  [15, 0; 0, -50]
		  DstBlock		  "Logical\nOperator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical\nOperator"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "high"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator1"
		  SrcPort		  1
		  DstBlock		  "low"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "aH"
	      SID		      "92"
	      Position		      [160, 28, 190, 42]
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "aL"
	      SID		      "93"
	      Position		      [220, 78, 250, 92]
	      BlockMirror	      on
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bH"
	      SID		      "94"
	      Position		      [160, 168, 190, 182]
	      BlockMirror	      on
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bL"
	      SID		      "95"
	      Position		      [220, 218, 250, 232]
	      BlockMirror	      on
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cH"
	      SID		      "96"
	      Position		      [160, 253, 190, 267]
	      BlockMirror	      on
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cL"
	      SID		      "97"
	      Position		      [220, 308, 250, 322]
	      BlockMirror	      on
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "DCa"
	      SrcPort		      1
	      DstBlock		      "PWM GENERATOR"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PWM GENERATOR"
	      SrcPort		      1
	      Points		      [-65, 0]
	      DstBlock		      "aH"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PWM GENERATOR"
	      SrcPort		      2
	      DstBlock		      "aL"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DCb"
	      SrcPort		      1
	      DstBlock		      "PWM GENERATOR1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PWM GENERATOR1"
	      SrcPort		      1
	      Points		      [-65, 0]
	      DstBlock		      "bH"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PWM GENERATOR1"
	      SrcPort		      2
	      DstBlock		      "bL"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DCc"
	      SrcPort		      1
	      DstBlock		      "PWM GENERATOR2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PWM GENERATOR2"
	      SrcPort		      1
	      Points		      [-65, 0]
	      DstBlock		      "cH"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PWM GENERATOR2"
	      SrcPort		      2
	      DstBlock		      "cL"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PhaseA"
	      SrcPort		      1
	      Points		      [-45, 0; 0, -25]
	      DstBlock		      "PWM GENERATOR"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "PhaseB"
	      SrcPort		      1
	      Points		      [-45, 0; 0, -20]
	      DstBlock		      "PWM GENERATOR1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "PhaseC"
	      SrcPort		      1
	      Points		      [-45, 0; 0, -15]
	      DstBlock		      "PWM GENERATOR2"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Compute States and Duty Cycles"
	  SID			  "98"
	  Ports			  [3, 4]
	  Position		  [535, 136, 725, 229]
	  ZOrder		  -4
	  BlockMirror		  on
	  LibraryVersion	  "1.32"
	  ErrorFcn		  "Stateflow.Translate.translate"
	  PermitHierarchicalResolution "ExplicitOnly"
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  SystemSampleTime	  ".001"
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  SFBlockType		  "MATLAB Function"
	  MaskType		  "Stateflow"
	  MaskDescription	  "Embedded MATLAB block"
	  MaskSelfModifiable	  on
	  MaskDisplay		  "bgColor = Simulink.Root.ColorString2Rgb(get_param(gcbh, 'BackgroundColor')); image(imread('private/"
	  "eml_membrane_16.png','png','BackgroundColor',bgColor(1:3)),'center'); disp([10 10 'statesAndCycles']);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  off
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "normalized"
	  System {
	    Name		    "Compute States and Duty Cycles"
	    Location		    [257, 457, 812, 717]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "31"
	    Block {
	      BlockType		      Inport
	      Name		      "Va"
	      SID		      "98::1"
	      Position		      [20, 101, 40, 119]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Vb"
	      SID		      "98::23"
	      Position		      [20, 136, 40, 154]
	      ZOrder		      9
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Vdc"
	      SID		      "98::25"
	      Position		      [20, 171, 40, 189]
	      ZOrder		      11
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      " Demux "
	      SID		      "98::29"
	      Ports		      [1, 1]
	      Position		      [270, 245, 320, 285]
	      ZOrder		      15
	      Outputs		      "1"
	    }
	    Block {
	      BlockType		      S-Function
	      Name		      " SFunction "
	      SID		      "98::28"
	      Tag		      "Stateflow S-Function testing_SVM 4"
	      Ports		      [3, 5]
	      Position		      [180, 104, 230, 246]
	      ZOrder		      14
	      FunctionName	      "sf_sfun"
	      PortCounts	      "[3 5]"
	      EnableBusSupport	      on
	      Port {
		PortNumber		2
		Name			"s1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		3
		Name			"dc1"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		4
		Name			"s2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		5
		Name			"dc2"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      " Terminator "
	      SID		      "98::31"
	      Position		      [460, 256, 480, 274]
	      ZOrder		      17
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s1"
	      SID		      "98::5"
	      Position		      [460, 101, 480, 119]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dc1"
	      SID		      "98::26"
	      Position		      [460, 136, 480, 154]
	      ZOrder		      12
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s2"
	      SID		      "98::24"
	      Position		      [460, 171, 480, 189]
	      ZOrder		      10
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dc2"
	      SID		      "98::27"
	      Position		      [460, 206, 480, 224]
	      ZOrder		      13
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Va"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Vb"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Vdc"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      3
	    }
	    Line {
	      Name		      "s1"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      2
	      DstBlock		      "s1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "dc1"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      3
	      DstBlock		      "dc1"
	      DstPort		      1
	    }
	    Line {
	      Name		      "s2"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      4
	      DstBlock		      "s2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "dc2"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      5
	      DstBlock		      "dc2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      " Demux "
	      SrcPort		      1
	      DstBlock		      " Terminator "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      " SFunction "
	      SrcPort		      1
	      DstBlock		      " Demux "
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  "99"
	  Position		  [1005, 405, 1035, 435]
	  ZOrder		  -4
	  BlockMirror		  on
	  Value			  "12"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "100"
	  Position		  [595, 555, 625, 585]
	  ZOrder		  -4
	  BlockMirror		  on
	  Value			  "0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "MATLAB Function"
	  SID			  "101"
	  Ports			  [4, 6]
	  Position		  [280, 127, 455, 253]
	  ZOrder		  -4
	  BlockMirror		  on
	  LibraryVersion	  "1.32"
	  ErrorFcn		  "Stateflow.Translate.translate"
	  PermitHierarchicalResolution "ExplicitOnly"
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  SystemSampleTime	  "10^-6"
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  SFBlockType		  "MATLAB Function"
	  MaskType		  "Stateflow"
	  MaskDescription	  "Embedded MATLAB block"
	  MaskSelfModifiable	  on
	  MaskDisplay		  "bgColor = Simulink.Root.ColorString2Rgb(get_param(gcbh, 'BackgroundColor')); image(imread('private/"
	  "eml_membrane_16.png','png','BackgroundColor',bgColor(1:3)),'center'); disp([10 10 'PWM_module_inputs']);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  off
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "normalized"
	  System {
	    Name		    "MATLAB Function"
	    Location		    [257, 457, 812, 717]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "30"
	    Block {
	      BlockType		      Inport
	      Name		      "s1"
	      SID		      "101::1"
	      Position		      [20, 101, 40, 119]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dc1"
	      SID		      "101::23"
	      Position		      [20, 136, 40, 154]
	      ZOrder		      9
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "s2"
	      SID		      "101::24"
	      Position		      [20, 171, 40, 189]
	      ZOrder		      10
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "dc2"
	      SID		      "101::25"
	      Position		      [20, 206, 40, 224]
	      ZOrder		      11
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      " Demux "
	      SID		      "101::20"
	      Ports		      [1, 1]
	      Position		      [270, 315, 320, 355]
	      ZOrder		      6
	      Outputs		      "1"
	    }
	    Block {
	      BlockType		      S-Function
	      Name		      " SFunction "
	      SID		      "101::19"
	      Tag		      "Stateflow S-Function testing_SVM 7"
	      Ports		      [4, 7]
	      Position		      [180, 104, 230, 266]
	      ZOrder		      5
	      FunctionName	      "sf_sfun"
	      PortCounts	      "[4 7]"
	      EnableBusSupport	      on
	      Port {
		PortNumber		2
		Name			"dca"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		3
		Name			"dcb"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		4
		Name			"dcc"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		5
		Name			"pa"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		6
		Name			"pb"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		7
		Name			"pc"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      " Terminator "
	      SID		      "101::22"
	      Position		      [460, 326, 480, 344]
	      ZOrder		      8
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dca"
	      SID		      "101::5"
	      Position		      [460, 101, 480, 119]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dcb"
	      SID		      "101::26"
	      Position		      [460, 136, 480, 154]
	      ZOrder		      12
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dcc"
	      SID		      "101::27"
	      Position		      [460, 171, 480, 189]
	      ZOrder		      13
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pa"
	      SID		      "101::28"
	      Position		      [460, 206, 480, 224]
	      ZOrder		      14
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pb"
	      SID		      "101::29"
	      Position		      [460, 246, 480, 264]
	      ZOrder		      15
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pc"
	      SID		      "101::30"
	      Position		      [460, 281, 480, 299]
	      ZOrder		      16
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "s1"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dc1"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "s2"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "dc2"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      4
	    }
	    Line {
	      Name		      "dca"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      2
	      DstBlock		      "dca"
	      DstPort		      1
	    }
	    Line {
	      Name		      "dcb"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      3
	      DstBlock		      "dcb"
	      DstPort		      1
	    }
	    Line {
	      Name		      "dcc"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      4
	      DstBlock		      "dcc"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pa"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      5
	      DstBlock		      "pa"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pb"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      6
	      DstBlock		      "pb"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pc"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      7
	      DstBlock		      "pc"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      " Demux "
	      SrcPort		      1
	      DstBlock		      " Terminator "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      " SFunction "
	      SrcPort		      1
	      DstBlock		      " Demux "
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  SID			  "102"
	  Ports			  [1]
	  Position		  [245, 329, 275, 361]
	  ZOrder		  -16
	  BlockMirror		  on
	  Floating		  off
	  Location		  [1, 49, 1367, 727]
	  Open			  off
	  NumInputPorts		  "1"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	  }
	  List {
	    ListType		    ScopeGraphics
	    FigureColor		    "[0.5 0.5 0.5]"
	    AxesColor		    "[0 0 0]"
	    AxesTickColor	    "[1 1 1]"
	    LineColors		    "[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	    LineStyles		    "-|-|-|-|-|-"
	    LineWidths		    "[0.5 0.5 0.5 0.5 0.5 0.5]"
	    MarkerStyles	    "none|none|none|none|none|none"
	  }
	  ShowLegends		  off
	  SaveName		  "ScopeData3"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope1"
	  SID			  "126"
	  Ports			  [1]
	  Position		  [465, 54, 495, 86]
	  ZOrder		  -16
	  BlockMirror		  on
	  Floating		  off
	  Location		  [9, 57, 676, 719]
	  Open			  on
	  NumInputPorts		  "1"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	  }
	  List {
	    ListType		    ScopeGraphics
	    FigureColor		    "[0.5 0.5 0.5]"
	    AxesColor		    "[0 0 0]"
	    AxesTickColor	    "[1 1 1]"
	    LineColors		    "[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	    LineStyles		    "-|-|-|-|-|-"
	    LineWidths		    "[0.5 0.5 0.5 0.5 0.5 0.5]"
	    MarkerStyles	    "none|none|none|none|none|none"
	  }
	  ShowLegends		  off
	  SaveName		  "ScopeData6"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope2"
	  SID			  "127"
	  Ports			  [1]
	  Position		  [465, 264, 495, 296]
	  ZOrder		  -16
	  BlockMirror		  on
	  Floating		  off
	  Location		  [1, 49, 1367, 727]
	  Open			  off
	  NumInputPorts		  "1"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	  }
	  List {
	    ListType		    ScopeGraphics
	    FigureColor		    "[0.5 0.5 0.5]"
	    AxesColor		    "[0 0 0]"
	    AxesTickColor	    "[1 1 1]"
	    LineColors		    "[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	    LineStyles		    "-|-|-|-|-|-"
	    LineWidths		    "[0.5 0.5 0.5 0.5 0.5 0.5]"
	    MarkerStyles	    "none|none|none|none|none|none"
	  }
	  ShowLegends		  off
	  SaveName		  "ScopeData7"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope3"
	  SID			  "128"
	  Ports			  [1]
	  Position		  [525, 289, 555, 321]
	  ZOrder		  -16
	  BlockMirror		  on
	  Floating		  off
	  Location		  [692, 57, 1359, 719]
	  Open			  off
	  NumInputPorts		  "1"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	  }
	  List {
	    ListType		    ScopeGraphics
	    FigureColor		    "[0.5 0.5 0.5]"
	    AxesColor		    "[0 0 0]"
	    AxesTickColor	    "[1 1 1]"
	    LineColors		    "[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	    LineStyles		    "-|-|-|-|-|-"
	    LineWidths		    "[0.5 0.5 0.5 0.5 0.5 0.5]"
	    MarkerStyles	    "none|none|none|none|none|none"
	  }
	  ShowLegends		  off
	  SaveName		  "ScopeData8"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope4"
	  SID			  "129"
	  Ports			  [1]
	  Position		  [455, 319, 485, 351]
	  ZOrder		  -16
	  BlockMirror		  on
	  Floating		  off
	  Location		  [692, 57, 1359, 719]
	  Open			  off
	  NumInputPorts		  "1"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	  }
	  List {
	    ListType		    ScopeGraphics
	    FigureColor		    "[0.5 0.5 0.5]"
	    AxesColor		    "[0 0 0]"
	    AxesTickColor	    "[1 1 1]"
	    LineColors		    "[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	    LineStyles		    "-|-|-|-|-|-"
	    LineWidths		    "[0.5 0.5 0.5 0.5 0.5 0.5]"
	    MarkerStyles	    "none|none|none|none|none|none"
	  }
	  ShowLegends		  off
	  SaveName		  "ScopeData9"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Concatenate
	  Name			  "Vector\nConcatenate"
	  SID			  "103"
	  Ports			  [6, 1]
	  Position		  [310, 347, 320, 523]
	  ZOrder		  -22
	  BlockMirror		  on
	  NumInputs		  "6"
	}
	Block {
	  BlockType		  Concatenate
	  Name			  "Vector\nConcatenate1"
	  SID			  "104"
	  Ports			  [6, 1]
	  Position		  [100, 107, 110, 283]
	  ZOrder		  -22
	  BlockMirror		  on
	  NumInputs		  "6"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "block commutation"
	  SID			  "105"
	  Ports			  [5, 3]
	  Position		  [595, 374, 750, 476]
	  ZOrder		  -4
	  BlockMirror		  on
	  LibraryVersion	  "1.32"
	  ErrorFcn		  "Stateflow.Translate.translate"
	  PermitHierarchicalResolution "ExplicitOnly"
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  SystemSampleTime	  "1"
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  SFBlockType		  "MATLAB Function"
	  MaskType		  "Stateflow"
	  MaskDescription	  "Embedded MATLAB block"
	  MaskSelfModifiable	  on
	  MaskDisplay		  "bgColor = Simulink.Root.ColorString2Rgb(get_param(gcbh, 'BackgroundColor')); image(imread('private/"
	  "eml_membrane_16.png','png','BackgroundColor',bgColor(1:3)),'center'); disp([10 10 'block_com']);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  off
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "normalized"
	  System {
	    Name		    "block commutation"
	    Location		    [257, 457, 812, 717]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "30"
	    Block {
	      BlockType		      Inport
	      Name		      "Valpha"
	      SID		      "105::1"
	      Position		      [20, 101, 40, 119]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Vbeta"
	      SID		      "105::23"
	      Position		      [20, 136, 40, 154]
	      ZOrder		      9
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Vdc"
	      SID		      "105::24"
	      Position		      [20, 171, 40, 189]
	      ZOrder		      10
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Tdes"
	      SID		      "105::25"
	      Position		      [20, 206, 40, 224]
	      ZOrder		      11
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Theta"
	      SID		      "105::26"
	      Position		      [20, 246, 40, 264]
	      ZOrder		      12
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      " Demux "
	      SID		      "105::20"
	      Ports		      [1, 1]
	      Position		      [270, 220, 320, 260]
	      ZOrder		      6
	      Outputs		      "1"
	    }
	    Block {
	      BlockType		      S-Function
	      Name		      " SFunction "
	      SID		      "105::19"
	      Tag		      "Stateflow S-Function testing_SVM 3"
	      Ports		      [5, 4]
	      Position		      [180, 100, 230, 220]
	      ZOrder		      5
	      FunctionName	      "sf_sfun"
	      PortCounts	      "[5 4]"
	      EnableBusSupport	      on
	      Port {
		PortNumber		2
		Name			"pwma"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		3
		Name			"pwmb"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		4
		Name			"pwmc"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      " Terminator "
	      SID		      "105::22"
	      Position		      [460, 231, 480, 249]
	      ZOrder		      8
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pwma"
	      SID		      "105::5"
	      Position		      [460, 101, 480, 119]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pwmb"
	      SID		      "105::29"
	      Position		      [460, 136, 480, 154]
	      ZOrder		      15
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pwmc"
	      SID		      "105::30"
	      Position		      [460, 171, 480, 189]
	      ZOrder		      16
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Valpha"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Vbeta"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Vdc"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Tdes"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Theta"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      5
	    }
	    Line {
	      Name		      "pwma"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      2
	      DstBlock		      "pwma"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pwmb"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      3
	      DstBlock		      "pwmb"
	      DstPort		      1
	    }
	    Line {
	      Name		      "pwmc"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      4
	      DstBlock		      "pwmc"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      " Demux "
	      SrcPort		      1
	      DstBlock		      " Terminator "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      " SFunction "
	      SrcPort		      1
	      DstBlock		      " Demux "
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "106"
	  Position		  [45, 188, 75, 202]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Valpha"
	  SrcPort		  1
	  Points		  [-105, 0; 0, 35]
	  Branch {
	    Points		    [0, 225]
	    DstBlock		    "block commutation"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -5]
	    DstBlock		    "Compute States and Duty Cycles"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Vbeta"
	  SrcPort		  1
	  Points		  [-85, 0]
	  Branch {
	    Points		    [0, 220]
	    DstBlock		    "block commutation"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Compute States and Duty Cycles"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [0, 5; -50, 0]
	  Branch {
	    DstBlock		    "block commutation"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -210]
	    DstBlock		    "Compute States and Duty Cycles"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Tdes"
	  SrcPort		  1
	  DstBlock		  "block commutation"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "theta"
	  SrcPort		  1
	  Points		  [0, -35]
	  DstBlock		  "block commutation"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "block commutation"
	  SrcPort		  2
	  Points		  [0, -20; -70, 0]
	  DstBlock		  "3P PWM"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "block commutation"
	  SrcPort		  3
	  Points		  [-20, 0; 0, -40]
	  DstBlock		  "3P PWM"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "block commutation"
	  SrcPort		  1
	  Points		  [-70, 0]
	  DstBlock		  "3P PWM"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "3P PWM"
	  SrcPort		  1
	  Points		  [0, -20]
	  DstBlock		  "Vector\nConcatenate"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "3P PWM"
	  SrcPort		  2
	  Points		  [-55, 0; 0, -10]
	  DstBlock		  "Vector\nConcatenate"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "3P PWM"
	  SrcPort		  3
	  DstBlock		  "Vector\nConcatenate"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "3P PWM"
	  SrcPort		  4
	  Points		  [-55, 0; 0, 10]
	  DstBlock		  "Vector\nConcatenate"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "3P PWM"
	  SrcPort		  5
	  Points		  [-55, 0; 0, 20]
	  DstBlock		  "Vector\nConcatenate"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "3P PWM"
	  SrcPort		  6
	  Points		  [0, 30]
	  DstBlock		  "Vector\nConcatenate"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Vector\nConcatenate"
	  SrcPort		  1
	  Points		  [-5, 0]
	  Branch {
	    Points		    [-20, 0]
	  }
	  Branch {
	    Points		    [0, -90]
	    DstBlock		    "Scope"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [-35, 0; 0, -90]
	  Branch {
	    DstBlock		    "3P PWM"
	    DstPort		    6
	  }
	  Branch {
	    Points		    [0, -20; -25, 0]
	    Branch {
	      DstBlock		      "3P PWM"
	      DstPort		      5
	    }
	    Branch {
	      Points		      [0, -20]
	      DstBlock		      "3P PWM"
	      DstPort		      4
	    }
	  }
	}
	Line {
	  SrcBlock		  "MATLAB Function"
	  SrcPort		  1
	  DstBlock		  "3P PWM1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "MATLAB Function"
	  SrcPort		  2
	  DstBlock		  "3P PWM1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "MATLAB Function"
	  SrcPort		  3
	  DstBlock		  "3P PWM1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "MATLAB Function"
	  SrcPort		  4
	  DstBlock		  "3P PWM1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "MATLAB Function"
	  SrcPort		  5
	  DstBlock		  "3P PWM1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "MATLAB Function"
	  SrcPort		  6
	  DstBlock		  "3P PWM1"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "3P PWM1"
	  SrcPort		  1
	  Points		  [-10, 0; 0, -20]
	  DstBlock		  "Vector\nConcatenate1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "3P PWM1"
	  SrcPort		  2
	  Points		  [-10, 0; 0, -10]
	  DstBlock		  "Vector\nConcatenate1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "3P PWM1"
	  SrcPort		  3
	  DstBlock		  "Vector\nConcatenate1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "3P PWM1"
	  SrcPort		  4
	  Points		  [-10, 0; 0, 10]
	  DstBlock		  "Vector\nConcatenate1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "3P PWM1"
	  SrcPort		  5
	  Points		  [-10, 0; 0, 20]
	  DstBlock		  "Vector\nConcatenate1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "3P PWM1"
	  SrcPort		  6
	  Points		  [0, 30]
	  DstBlock		  "Vector\nConcatenate1"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Compute States and Duty Cycles"
	  SrcPort		  1
	  Points		  [-25, 0]
	  Branch {
	    DstBlock		    "MATLAB Function"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0]
	    DstBlock		    "Scope1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Compute States and Duty Cycles"
	  SrcPort		  2
	  Points		  [-25, 0]
	  Branch {
	    Points		    [-20, 0; 0, 5]
	    DstBlock		    "MATLAB Function"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [5, 0]
	    DstBlock		    "Scope2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Compute States and Duty Cycles"
	  SrcPort		  3
	  Points		  [-5, 0]
	  Branch {
	    Points		    [-40, 0; 0, 10]
	    DstBlock		    "MATLAB Function"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [45, 0]
	    DstBlock		    "Scope3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Compute States and Duty Cycles"
	  SrcPort		  4
	  Points		  [-15, 0]
	  Branch {
	    Points		    [-30, 0; 0, 15]
	    DstBlock		    "MATLAB Function"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, 115]
	    DstBlock		    "Scope4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Vector\nConcatenate1"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Annotation {
	  SID			  "107"
	  Position		  [489, 306]
	}
      }
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      SID		      "115"
      Ports		      [1]
      Position		      [55, 94, 85, 126]
      ZOrder		      -16
      BlockMirror	      on
      Floating		      off
      Location		      [692, 57, 1359, 719]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      List {
	ListType		ScopeGraphics
	FigureColor		"[0.5 0.5 0.5]"
	AxesColor		"[0 0 0]"
	AxesTickColor		"[1 1 1]"
	LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	LineStyles		"-|-|-|-|-|-"
	LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
	MarkerStyles		"none|none|none|none|none|none"
      }
      ShowLegends	      off
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      SID		      "116"
      Ports		      [1]
      Position		      [155, 204, 185, 236]
      ZOrder		      -16
      BlockMirror	      on
      Floating		      off
      Location		      [1, 49, 1367, 727]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      List {
	ListType		ScopeGraphics
	FigureColor		"[0.5 0.5 0.5]"
	AxesColor		"[0 0 0]"
	AxesTickColor		"[1 1 1]"
	LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	LineStyles		"-|-|-|-|-|-"
	LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
	MarkerStyles		"none|none|none|none|none|none"
      }
      ShowLegends	      off
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope2"
      SID		      "117"
      Ports		      [1]
      Position		      [155, 344, 185, 376]
      ZOrder		      -16
      BlockMirror	      on
      Floating		      off
      Location		      [9, 57, 676, 719]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      List {
	ListType		ScopeGraphics
	FigureColor		"[0.5 0.5 0.5]"
	AxesColor		"[0 0 0]"
	AxesTickColor		"[1 1 1]"
	LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	LineStyles		"-|-|-|-|-|-"
	LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
	MarkerStyles		"none|none|none|none|none|none"
      }
      ShowLegends	      off
      SaveName		      "ScopeData2"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope3"
      SID		      "119"
      Ports		      [1]
      Position		      [875, 34, 905, 66]
      ZOrder		      -16
      BlockMirror	      on
      Floating		      off
      Location		      [431, 292, 755, 531]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      List {
	ListType		ScopeGraphics
	FigureColor		"[0.5 0.5 0.5]"
	AxesColor		"[0 0 0]"
	AxesTickColor		"[1 1 1]"
	LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	LineStyles		"-|-|-|-|-|-"
	LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
	MarkerStyles		"none|none|none|none|none|none"
      }
      ShowLegends	      off
      SaveName		      "ScopeData4"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope4"
      SID		      "120"
      Ports		      [1]
      Position		      [890, 149, 920, 181]
      ZOrder		      -16
      BlockMirror	      on
      Floating		      off
      Location		      [785, 151, 1109, 390]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      List {
	ListType		ScopeGraphics
	FigureColor		"[0.5 0.5 0.5]"
	AxesColor		"[0 0 0]"
	AxesTickColor		"[1 1 1]"
	LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	LineStyles		"-|-|-|-|-|-"
	LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
	MarkerStyles		"none|none|none|none|none|none"
      }
      ShowLegends	      off
      SaveName		      "ScopeData5"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Sin
      Name		      "Sine Wave"
      SID		      "111"
      Ports		      [0, 1]
      Position		      [1005, 115, 1035, 145]
      ZOrder		      -21
      BlockMirror	      on
      Amplitude		      "10"
      Frequency		      "20"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Sin
      Name		      "Sine Wave1"
      SID		      "112"
      Ports		      [0, 1]
      Position		      [980, 185, 1010, 215]
      ZOrder		      -21
      BlockMirror	      on
      Amplitude		      "10"
      Frequency		      "20"
      Phase		      "pi/2"
      SampleTime	      "0"
    }
    Block {
      BlockType		      TransferFcn
      Name		      "Transfer Fcn"
      SID		      "123"
      Position		      [155, 92, 215, 128]
      ZOrder		      -9
      BlockMirror	      on
      Numerator		      "[500]"
      Denominator	      "[1 500]"
    }
    Block {
      BlockType		      TransferFcn
      Name		      "Transfer Fcn1"
      SID		      "124"
      Position		      [270, 187, 330, 223]
      ZOrder		      -9
      BlockMirror	      on
      Numerator		      "[500]"
      Denominator	      "[1 500]"
    }
    Block {
      BlockType		      TransferFcn
      Name		      "Transfer Fcn2"
      SID		      "133"
      Position		      [250, 342, 310, 378]
      ZOrder		      -9
      BlockMirror	      on
      Numerator		      "[500]"
      Denominator	      "[1 500]"
    }
    Line {
      SrcBlock		      "SVM"
      SrcPort		      1
      DstBlock		      "Demux"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Sine Wave"
      SrcPort		      1
      Points		      [-55, 0]
      Branch {
	Points			[-25, 0; 0, 10; -90, 0]
	DstBlock		"SVM"
	DstPort			1
      }
      Branch {
	Points			[0, -80]
	DstBlock		"Scope3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Sine Wave1"
      SrcPort		      1
      Points		      [-30, 0]
      Branch {
	DstBlock		"SVM"
	DstPort			2
      }
      Branch {
	Points			[0, -35]
	DstBlock		"Scope4"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      Points		      [-25, 0; 0, -85]
      DstBlock		      "SVM"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      Points		      [-45, 0; 0, -15]
      DstBlock		      "SVM"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Demux"
      SrcPort		      1
      Points		      [-45, 0; 0, -60]
      DstBlock		      "Data Type Conversion"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Demux"
      SrcPort		      3
      DstBlock		      "Data Type Conversion1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Demux"
      SrcPort		      5
      Points		      [-45, 0; 0, 125]
      DstBlock		      "Data Type Conversion2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion"
      SrcPort		      1
      Points		      [-85, 0; 0, -5]
      DstBlock		      "Transfer Fcn"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Transfer Fcn"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Transfer Fcn1"
      SrcPort		      1
      Points		      [-65, 0]
      DstBlock		      "Scope1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion1"
      SrcPort		      1
      DstBlock		      "Transfer Fcn1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Data Type Conversion2"
      SrcPort		      1
      DstBlock		      "Transfer Fcn2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Transfer Fcn2"
      SrcPort		      1
      DstBlock		      "Scope2"
      DstPort		      1
    }
  }
}
# Finite State Machines
#
#    Stateflow Version 7.6 (R2011b) dated Jan 25 2012, 21:03:37
#
#


Stateflow {
  machine {
    id			    1
    name		    "testing_SVM"
    created		    "13-Nov-2014 15:03:42"
    isLibrary		    0
    firstTarget		    42
    sfVersion		    76014001.00040001
  }
  chart {
    id			    2
    name		    "SVM/block commutation"
    windowPosition	    [315.747 315 200.25 189.75]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1366 768 1.333333333333333]
    treeNode		    [0 3 0 0]
    firstTransition	    5
    firstJunction	    4
    viewObj		    2
    machine		    1
    subviewS {
    }
    ssIdHighWaterMark	    13
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    6
    chartFileNumber	    3
    disableImplicitCasting  1
    eml {
      name		      "block_com"
    }
  }
  state {
    id			    3
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    2
    treeNode		    [2 0 0 0]
    superState		    SUBCHART
    subviewer		    2
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "function [pwma,pwmb,pwmc]  = block_com(Valpha,Vbeta,Vdc,Tdes,Theta)\n%#codegen\n\nang = floor(The"
      "ta/(pi/3));\n\nd = sqrt(Valpha^2+Vbeta^2)/Vdc;\nd = 1;\n\n\nswitch ang\n    case 0\n        if(Tdes>=0)\n       "
      "     %s2\n            pwms = [d d 0];\n        else\n            %s1\n            pwms = [d 0 0];\n        end\n"
      "    case 1\n        if(Tdes>=0)\n            %s3\n            pwms = [0 d 0];\n        else\n            %s2\n  "
      "          pwms = [d d 0];\n        end\n        \n    case 2\n        if(Tdes>=0)\n            %s4\n            "
      "pwms = [0 d d];\n        else\n            %s3\n            pwms = [0 d 0];\n        end\n    case 3\n        if"
      "(Tdes>=0)\n            %s5\n            pwms = [0 0 d];\n        else\n            %s4\n            pwms = [0 d "
      "d];\n        end\n    case 4\n        if(Tdes>=0)\n            %s6\n            pwms = [d 0 d];\n        else\n "
      "           %s5\n            pwms = [0 0 d];\n        end\n    case 5\n        if(Tdes>=0)\n            %s1\n    "
      "        pwms = [d 0 0];\n        else\n            %s6\n            pwms = [d 0 d];\n        end\n        \n    "
      "otherwise\n        pwms = [0 0 0];\nend\npwms=pwms*1000;\npwma=pwms(1);\npwmb= pwms(2);\npwmc = pwms(3);\n\n"
      editorLayout	      "100 M4x1[10 5 700 500]"
    }
  }
  junction {
    id			    4
    position		    [23.5747 49.5747 7]
    chart		    2
    linkNode		    [2 0 0]
    subviewer		    2
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    5
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      4
      intersection	      [7 0 -1 -1 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    2
    linkNode		    [2 0 0]
    dataLimits		    [23.575 23.575 14.625 34.575]
    subviewer		    2
    drawStyle		    SMART
    executionOrder	    1
    ssIdNumber		    2
  }
  data {
    id			    6
    ssIdNumber		    4
    name		    "Valpha"
    linkNode		    [2 0 7]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    7
    ssIdNumber		    5
    name		    "pwma"
    linkNode		    [2 6 8]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    8
    ssIdNumber		    6
    name		    "Vbeta"
    linkNode		    [2 7 9]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    9
    ssIdNumber		    7
    name		    "Vdc"
    linkNode		    [2 8 10]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    10
    ssIdNumber		    8
    name		    "Tdes"
    linkNode		    [2 9 11]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    11
    ssIdNumber		    9
    name		    "Theta"
    linkNode		    [2 10 12]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    12
    ssIdNumber		    12
    name		    "pwmb"
    linkNode		    [2 11 13]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    13
    ssIdNumber		    13
    name		    "pwmc"
    linkNode		    [2 12 0]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  instance {
    id			    14
    name		    "SVM/block commutation"
    machine		    1
    chart		    2
  }
  chart {
    id			    15
    name		    "SVM/Compute States and Duty Cycles"
    windowPosition	    [345.747 285 200.25 189.75]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1366 768 1.333333333333333]
    treeNode		    [0 16 0 0]
    firstTransition	    18
    firstJunction	    17
    viewObj		    15
    machine		    1
    subviewS {
    }
    ssIdHighWaterMark	    13
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    19
    chartFileNumber	    4
    disableImplicitCasting  1
    eml {
      name		      "statesAndCycles"
    }
  }
  state {
    id			    16
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    15
    treeNode		    [15 0 0 0]
    superState		    SUBCHART
    subviewer		    15
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "function [s1,dc1, s2, dc2] = statesAndCycles(Va,Vb, Vdc)\n%#codegen\n    %Given desired Valpha an"
      "d Vbeta, and the supply voltage, compute the inverter states to toggle\n    %between and the duty cycle of each\n"
      "    \n    %right now we're saying that the length of each state vector is Vdc, which\n    %is probably wrong\n  "
      "  \n    ang = wrapTo2Pi(angle(Va+1i*Vb));\n    \n    sext = floor(ang/(pi/3))\n    \n    v1 = 1 +1i;\n    v2 = 1"
      " + 1i;\n    \n    %states as defined in james mevey's thesis\n    %v1, v2 are complex values of the voltages\n  "
      "  switch sext\n        case 0\n            s1 = 1;\n            v1 = Vdc;\n            \n            s2 = 2;\n  "
      "          [t1 t2] = pol2cart(pi/3,Vdc);\n            v2 = t1+1i*t2;\n            \n        case 1\n            s"
      "1 = 2;\n            [t1 t2] = pol2cart(pi/3,Vdc);\n            v1 = t1+1i*t2;\n            \n            s2 = 3;"
      "\n            [t1 t2] = pol2cart(2*pi/3,Vdc);\n            v2 = t1+1i*t2;\n            \n        case 2\n       "
      "     s1 = 3;\n            [t1 t2] = pol2cart(2*pi/3,Vdc);\n            v1 = t1+1i*t2;\n            \n           "
      " s2 = 4;\n            [t1 t2] = pol2cart(pi,Vdc);\n            v2 = t1+1i*t2;\n        case 3\n            s1 = "
      "4;\n            [t1 t2] = pol2cart(pi,Vdc);\n            v1 = t1+1i*t2;\n            \n            s2 = 5;\n    "
      "        [t1 t2] = pol2cart(4*pi/3,Vdc);\n            v2 = t1+1i*t2;\n        case 4\n            s1 = 5;\n      "
      "      [t1 t2] = pol2cart(4*pi/3,Vdc);\n            v1 = t1+1i*t2;\n            \n            \n            s2 = "
      "6;\n            [t1 t2] = pol2cart(5*pi/3,Vdc);\n            v2 = t1+1i*t2;\n        case 5\n            s1 = 6;"
      "\n            [t1 t2] = pol2cart(5*pi/3,Vdc);\n            v1 = t1+1i*t2;\n            \n            s2 = 1;\n  "
      "          v2 = Vdc;\n        otherwise\n            s1 = 0;\n            s2 = 0;\n    end\n    \nv1 \nv2\nnum = "
      "Vb - imag(v1)*Va/real(v1)\nden = imag(v2)-imag(v1)*real(v2)/real(v1)\ndc2 = num/den;\ndc1 = (Va - real(v2)*dc2)/"
      "real(v1);\n\n\n    %solve for intersection of v1 line and v2 line translated to the desired\n    %place\n    \n%"
      " \n%     num = Va-imag(v2)*Vb/real(v2)- imag(v1);\n%     den = real(v1) - imag(v2)/real(v2);\n%     \n%     xint"
      " = num/den;\n%     yint = (imag(v1)/real(v1))*xint;\n%     \n%     %duty cycle 1 equals length of sv1 divided by"
      " Vdc, which is nominal length\n%     dc1 = sqrt(xint^2+yint^2)/Vdc;\n%     \n%     %duty cycle 2 is distance fro"
      "m the tip of sv1 to the desired point, divided\n%     %by Vdc\n%     \n%     dc2 = sqrt((xint-Va)^2 +(yint - Vb)"
      "^2)/Vdc;\n\nend\n\nfunction lambda = wrapTo2Pi(lambda)\n%wrapTo2Pi Wrap angle in radians to [0 2*pi]\n%\n%   lam"
      "bdaWrapped = wrapTo2Pi(LAMBDA) wraps angles in LAMBDA, in radians,\n%   to the interval [0 2*pi] such that zero "
      "maps to zero and 2*pi maps\n%   to 2*pi. (In general, positive multiples of 2*pi map to 2*pi and\n%   negative m"
      "ultiples of 2*pi map to zero.)\n%\n%   See also wrapToPi, wrapTo180, wrapTo360.\n\n% Copyright 2007-2008 The Mat"
      "hWorks, Inc.\n% $Revision: 1.1.6.1 $  $Date: 2008/12/22 23:50:53 $\n\npositiveInput = (lambda > 0);\nlambda = mo"
      "d(lambda, 2*pi);\nlambda((lambda == 0) & positiveInput) = 2*pi;\nend\n\nfunction p = angle(h)\n%ANGLE  Phase ang"
      "le.\n%   ANGLE(H) returns the phase angles, in radians, of a matrix with\n%   complex elements.\n%\n%   Class su"
      "pport for input X:\n%      float: double, single\n%\n%   See also ABS, UNWRAP.\n\n%   Copyright 1984-2010 The Ma"
      "thWorks, Inc.\n%   $Revision: 5.7.4.2 $  $Date: 2010/04/21 21:31:19 $\n\np = atan2(imag(h), real(h));\nend\n\n\n"
      editorLayout	      "100 M4x1[10 5 700 500]"
    }
  }
  junction {
    id			    17
    position		    [23.5747 49.5747 7]
    chart		    15
    linkNode		    [15 0 0]
    subviewer		    15
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    18
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      17
      intersection	      [7 0 -1 -1 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    15
    linkNode		    [15 0 0]
    dataLimits		    [23.575 23.575 14.625 34.575]
    subviewer		    15
    drawStyle		    SMART
    executionOrder	    1
    ssIdNumber		    2
  }
  data {
    id			    19
    ssIdNumber		    4
    name		    "Va"
    linkNode		    [15 0 20]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    20
    ssIdNumber		    5
    name		    "s1"
    linkNode		    [15 19 21]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    21
    ssIdNumber		    9
    name		    "dc1"
    linkNode		    [15 20 22]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    22
    ssIdNumber		    6
    name		    "Vb"
    linkNode		    [15 21 23]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    23
    ssIdNumber		    7
    name		    "s2"
    linkNode		    [15 22 24]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    24
    ssIdNumber		    8
    name		    "Vdc"
    linkNode		    [15 23 25]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    25
    ssIdNumber		    10
    name		    "dc2"
    linkNode		    [15 24 0]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  instance {
    id			    26
    name		    "SVM/Compute States and Duty Cycles"
    machine		    1
    chart		    15
  }
  chart {
    id			    27
    name		    "SVM/MATLAB Function"
    windowPosition	    [315.747 315 200.25 189.75]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1366 768 1.333333333333333]
    treeNode		    [0 28 0 0]
    firstTransition	    30
    firstJunction	    29
    viewObj		    27
    machine		    1
    subviewS {
    }
    ssIdHighWaterMark	    13
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    31
    chartFileNumber	    7
    disableImplicitCasting  1
    eml {
      name		      "PWM_module_inputs"
    }
  }
  state {
    id			    28
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    27
    treeNode		    [27 0 0 0]
    superState		    SUBCHART
    subviewer		    27
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "function [dca,dcb,dcc,pa,pb,pc] = PWM_module_inputs(s1,dc1,s2,dc2)\n%#codegen\n%given the two sta"
      "tes to switch between and the duty cycle of each, compute\n%the proper duty cycles and phases for each leg of th"
      "e half bridge. Duty\n%cycles should be between 1 and 1000, as should phases. If duty cycle is\n%1000, and phase "
      "is 400, then the duty cycle really only ends up being 400,\n%get it? If not, look at the pwm block.\n\n%pattern "
      "is: all low, then s1, then s2\n\nd1 = dc1*1000;\nd2 = dc2*1000;\np2 = 1000-d2;\nd0 = 1000 - d1 -d2;\np0 = 0;\np1"
      " = d0;\n\ndca = 1000;\ndcb = 1000;\ndcc = 1000;\n\nswitch(s1)\n    \n    case 1\n        pa = d0;\n        if(s2"
      "==2)\n            pb = d0+d1;\n            pc = 1000;\n        else\n            pb = 1000;\n            pc = d0"
      "+d1;\n        end\n    case 2\n        pc = 1000;\n        if(s2==3)\n            dca = d1;\n            pa = d0"
      ";\n            pb = d0;\n        else\n            pa = d0;\n            dcb = d1;\n            pb = d0;\n      "
      "  end\n    case 3\n        pb = d0;\n        if(s2==4)\n            pa = 1000;\n            pc = d0+d1;\n       "
      " else\n            pa = d0+d1;\n            pc =1000;\n        end\n    case 4\n        pa = 1000;\n        if(s"
      "2 == 5)\n            dcb = d1;\n            pb = d0;\n            pc = d0;\n        else\n            pb = d0;\n"
      "            dcc = d1;\n            pc = d0;\n        end\n    case 5\n        pc = d0;\n        if(s2==6)\n     "
      "       pa = d0+d1;\n            pb = 1000;\n        else\n            pa = 1000;\n            pb = d0+d1;\n     "
      "   end\n    case 6\n        pb=1000;\n        if(s2==1)\n            pa = d0;\n            dcc = d1;\n          "
      "  pc = d0;\n        else\n            dca = d1;\n            pa = d0;\n            pc = d0;\n        end\n    ot"
      "herwise\n        pa=1000;\n        pb = 1000;\n        pc = 1000;\nend\n\nend\n\n"
      editorLayout	      "100 M4x1[10 5 700 500]"
    }
  }
  junction {
    id			    29
    position		    [23.5747 49.5747 7]
    chart		    27
    linkNode		    [27 0 0]
    subviewer		    27
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    30
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      29
      intersection	      [7 0 -1 -1 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    27
    linkNode		    [27 0 0]
    dataLimits		    [23.575 23.575 14.625 34.575]
    subviewer		    27
    drawStyle		    SMART
    executionOrder	    1
    ssIdNumber		    2
  }
  data {
    id			    31
    ssIdNumber		    4
    name		    "s1"
    linkNode		    [27 0 32]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    32
    ssIdNumber		    5
    name		    "dca"
    linkNode		    [27 31 33]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    33
    ssIdNumber		    6
    name		    "dc1"
    linkNode		    [27 32 34]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    34
    ssIdNumber		    7
    name		    "s2"
    linkNode		    [27 33 35]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    35
    ssIdNumber		    8
    name		    "dc2"
    linkNode		    [27 34 36]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    36
    ssIdNumber		    9
    name		    "dcb"
    linkNode		    [27 35 37]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    37
    ssIdNumber		    10
    name		    "dcc"
    linkNode		    [27 36 38]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    38
    ssIdNumber		    11
    name		    "pa"
    linkNode		    [27 37 39]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    39
    ssIdNumber		    12
    name		    "pb"
    linkNode		    [27 38 40]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    40
    ssIdNumber		    13
    name		    "pc"
    linkNode		    [27 39 0]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  instance {
    id			    41
    name		    "SVM/MATLAB Function"
    machine		    1
    chart		    27
  }
  target {
    id			    42
    name		    "sfun"
    description		    "Default Simulink S-Function Target."
    machine		    1
    linkNode		    [1 0 0]
  }
}
