{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695679157374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695679157374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 15:59:17 2023 " "Processing started: Mon Sep 25 15:59:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695679157374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695679157374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Display -c Display " "Command: quartus_map --read_settings_files=on --write_settings_files=off Display -c Display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695679157374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695679157491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695679157491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-Behavioral " "Found design unit 1: Display-Behavioral" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Display4Dig/Display.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695679163655 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Display4Dig/Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695679163655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695679163655 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Display " "Elaborating entity \"Display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695679163680 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "display_data Display.vhd(14) " "VHDL Signal Declaration warning at Display.vhd(14): used explicit default value for signal \"display_data\" because signal was never assigned a value" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Display4Dig/Display.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1695679163681 "|Display"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[0\] GND " "Pin \"segments\[0\]\" is stuck at GND" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Display4Dig/Display.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695679163862 "|Display|segments[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[1\] GND " "Pin \"segments\[1\]\" is stuck at GND" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Display4Dig/Display.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695679163862 "|Display|segments[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[2\] GND " "Pin \"segments\[2\]\" is stuck at GND" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Display4Dig/Display.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695679163862 "|Display|segments[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[3\] GND " "Pin \"segments\[3\]\" is stuck at GND" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Display4Dig/Display.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695679163862 "|Display|segments[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[4\] GND " "Pin \"segments\[4\]\" is stuck at GND" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Display4Dig/Display.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695679163862 "|Display|segments[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[5\] GND " "Pin \"segments\[5\]\" is stuck at GND" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Display4Dig/Display.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695679163862 "|Display|segments[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[6\] GND " "Pin \"segments\[6\]\" is stuck at GND" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Display4Dig/Display.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695679163862 "|Display|segments[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[7\] GND " "Pin \"segments\[7\]\" is stuck at GND" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Display4Dig/Display.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695679163862 "|Display|segments[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodes GND " "Pin \"anodes\" is stuck at GND" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Display4Dig/Display.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695679163862 "|Display|anodes"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodes1 GND " "Pin \"anodes1\" is stuck at GND" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Display4Dig/Display.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695679163862 "|Display|anodes1"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodes2 GND " "Pin \"anodes2\" is stuck at GND" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Display4Dig/Display.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695679163862 "|Display|anodes2"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodes3 GND " "Pin \"anodes3\" is stuck at GND" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Display4Dig/Display.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695679163862 "|Display|anodes3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695679163862 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695679163909 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695679163909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695679163928 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695679163928 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695679163928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695679163932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 15:59:23 2023 " "Processing ended: Mon Sep 25 15:59:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695679163932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695679163932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695679163932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695679163932 ""}
