`timescale 1ns / 1ps

module decoder(
input wire enable,
input wire a,
input wire b,
input wire c,

output reg[7:0] out
    );

always@(a or b or c or enable)
begin
    if(enable) begin
        case({a,b,c})
            3'b000 : out =8'b0000_0001;
            3'b001 : out =8'b0000_0010;
            3'b010 : out =8'b0000_0100;
            3'b011 : out =8'b0000_1000;
            3'b100 : out =8'b0001_0000;
            3'b101 : out =8'b0010_0000;
            3'b110 : out =8'b0100_0000;
            3'b111 : out =8'b1000_0000;
        endcase
     end
     else begin
        out =8'b0000_0000;
     end
end

endmodule
