Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr 23 16:42:43 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_disp_timing_summary_routed.rpt -pb vga_disp_timing_summary_routed.pb -rpx vga_disp_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_disp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.464        0.000                      0                  830        0.132        0.000                      0                  830        3.000        0.000                       0                   451  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100M               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100M                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        5.464        0.000                      0                  830        0.132        0.000                      0                  830       12.000        0.000                       0                   447  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100M
  To Clock:  clk100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 vga_data_gen/count_win_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_data_gen/bird_top_y_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.283ns  (logic 9.262ns (48.032%)  route 10.021ns (51.968%))
  Logic Levels:           33  (CARRY4=23 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 23.584 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         1.886    -0.654    vga_data_gen/clk_out1
    SLICE_X1Y20          FDRE                                         r  vga_data_gen/count_win_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  vga_data_gen/count_win_reg[3]/Q
                         net (fo=21, routed)          0.834     0.636    vga_data_gen/count_win_reg[3]
    SLICE_X6Y20          LUT3 (Prop_lut3_I1_O)        0.124     0.760 r  vga_data_gen/bird_top_y[4]_i_318/O
                         net (fo=1, routed)           0.541     1.301    vga_data_gen/bird_top_y[4]_i_318_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.827 r  vga_data_gen/bird_top_y_reg[4]_i_298/CO[3]
                         net (fo=1, routed)           0.000     1.827    vga_data_gen/bird_top_y_reg[4]_i_298_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  vga_data_gen/bird_top_y_reg[4]_i_280/CO[3]
                         net (fo=1, routed)           0.000     1.941    vga_data_gen/bird_top_y_reg[4]_i_280_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  vga_data_gen/bird_top_y_reg[4]_i_258/CO[3]
                         net (fo=1, routed)           0.000     2.055    vga_data_gen/bird_top_y_reg[4]_i_258_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.368 r  vga_data_gen/bird_top_y_reg[4]_i_234/O[3]
                         net (fo=3, routed)           0.704     3.072    vga_data_gen/bird_top_y_reg[4]_i_234_n_4
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.330     3.402 f  vga_data_gen/bird_top_y[4]_i_236/O
                         net (fo=2, routed)           0.610     4.012    vga_data_gen/bird_top_y[4]_i_236_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.328     4.340 r  vga_data_gen/bird_top_y[4]_i_183/O
                         net (fo=2, routed)           0.689     5.029    vga_data_gen/bird_top_y[4]_i_183_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.427 r  vga_data_gen/bird_top_y_reg[4]_i_133/CO[3]
                         net (fo=1, routed)           0.009     5.436    vga_data_gen/bird_top_y_reg[4]_i_133_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.550 r  vga_data_gen/bird_top_y_reg[4]_i_94/CO[3]
                         net (fo=1, routed)           0.000     5.550    vga_data_gen/bird_top_y_reg[4]_i_94_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.863 r  vga_data_gen/bird_top_y_reg[4]_i_73/O[3]
                         net (fo=19, routed)          1.215     7.078    vga_data_gen_n_5
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.306     7.384 r  bird_top_y[4]_i_123/O
                         net (fo=1, routed)           0.000     7.384    bird_top_y[4]_i_123_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.934 r  bird_top_y_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.934    bird_top_y_reg[4]_i_81_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.268 r  bird_top_y_reg[4]_i_112/O[1]
                         net (fo=2, routed)           0.525     8.793    bird_top_y_reg[4]_i_112_n_6
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.303     9.096 r  bird_top_y[4]_i_148/O
                         net (fo=1, routed)           0.000     9.096    bird_top_y[4]_i_148_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.494 r  bird_top_y_reg[4]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.494    bird_top_y_reg[4]_i_103_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.716 r  bird_top_y_reg[4]_i_79/O[0]
                         net (fo=1, routed)           0.840    10.556    vga_data_gen/count_win_reg[29]_0[0]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.299    10.855 r  vga_data_gen/bird_top_y[4]_i_74/O
                         net (fo=1, routed)           0.000    10.855    vga_data_gen/bird_top_y[4]_i_74_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.231 r  vga_data_gen/bird_top_y_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.231    vga_data_gen/bird_top_y_reg[4]_i_47_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.554 f  vga_data_gen/bird_top_y_reg[4]_i_25/O[1]
                         net (fo=2, routed)           0.651    12.204    vga_data_gen_n_26
    SLICE_X9Y26          LUT1 (Prop_lut1_I0_O)        0.306    12.510 r  bird_top_y[4]_i_69/O
                         net (fo=1, routed)           0.000    12.510    bird_top_y[4]_i_69_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.911 r  bird_top_y_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.911    bird_top_y_reg[4]_i_40_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.133 r  bird_top_y_reg[4]_i_22/O[0]
                         net (fo=1, routed)           0.904    14.037    vga_data_gen/count_win_reg[19]_0[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.299    14.336 r  vga_data_gen/bird_top_y[4]_i_23/O
                         net (fo=1, routed)           0.403    14.739    vga_data_gen/bird_top_y[4]_i_23_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.124    14.863 f  vga_data_gen/bird_top_y[4]_i_11/O
                         net (fo=5, routed)           1.528    16.391    vga_data_gen/bird_top_y[4]_i_11_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124    16.515 r  vga_data_gen/bird_top_y[4]_i_4/O
                         net (fo=1, routed)           0.569    17.084    vga_data_gen/bird_top_y[4]_i_4_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.604 r  vga_data_gen/bird_top_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.604    vga_data_gen/bird_top_y_reg[4]_i_1_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.721 r  vga_data_gen/bird_top_y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.721    vga_data_gen/bird_top_y_reg[8]_i_1_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.838 r  vga_data_gen/bird_top_y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.838    vga_data_gen/bird_top_y_reg[12]_i_1_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.955 r  vga_data_gen/bird_top_y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.955    vga_data_gen/bird_top_y_reg[16]_i_1_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.072 r  vga_data_gen/bird_top_y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    18.072    vga_data_gen/bird_top_y_reg[20]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.189 r  vga_data_gen/bird_top_y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.189    vga_data_gen/bird_top_y_reg[24]_i_1_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.306 r  vga_data_gen/bird_top_y_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.306    vga_data_gen/bird_top_y_reg[28]_i_1_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.629 r  vga_data_gen/bird_top_y_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.629    vga_data_gen/bird_top_y_reg[31]_i_1_n_6
    SLICE_X6Y52          FDRE                                         r  vga_data_gen/bird_top_y_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         1.604    23.584    vga_data_gen/clk_out1
    SLICE_X6Y52          FDRE                                         r  vga_data_gen/bird_top_y_reg[30]/C
                         clock pessimism              0.487    24.071    
                         clock uncertainty           -0.087    23.984    
    SLICE_X6Y52          FDRE (Setup_fdre_C_D)        0.109    24.093    vga_data_gen/bird_top_y_reg[30]
  -------------------------------------------------------------------
                         required time                         24.093    
                         arrival time                         -18.629    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 vga_data_gen/count_win_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_data_gen/bird_top_y_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.199ns  (logic 9.178ns (47.804%)  route 10.021ns (52.196%))
  Logic Levels:           33  (CARRY4=23 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 23.584 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         1.886    -0.654    vga_data_gen/clk_out1
    SLICE_X1Y20          FDRE                                         r  vga_data_gen/count_win_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  vga_data_gen/count_win_reg[3]/Q
                         net (fo=21, routed)          0.834     0.636    vga_data_gen/count_win_reg[3]
    SLICE_X6Y20          LUT3 (Prop_lut3_I1_O)        0.124     0.760 r  vga_data_gen/bird_top_y[4]_i_318/O
                         net (fo=1, routed)           0.541     1.301    vga_data_gen/bird_top_y[4]_i_318_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.827 r  vga_data_gen/bird_top_y_reg[4]_i_298/CO[3]
                         net (fo=1, routed)           0.000     1.827    vga_data_gen/bird_top_y_reg[4]_i_298_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  vga_data_gen/bird_top_y_reg[4]_i_280/CO[3]
                         net (fo=1, routed)           0.000     1.941    vga_data_gen/bird_top_y_reg[4]_i_280_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  vga_data_gen/bird_top_y_reg[4]_i_258/CO[3]
                         net (fo=1, routed)           0.000     2.055    vga_data_gen/bird_top_y_reg[4]_i_258_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.368 r  vga_data_gen/bird_top_y_reg[4]_i_234/O[3]
                         net (fo=3, routed)           0.704     3.072    vga_data_gen/bird_top_y_reg[4]_i_234_n_4
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.330     3.402 f  vga_data_gen/bird_top_y[4]_i_236/O
                         net (fo=2, routed)           0.610     4.012    vga_data_gen/bird_top_y[4]_i_236_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.328     4.340 r  vga_data_gen/bird_top_y[4]_i_183/O
                         net (fo=2, routed)           0.689     5.029    vga_data_gen/bird_top_y[4]_i_183_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.427 r  vga_data_gen/bird_top_y_reg[4]_i_133/CO[3]
                         net (fo=1, routed)           0.009     5.436    vga_data_gen/bird_top_y_reg[4]_i_133_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.550 r  vga_data_gen/bird_top_y_reg[4]_i_94/CO[3]
                         net (fo=1, routed)           0.000     5.550    vga_data_gen/bird_top_y_reg[4]_i_94_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.863 r  vga_data_gen/bird_top_y_reg[4]_i_73/O[3]
                         net (fo=19, routed)          1.215     7.078    vga_data_gen_n_5
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.306     7.384 r  bird_top_y[4]_i_123/O
                         net (fo=1, routed)           0.000     7.384    bird_top_y[4]_i_123_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.934 r  bird_top_y_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.934    bird_top_y_reg[4]_i_81_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.268 r  bird_top_y_reg[4]_i_112/O[1]
                         net (fo=2, routed)           0.525     8.793    bird_top_y_reg[4]_i_112_n_6
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.303     9.096 r  bird_top_y[4]_i_148/O
                         net (fo=1, routed)           0.000     9.096    bird_top_y[4]_i_148_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.494 r  bird_top_y_reg[4]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.494    bird_top_y_reg[4]_i_103_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.716 r  bird_top_y_reg[4]_i_79/O[0]
                         net (fo=1, routed)           0.840    10.556    vga_data_gen/count_win_reg[29]_0[0]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.299    10.855 r  vga_data_gen/bird_top_y[4]_i_74/O
                         net (fo=1, routed)           0.000    10.855    vga_data_gen/bird_top_y[4]_i_74_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.231 r  vga_data_gen/bird_top_y_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.231    vga_data_gen/bird_top_y_reg[4]_i_47_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.554 f  vga_data_gen/bird_top_y_reg[4]_i_25/O[1]
                         net (fo=2, routed)           0.651    12.204    vga_data_gen_n_26
    SLICE_X9Y26          LUT1 (Prop_lut1_I0_O)        0.306    12.510 r  bird_top_y[4]_i_69/O
                         net (fo=1, routed)           0.000    12.510    bird_top_y[4]_i_69_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.911 r  bird_top_y_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.911    bird_top_y_reg[4]_i_40_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.133 r  bird_top_y_reg[4]_i_22/O[0]
                         net (fo=1, routed)           0.904    14.037    vga_data_gen/count_win_reg[19]_0[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.299    14.336 r  vga_data_gen/bird_top_y[4]_i_23/O
                         net (fo=1, routed)           0.403    14.739    vga_data_gen/bird_top_y[4]_i_23_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.124    14.863 f  vga_data_gen/bird_top_y[4]_i_11/O
                         net (fo=5, routed)           1.528    16.391    vga_data_gen/bird_top_y[4]_i_11_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124    16.515 r  vga_data_gen/bird_top_y[4]_i_4/O
                         net (fo=1, routed)           0.569    17.084    vga_data_gen/bird_top_y[4]_i_4_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.604 r  vga_data_gen/bird_top_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.604    vga_data_gen/bird_top_y_reg[4]_i_1_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.721 r  vga_data_gen/bird_top_y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.721    vga_data_gen/bird_top_y_reg[8]_i_1_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.838 r  vga_data_gen/bird_top_y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.838    vga_data_gen/bird_top_y_reg[12]_i_1_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.955 r  vga_data_gen/bird_top_y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.955    vga_data_gen/bird_top_y_reg[16]_i_1_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.072 r  vga_data_gen/bird_top_y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    18.072    vga_data_gen/bird_top_y_reg[20]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.189 r  vga_data_gen/bird_top_y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.189    vga_data_gen/bird_top_y_reg[24]_i_1_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.306 r  vga_data_gen/bird_top_y_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.306    vga_data_gen/bird_top_y_reg[28]_i_1_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.545 r  vga_data_gen/bird_top_y_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.545    vga_data_gen/bird_top_y_reg[31]_i_1_n_5
    SLICE_X6Y52          FDRE                                         r  vga_data_gen/bird_top_y_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         1.604    23.584    vga_data_gen/clk_out1
    SLICE_X6Y52          FDRE                                         r  vga_data_gen/bird_top_y_reg[31]/C
                         clock pessimism              0.487    24.071    
                         clock uncertainty           -0.087    23.984    
    SLICE_X6Y52          FDRE (Setup_fdre_C_D)        0.109    24.093    vga_data_gen/bird_top_y_reg[31]
  -------------------------------------------------------------------
                         required time                         24.093    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 vga_data_gen/count_win_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_data_gen/bird_top_y_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.179ns  (logic 9.158ns (47.750%)  route 10.021ns (52.250%))
  Logic Levels:           33  (CARRY4=23 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 23.584 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         1.886    -0.654    vga_data_gen/clk_out1
    SLICE_X1Y20          FDRE                                         r  vga_data_gen/count_win_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  vga_data_gen/count_win_reg[3]/Q
                         net (fo=21, routed)          0.834     0.636    vga_data_gen/count_win_reg[3]
    SLICE_X6Y20          LUT3 (Prop_lut3_I1_O)        0.124     0.760 r  vga_data_gen/bird_top_y[4]_i_318/O
                         net (fo=1, routed)           0.541     1.301    vga_data_gen/bird_top_y[4]_i_318_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.827 r  vga_data_gen/bird_top_y_reg[4]_i_298/CO[3]
                         net (fo=1, routed)           0.000     1.827    vga_data_gen/bird_top_y_reg[4]_i_298_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  vga_data_gen/bird_top_y_reg[4]_i_280/CO[3]
                         net (fo=1, routed)           0.000     1.941    vga_data_gen/bird_top_y_reg[4]_i_280_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  vga_data_gen/bird_top_y_reg[4]_i_258/CO[3]
                         net (fo=1, routed)           0.000     2.055    vga_data_gen/bird_top_y_reg[4]_i_258_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.368 r  vga_data_gen/bird_top_y_reg[4]_i_234/O[3]
                         net (fo=3, routed)           0.704     3.072    vga_data_gen/bird_top_y_reg[4]_i_234_n_4
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.330     3.402 f  vga_data_gen/bird_top_y[4]_i_236/O
                         net (fo=2, routed)           0.610     4.012    vga_data_gen/bird_top_y[4]_i_236_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.328     4.340 r  vga_data_gen/bird_top_y[4]_i_183/O
                         net (fo=2, routed)           0.689     5.029    vga_data_gen/bird_top_y[4]_i_183_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.427 r  vga_data_gen/bird_top_y_reg[4]_i_133/CO[3]
                         net (fo=1, routed)           0.009     5.436    vga_data_gen/bird_top_y_reg[4]_i_133_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.550 r  vga_data_gen/bird_top_y_reg[4]_i_94/CO[3]
                         net (fo=1, routed)           0.000     5.550    vga_data_gen/bird_top_y_reg[4]_i_94_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.863 r  vga_data_gen/bird_top_y_reg[4]_i_73/O[3]
                         net (fo=19, routed)          1.215     7.078    vga_data_gen_n_5
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.306     7.384 r  bird_top_y[4]_i_123/O
                         net (fo=1, routed)           0.000     7.384    bird_top_y[4]_i_123_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.934 r  bird_top_y_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.934    bird_top_y_reg[4]_i_81_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.268 r  bird_top_y_reg[4]_i_112/O[1]
                         net (fo=2, routed)           0.525     8.793    bird_top_y_reg[4]_i_112_n_6
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.303     9.096 r  bird_top_y[4]_i_148/O
                         net (fo=1, routed)           0.000     9.096    bird_top_y[4]_i_148_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.494 r  bird_top_y_reg[4]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.494    bird_top_y_reg[4]_i_103_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.716 r  bird_top_y_reg[4]_i_79/O[0]
                         net (fo=1, routed)           0.840    10.556    vga_data_gen/count_win_reg[29]_0[0]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.299    10.855 r  vga_data_gen/bird_top_y[4]_i_74/O
                         net (fo=1, routed)           0.000    10.855    vga_data_gen/bird_top_y[4]_i_74_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.231 r  vga_data_gen/bird_top_y_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.231    vga_data_gen/bird_top_y_reg[4]_i_47_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.554 f  vga_data_gen/bird_top_y_reg[4]_i_25/O[1]
                         net (fo=2, routed)           0.651    12.204    vga_data_gen_n_26
    SLICE_X9Y26          LUT1 (Prop_lut1_I0_O)        0.306    12.510 r  bird_top_y[4]_i_69/O
                         net (fo=1, routed)           0.000    12.510    bird_top_y[4]_i_69_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.911 r  bird_top_y_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.911    bird_top_y_reg[4]_i_40_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.133 r  bird_top_y_reg[4]_i_22/O[0]
                         net (fo=1, routed)           0.904    14.037    vga_data_gen/count_win_reg[19]_0[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.299    14.336 r  vga_data_gen/bird_top_y[4]_i_23/O
                         net (fo=1, routed)           0.403    14.739    vga_data_gen/bird_top_y[4]_i_23_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.124    14.863 f  vga_data_gen/bird_top_y[4]_i_11/O
                         net (fo=5, routed)           1.528    16.391    vga_data_gen/bird_top_y[4]_i_11_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124    16.515 r  vga_data_gen/bird_top_y[4]_i_4/O
                         net (fo=1, routed)           0.569    17.084    vga_data_gen/bird_top_y[4]_i_4_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.604 r  vga_data_gen/bird_top_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.604    vga_data_gen/bird_top_y_reg[4]_i_1_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.721 r  vga_data_gen/bird_top_y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.721    vga_data_gen/bird_top_y_reg[8]_i_1_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.838 r  vga_data_gen/bird_top_y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.838    vga_data_gen/bird_top_y_reg[12]_i_1_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.955 r  vga_data_gen/bird_top_y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.955    vga_data_gen/bird_top_y_reg[16]_i_1_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.072 r  vga_data_gen/bird_top_y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    18.072    vga_data_gen/bird_top_y_reg[20]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.189 r  vga_data_gen/bird_top_y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.189    vga_data_gen/bird_top_y_reg[24]_i_1_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.306 r  vga_data_gen/bird_top_y_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.306    vga_data_gen/bird_top_y_reg[28]_i_1_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.525 r  vga_data_gen/bird_top_y_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.525    vga_data_gen/bird_top_y_reg[31]_i_1_n_7
    SLICE_X6Y52          FDRE                                         r  vga_data_gen/bird_top_y_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         1.604    23.584    vga_data_gen/clk_out1
    SLICE_X6Y52          FDRE                                         r  vga_data_gen/bird_top_y_reg[29]/C
                         clock pessimism              0.487    24.071    
                         clock uncertainty           -0.087    23.984    
    SLICE_X6Y52          FDRE (Setup_fdre_C_D)        0.109    24.093    vga_data_gen/bird_top_y_reg[29]
  -------------------------------------------------------------------
                         required time                         24.093    
                         arrival time                         -18.525    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 vga_data_gen/count_win_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_data_gen/bird_top_y_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 9.145ns (47.714%)  route 10.021ns (52.286%))
  Logic Levels:           32  (CARRY4=22 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 23.584 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         1.886    -0.654    vga_data_gen/clk_out1
    SLICE_X1Y20          FDRE                                         r  vga_data_gen/count_win_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  vga_data_gen/count_win_reg[3]/Q
                         net (fo=21, routed)          0.834     0.636    vga_data_gen/count_win_reg[3]
    SLICE_X6Y20          LUT3 (Prop_lut3_I1_O)        0.124     0.760 r  vga_data_gen/bird_top_y[4]_i_318/O
                         net (fo=1, routed)           0.541     1.301    vga_data_gen/bird_top_y[4]_i_318_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.827 r  vga_data_gen/bird_top_y_reg[4]_i_298/CO[3]
                         net (fo=1, routed)           0.000     1.827    vga_data_gen/bird_top_y_reg[4]_i_298_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  vga_data_gen/bird_top_y_reg[4]_i_280/CO[3]
                         net (fo=1, routed)           0.000     1.941    vga_data_gen/bird_top_y_reg[4]_i_280_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  vga_data_gen/bird_top_y_reg[4]_i_258/CO[3]
                         net (fo=1, routed)           0.000     2.055    vga_data_gen/bird_top_y_reg[4]_i_258_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.368 r  vga_data_gen/bird_top_y_reg[4]_i_234/O[3]
                         net (fo=3, routed)           0.704     3.072    vga_data_gen/bird_top_y_reg[4]_i_234_n_4
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.330     3.402 f  vga_data_gen/bird_top_y[4]_i_236/O
                         net (fo=2, routed)           0.610     4.012    vga_data_gen/bird_top_y[4]_i_236_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.328     4.340 r  vga_data_gen/bird_top_y[4]_i_183/O
                         net (fo=2, routed)           0.689     5.029    vga_data_gen/bird_top_y[4]_i_183_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.427 r  vga_data_gen/bird_top_y_reg[4]_i_133/CO[3]
                         net (fo=1, routed)           0.009     5.436    vga_data_gen/bird_top_y_reg[4]_i_133_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.550 r  vga_data_gen/bird_top_y_reg[4]_i_94/CO[3]
                         net (fo=1, routed)           0.000     5.550    vga_data_gen/bird_top_y_reg[4]_i_94_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.863 r  vga_data_gen/bird_top_y_reg[4]_i_73/O[3]
                         net (fo=19, routed)          1.215     7.078    vga_data_gen_n_5
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.306     7.384 r  bird_top_y[4]_i_123/O
                         net (fo=1, routed)           0.000     7.384    bird_top_y[4]_i_123_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.934 r  bird_top_y_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.934    bird_top_y_reg[4]_i_81_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.268 r  bird_top_y_reg[4]_i_112/O[1]
                         net (fo=2, routed)           0.525     8.793    bird_top_y_reg[4]_i_112_n_6
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.303     9.096 r  bird_top_y[4]_i_148/O
                         net (fo=1, routed)           0.000     9.096    bird_top_y[4]_i_148_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.494 r  bird_top_y_reg[4]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.494    bird_top_y_reg[4]_i_103_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.716 r  bird_top_y_reg[4]_i_79/O[0]
                         net (fo=1, routed)           0.840    10.556    vga_data_gen/count_win_reg[29]_0[0]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.299    10.855 r  vga_data_gen/bird_top_y[4]_i_74/O
                         net (fo=1, routed)           0.000    10.855    vga_data_gen/bird_top_y[4]_i_74_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.231 r  vga_data_gen/bird_top_y_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.231    vga_data_gen/bird_top_y_reg[4]_i_47_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.554 f  vga_data_gen/bird_top_y_reg[4]_i_25/O[1]
                         net (fo=2, routed)           0.651    12.204    vga_data_gen_n_26
    SLICE_X9Y26          LUT1 (Prop_lut1_I0_O)        0.306    12.510 r  bird_top_y[4]_i_69/O
                         net (fo=1, routed)           0.000    12.510    bird_top_y[4]_i_69_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.911 r  bird_top_y_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.911    bird_top_y_reg[4]_i_40_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.133 r  bird_top_y_reg[4]_i_22/O[0]
                         net (fo=1, routed)           0.904    14.037    vga_data_gen/count_win_reg[19]_0[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.299    14.336 r  vga_data_gen/bird_top_y[4]_i_23/O
                         net (fo=1, routed)           0.403    14.739    vga_data_gen/bird_top_y[4]_i_23_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.124    14.863 f  vga_data_gen/bird_top_y[4]_i_11/O
                         net (fo=5, routed)           1.528    16.391    vga_data_gen/bird_top_y[4]_i_11_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124    16.515 r  vga_data_gen/bird_top_y[4]_i_4/O
                         net (fo=1, routed)           0.569    17.084    vga_data_gen/bird_top_y[4]_i_4_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.604 r  vga_data_gen/bird_top_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.604    vga_data_gen/bird_top_y_reg[4]_i_1_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.721 r  vga_data_gen/bird_top_y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.721    vga_data_gen/bird_top_y_reg[8]_i_1_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.838 r  vga_data_gen/bird_top_y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.838    vga_data_gen/bird_top_y_reg[12]_i_1_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.955 r  vga_data_gen/bird_top_y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.955    vga_data_gen/bird_top_y_reg[16]_i_1_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.072 r  vga_data_gen/bird_top_y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    18.072    vga_data_gen/bird_top_y_reg[20]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.189 r  vga_data_gen/bird_top_y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.189    vga_data_gen/bird_top_y_reg[24]_i_1_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.512 r  vga_data_gen/bird_top_y_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.512    vga_data_gen/bird_top_y_reg[28]_i_1_n_6
    SLICE_X6Y51          FDRE                                         r  vga_data_gen/bird_top_y_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         1.604    23.584    vga_data_gen/clk_out1
    SLICE_X6Y51          FDRE                                         r  vga_data_gen/bird_top_y_reg[26]/C
                         clock pessimism              0.487    24.071    
                         clock uncertainty           -0.087    23.984    
    SLICE_X6Y51          FDRE (Setup_fdre_C_D)        0.109    24.093    vga_data_gen/bird_top_y_reg[26]
  -------------------------------------------------------------------
                         required time                         24.093    
                         arrival time                         -18.512    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.589ns  (required time - arrival time)
  Source:                 vga_data_gen/count_win_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_data_gen/bird_top_y_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.158ns  (logic 9.137ns (47.693%)  route 10.021ns (52.307%))
  Logic Levels:           32  (CARRY4=22 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 23.584 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         1.886    -0.654    vga_data_gen/clk_out1
    SLICE_X1Y20          FDRE                                         r  vga_data_gen/count_win_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  vga_data_gen/count_win_reg[3]/Q
                         net (fo=21, routed)          0.834     0.636    vga_data_gen/count_win_reg[3]
    SLICE_X6Y20          LUT3 (Prop_lut3_I1_O)        0.124     0.760 r  vga_data_gen/bird_top_y[4]_i_318/O
                         net (fo=1, routed)           0.541     1.301    vga_data_gen/bird_top_y[4]_i_318_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.827 r  vga_data_gen/bird_top_y_reg[4]_i_298/CO[3]
                         net (fo=1, routed)           0.000     1.827    vga_data_gen/bird_top_y_reg[4]_i_298_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  vga_data_gen/bird_top_y_reg[4]_i_280/CO[3]
                         net (fo=1, routed)           0.000     1.941    vga_data_gen/bird_top_y_reg[4]_i_280_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  vga_data_gen/bird_top_y_reg[4]_i_258/CO[3]
                         net (fo=1, routed)           0.000     2.055    vga_data_gen/bird_top_y_reg[4]_i_258_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.368 r  vga_data_gen/bird_top_y_reg[4]_i_234/O[3]
                         net (fo=3, routed)           0.704     3.072    vga_data_gen/bird_top_y_reg[4]_i_234_n_4
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.330     3.402 f  vga_data_gen/bird_top_y[4]_i_236/O
                         net (fo=2, routed)           0.610     4.012    vga_data_gen/bird_top_y[4]_i_236_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.328     4.340 r  vga_data_gen/bird_top_y[4]_i_183/O
                         net (fo=2, routed)           0.689     5.029    vga_data_gen/bird_top_y[4]_i_183_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.427 r  vga_data_gen/bird_top_y_reg[4]_i_133/CO[3]
                         net (fo=1, routed)           0.009     5.436    vga_data_gen/bird_top_y_reg[4]_i_133_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.550 r  vga_data_gen/bird_top_y_reg[4]_i_94/CO[3]
                         net (fo=1, routed)           0.000     5.550    vga_data_gen/bird_top_y_reg[4]_i_94_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.863 r  vga_data_gen/bird_top_y_reg[4]_i_73/O[3]
                         net (fo=19, routed)          1.215     7.078    vga_data_gen_n_5
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.306     7.384 r  bird_top_y[4]_i_123/O
                         net (fo=1, routed)           0.000     7.384    bird_top_y[4]_i_123_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.934 r  bird_top_y_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.934    bird_top_y_reg[4]_i_81_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.268 r  bird_top_y_reg[4]_i_112/O[1]
                         net (fo=2, routed)           0.525     8.793    bird_top_y_reg[4]_i_112_n_6
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.303     9.096 r  bird_top_y[4]_i_148/O
                         net (fo=1, routed)           0.000     9.096    bird_top_y[4]_i_148_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.494 r  bird_top_y_reg[4]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.494    bird_top_y_reg[4]_i_103_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.716 r  bird_top_y_reg[4]_i_79/O[0]
                         net (fo=1, routed)           0.840    10.556    vga_data_gen/count_win_reg[29]_0[0]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.299    10.855 r  vga_data_gen/bird_top_y[4]_i_74/O
                         net (fo=1, routed)           0.000    10.855    vga_data_gen/bird_top_y[4]_i_74_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.231 r  vga_data_gen/bird_top_y_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.231    vga_data_gen/bird_top_y_reg[4]_i_47_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.554 f  vga_data_gen/bird_top_y_reg[4]_i_25/O[1]
                         net (fo=2, routed)           0.651    12.204    vga_data_gen_n_26
    SLICE_X9Y26          LUT1 (Prop_lut1_I0_O)        0.306    12.510 r  bird_top_y[4]_i_69/O
                         net (fo=1, routed)           0.000    12.510    bird_top_y[4]_i_69_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.911 r  bird_top_y_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.911    bird_top_y_reg[4]_i_40_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.133 r  bird_top_y_reg[4]_i_22/O[0]
                         net (fo=1, routed)           0.904    14.037    vga_data_gen/count_win_reg[19]_0[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.299    14.336 r  vga_data_gen/bird_top_y[4]_i_23/O
                         net (fo=1, routed)           0.403    14.739    vga_data_gen/bird_top_y[4]_i_23_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.124    14.863 f  vga_data_gen/bird_top_y[4]_i_11/O
                         net (fo=5, routed)           1.528    16.391    vga_data_gen/bird_top_y[4]_i_11_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124    16.515 r  vga_data_gen/bird_top_y[4]_i_4/O
                         net (fo=1, routed)           0.569    17.084    vga_data_gen/bird_top_y[4]_i_4_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.604 r  vga_data_gen/bird_top_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.604    vga_data_gen/bird_top_y_reg[4]_i_1_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.721 r  vga_data_gen/bird_top_y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.721    vga_data_gen/bird_top_y_reg[8]_i_1_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.838 r  vga_data_gen/bird_top_y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.838    vga_data_gen/bird_top_y_reg[12]_i_1_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.955 r  vga_data_gen/bird_top_y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.955    vga_data_gen/bird_top_y_reg[16]_i_1_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.072 r  vga_data_gen/bird_top_y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    18.072    vga_data_gen/bird_top_y_reg[20]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.189 r  vga_data_gen/bird_top_y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.189    vga_data_gen/bird_top_y_reg[24]_i_1_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.504 r  vga_data_gen/bird_top_y_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.504    vga_data_gen/bird_top_y_reg[28]_i_1_n_4
    SLICE_X6Y51          FDRE                                         r  vga_data_gen/bird_top_y_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         1.604    23.584    vga_data_gen/clk_out1
    SLICE_X6Y51          FDRE                                         r  vga_data_gen/bird_top_y_reg[28]/C
                         clock pessimism              0.487    24.071    
                         clock uncertainty           -0.087    23.984    
    SLICE_X6Y51          FDRE (Setup_fdre_C_D)        0.109    24.093    vga_data_gen/bird_top_y_reg[28]
  -------------------------------------------------------------------
                         required time                         24.093    
                         arrival time                         -18.504    
  -------------------------------------------------------------------
                         slack                                  5.589    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 vga_data_gen/count_win_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_data_gen/bird_top_y_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.082ns  (logic 9.061ns (47.484%)  route 10.021ns (52.516%))
  Logic Levels:           32  (CARRY4=22 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 23.584 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         1.886    -0.654    vga_data_gen/clk_out1
    SLICE_X1Y20          FDRE                                         r  vga_data_gen/count_win_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  vga_data_gen/count_win_reg[3]/Q
                         net (fo=21, routed)          0.834     0.636    vga_data_gen/count_win_reg[3]
    SLICE_X6Y20          LUT3 (Prop_lut3_I1_O)        0.124     0.760 r  vga_data_gen/bird_top_y[4]_i_318/O
                         net (fo=1, routed)           0.541     1.301    vga_data_gen/bird_top_y[4]_i_318_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.827 r  vga_data_gen/bird_top_y_reg[4]_i_298/CO[3]
                         net (fo=1, routed)           0.000     1.827    vga_data_gen/bird_top_y_reg[4]_i_298_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  vga_data_gen/bird_top_y_reg[4]_i_280/CO[3]
                         net (fo=1, routed)           0.000     1.941    vga_data_gen/bird_top_y_reg[4]_i_280_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  vga_data_gen/bird_top_y_reg[4]_i_258/CO[3]
                         net (fo=1, routed)           0.000     2.055    vga_data_gen/bird_top_y_reg[4]_i_258_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.368 r  vga_data_gen/bird_top_y_reg[4]_i_234/O[3]
                         net (fo=3, routed)           0.704     3.072    vga_data_gen/bird_top_y_reg[4]_i_234_n_4
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.330     3.402 f  vga_data_gen/bird_top_y[4]_i_236/O
                         net (fo=2, routed)           0.610     4.012    vga_data_gen/bird_top_y[4]_i_236_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.328     4.340 r  vga_data_gen/bird_top_y[4]_i_183/O
                         net (fo=2, routed)           0.689     5.029    vga_data_gen/bird_top_y[4]_i_183_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.427 r  vga_data_gen/bird_top_y_reg[4]_i_133/CO[3]
                         net (fo=1, routed)           0.009     5.436    vga_data_gen/bird_top_y_reg[4]_i_133_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.550 r  vga_data_gen/bird_top_y_reg[4]_i_94/CO[3]
                         net (fo=1, routed)           0.000     5.550    vga_data_gen/bird_top_y_reg[4]_i_94_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.863 r  vga_data_gen/bird_top_y_reg[4]_i_73/O[3]
                         net (fo=19, routed)          1.215     7.078    vga_data_gen_n_5
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.306     7.384 r  bird_top_y[4]_i_123/O
                         net (fo=1, routed)           0.000     7.384    bird_top_y[4]_i_123_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.934 r  bird_top_y_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.934    bird_top_y_reg[4]_i_81_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.268 r  bird_top_y_reg[4]_i_112/O[1]
                         net (fo=2, routed)           0.525     8.793    bird_top_y_reg[4]_i_112_n_6
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.303     9.096 r  bird_top_y[4]_i_148/O
                         net (fo=1, routed)           0.000     9.096    bird_top_y[4]_i_148_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.494 r  bird_top_y_reg[4]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.494    bird_top_y_reg[4]_i_103_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.716 r  bird_top_y_reg[4]_i_79/O[0]
                         net (fo=1, routed)           0.840    10.556    vga_data_gen/count_win_reg[29]_0[0]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.299    10.855 r  vga_data_gen/bird_top_y[4]_i_74/O
                         net (fo=1, routed)           0.000    10.855    vga_data_gen/bird_top_y[4]_i_74_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.231 r  vga_data_gen/bird_top_y_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.231    vga_data_gen/bird_top_y_reg[4]_i_47_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.554 f  vga_data_gen/bird_top_y_reg[4]_i_25/O[1]
                         net (fo=2, routed)           0.651    12.204    vga_data_gen_n_26
    SLICE_X9Y26          LUT1 (Prop_lut1_I0_O)        0.306    12.510 r  bird_top_y[4]_i_69/O
                         net (fo=1, routed)           0.000    12.510    bird_top_y[4]_i_69_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.911 r  bird_top_y_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.911    bird_top_y_reg[4]_i_40_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.133 r  bird_top_y_reg[4]_i_22/O[0]
                         net (fo=1, routed)           0.904    14.037    vga_data_gen/count_win_reg[19]_0[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.299    14.336 r  vga_data_gen/bird_top_y[4]_i_23/O
                         net (fo=1, routed)           0.403    14.739    vga_data_gen/bird_top_y[4]_i_23_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.124    14.863 f  vga_data_gen/bird_top_y[4]_i_11/O
                         net (fo=5, routed)           1.528    16.391    vga_data_gen/bird_top_y[4]_i_11_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124    16.515 r  vga_data_gen/bird_top_y[4]_i_4/O
                         net (fo=1, routed)           0.569    17.084    vga_data_gen/bird_top_y[4]_i_4_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.604 r  vga_data_gen/bird_top_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.604    vga_data_gen/bird_top_y_reg[4]_i_1_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.721 r  vga_data_gen/bird_top_y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.721    vga_data_gen/bird_top_y_reg[8]_i_1_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.838 r  vga_data_gen/bird_top_y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.838    vga_data_gen/bird_top_y_reg[12]_i_1_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.955 r  vga_data_gen/bird_top_y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.955    vga_data_gen/bird_top_y_reg[16]_i_1_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.072 r  vga_data_gen/bird_top_y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    18.072    vga_data_gen/bird_top_y_reg[20]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.189 r  vga_data_gen/bird_top_y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.189    vga_data_gen/bird_top_y_reg[24]_i_1_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.428 r  vga_data_gen/bird_top_y_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.428    vga_data_gen/bird_top_y_reg[28]_i_1_n_5
    SLICE_X6Y51          FDRE                                         r  vga_data_gen/bird_top_y_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         1.604    23.584    vga_data_gen/clk_out1
    SLICE_X6Y51          FDRE                                         r  vga_data_gen/bird_top_y_reg[27]/C
                         clock pessimism              0.487    24.071    
                         clock uncertainty           -0.087    23.984    
    SLICE_X6Y51          FDRE (Setup_fdre_C_D)        0.109    24.093    vga_data_gen/bird_top_y_reg[27]
  -------------------------------------------------------------------
                         required time                         24.093    
                         arrival time                         -18.428    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 vga_data_gen/count_win_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_data_gen/bird_top_y_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.062ns  (logic 9.041ns (47.429%)  route 10.021ns (52.571%))
  Logic Levels:           32  (CARRY4=22 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 23.584 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         1.886    -0.654    vga_data_gen/clk_out1
    SLICE_X1Y20          FDRE                                         r  vga_data_gen/count_win_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  vga_data_gen/count_win_reg[3]/Q
                         net (fo=21, routed)          0.834     0.636    vga_data_gen/count_win_reg[3]
    SLICE_X6Y20          LUT3 (Prop_lut3_I1_O)        0.124     0.760 r  vga_data_gen/bird_top_y[4]_i_318/O
                         net (fo=1, routed)           0.541     1.301    vga_data_gen/bird_top_y[4]_i_318_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.827 r  vga_data_gen/bird_top_y_reg[4]_i_298/CO[3]
                         net (fo=1, routed)           0.000     1.827    vga_data_gen/bird_top_y_reg[4]_i_298_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  vga_data_gen/bird_top_y_reg[4]_i_280/CO[3]
                         net (fo=1, routed)           0.000     1.941    vga_data_gen/bird_top_y_reg[4]_i_280_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  vga_data_gen/bird_top_y_reg[4]_i_258/CO[3]
                         net (fo=1, routed)           0.000     2.055    vga_data_gen/bird_top_y_reg[4]_i_258_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.368 r  vga_data_gen/bird_top_y_reg[4]_i_234/O[3]
                         net (fo=3, routed)           0.704     3.072    vga_data_gen/bird_top_y_reg[4]_i_234_n_4
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.330     3.402 f  vga_data_gen/bird_top_y[4]_i_236/O
                         net (fo=2, routed)           0.610     4.012    vga_data_gen/bird_top_y[4]_i_236_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.328     4.340 r  vga_data_gen/bird_top_y[4]_i_183/O
                         net (fo=2, routed)           0.689     5.029    vga_data_gen/bird_top_y[4]_i_183_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.427 r  vga_data_gen/bird_top_y_reg[4]_i_133/CO[3]
                         net (fo=1, routed)           0.009     5.436    vga_data_gen/bird_top_y_reg[4]_i_133_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.550 r  vga_data_gen/bird_top_y_reg[4]_i_94/CO[3]
                         net (fo=1, routed)           0.000     5.550    vga_data_gen/bird_top_y_reg[4]_i_94_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.863 r  vga_data_gen/bird_top_y_reg[4]_i_73/O[3]
                         net (fo=19, routed)          1.215     7.078    vga_data_gen_n_5
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.306     7.384 r  bird_top_y[4]_i_123/O
                         net (fo=1, routed)           0.000     7.384    bird_top_y[4]_i_123_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.934 r  bird_top_y_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.934    bird_top_y_reg[4]_i_81_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.268 r  bird_top_y_reg[4]_i_112/O[1]
                         net (fo=2, routed)           0.525     8.793    bird_top_y_reg[4]_i_112_n_6
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.303     9.096 r  bird_top_y[4]_i_148/O
                         net (fo=1, routed)           0.000     9.096    bird_top_y[4]_i_148_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.494 r  bird_top_y_reg[4]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.494    bird_top_y_reg[4]_i_103_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.716 r  bird_top_y_reg[4]_i_79/O[0]
                         net (fo=1, routed)           0.840    10.556    vga_data_gen/count_win_reg[29]_0[0]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.299    10.855 r  vga_data_gen/bird_top_y[4]_i_74/O
                         net (fo=1, routed)           0.000    10.855    vga_data_gen/bird_top_y[4]_i_74_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.231 r  vga_data_gen/bird_top_y_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.231    vga_data_gen/bird_top_y_reg[4]_i_47_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.554 f  vga_data_gen/bird_top_y_reg[4]_i_25/O[1]
                         net (fo=2, routed)           0.651    12.204    vga_data_gen_n_26
    SLICE_X9Y26          LUT1 (Prop_lut1_I0_O)        0.306    12.510 r  bird_top_y[4]_i_69/O
                         net (fo=1, routed)           0.000    12.510    bird_top_y[4]_i_69_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.911 r  bird_top_y_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.911    bird_top_y_reg[4]_i_40_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.133 r  bird_top_y_reg[4]_i_22/O[0]
                         net (fo=1, routed)           0.904    14.037    vga_data_gen/count_win_reg[19]_0[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.299    14.336 r  vga_data_gen/bird_top_y[4]_i_23/O
                         net (fo=1, routed)           0.403    14.739    vga_data_gen/bird_top_y[4]_i_23_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.124    14.863 f  vga_data_gen/bird_top_y[4]_i_11/O
                         net (fo=5, routed)           1.528    16.391    vga_data_gen/bird_top_y[4]_i_11_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124    16.515 r  vga_data_gen/bird_top_y[4]_i_4/O
                         net (fo=1, routed)           0.569    17.084    vga_data_gen/bird_top_y[4]_i_4_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.604 r  vga_data_gen/bird_top_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.604    vga_data_gen/bird_top_y_reg[4]_i_1_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.721 r  vga_data_gen/bird_top_y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.721    vga_data_gen/bird_top_y_reg[8]_i_1_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.838 r  vga_data_gen/bird_top_y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.838    vga_data_gen/bird_top_y_reg[12]_i_1_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.955 r  vga_data_gen/bird_top_y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.955    vga_data_gen/bird_top_y_reg[16]_i_1_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.072 r  vga_data_gen/bird_top_y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    18.072    vga_data_gen/bird_top_y_reg[20]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.189 r  vga_data_gen/bird_top_y_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.189    vga_data_gen/bird_top_y_reg[24]_i_1_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.408 r  vga_data_gen/bird_top_y_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.408    vga_data_gen/bird_top_y_reg[28]_i_1_n_7
    SLICE_X6Y51          FDRE                                         r  vga_data_gen/bird_top_y_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         1.604    23.584    vga_data_gen/clk_out1
    SLICE_X6Y51          FDRE                                         r  vga_data_gen/bird_top_y_reg[25]/C
                         clock pessimism              0.487    24.071    
                         clock uncertainty           -0.087    23.984    
    SLICE_X6Y51          FDRE (Setup_fdre_C_D)        0.109    24.093    vga_data_gen/bird_top_y_reg[25]
  -------------------------------------------------------------------
                         required time                         24.093    
                         arrival time                         -18.408    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 vga_data_gen/count_win_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_data_gen/bird_top_y_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.049ns  (logic 9.028ns (47.393%)  route 10.021ns (52.607%))
  Logic Levels:           31  (CARRY4=21 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 23.584 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         1.886    -0.654    vga_data_gen/clk_out1
    SLICE_X1Y20          FDRE                                         r  vga_data_gen/count_win_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  vga_data_gen/count_win_reg[3]/Q
                         net (fo=21, routed)          0.834     0.636    vga_data_gen/count_win_reg[3]
    SLICE_X6Y20          LUT3 (Prop_lut3_I1_O)        0.124     0.760 r  vga_data_gen/bird_top_y[4]_i_318/O
                         net (fo=1, routed)           0.541     1.301    vga_data_gen/bird_top_y[4]_i_318_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.827 r  vga_data_gen/bird_top_y_reg[4]_i_298/CO[3]
                         net (fo=1, routed)           0.000     1.827    vga_data_gen/bird_top_y_reg[4]_i_298_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  vga_data_gen/bird_top_y_reg[4]_i_280/CO[3]
                         net (fo=1, routed)           0.000     1.941    vga_data_gen/bird_top_y_reg[4]_i_280_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  vga_data_gen/bird_top_y_reg[4]_i_258/CO[3]
                         net (fo=1, routed)           0.000     2.055    vga_data_gen/bird_top_y_reg[4]_i_258_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.368 r  vga_data_gen/bird_top_y_reg[4]_i_234/O[3]
                         net (fo=3, routed)           0.704     3.072    vga_data_gen/bird_top_y_reg[4]_i_234_n_4
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.330     3.402 f  vga_data_gen/bird_top_y[4]_i_236/O
                         net (fo=2, routed)           0.610     4.012    vga_data_gen/bird_top_y[4]_i_236_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.328     4.340 r  vga_data_gen/bird_top_y[4]_i_183/O
                         net (fo=2, routed)           0.689     5.029    vga_data_gen/bird_top_y[4]_i_183_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.427 r  vga_data_gen/bird_top_y_reg[4]_i_133/CO[3]
                         net (fo=1, routed)           0.009     5.436    vga_data_gen/bird_top_y_reg[4]_i_133_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.550 r  vga_data_gen/bird_top_y_reg[4]_i_94/CO[3]
                         net (fo=1, routed)           0.000     5.550    vga_data_gen/bird_top_y_reg[4]_i_94_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.863 r  vga_data_gen/bird_top_y_reg[4]_i_73/O[3]
                         net (fo=19, routed)          1.215     7.078    vga_data_gen_n_5
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.306     7.384 r  bird_top_y[4]_i_123/O
                         net (fo=1, routed)           0.000     7.384    bird_top_y[4]_i_123_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.934 r  bird_top_y_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.934    bird_top_y_reg[4]_i_81_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.268 r  bird_top_y_reg[4]_i_112/O[1]
                         net (fo=2, routed)           0.525     8.793    bird_top_y_reg[4]_i_112_n_6
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.303     9.096 r  bird_top_y[4]_i_148/O
                         net (fo=1, routed)           0.000     9.096    bird_top_y[4]_i_148_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.494 r  bird_top_y_reg[4]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.494    bird_top_y_reg[4]_i_103_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.716 r  bird_top_y_reg[4]_i_79/O[0]
                         net (fo=1, routed)           0.840    10.556    vga_data_gen/count_win_reg[29]_0[0]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.299    10.855 r  vga_data_gen/bird_top_y[4]_i_74/O
                         net (fo=1, routed)           0.000    10.855    vga_data_gen/bird_top_y[4]_i_74_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.231 r  vga_data_gen/bird_top_y_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.231    vga_data_gen/bird_top_y_reg[4]_i_47_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.554 f  vga_data_gen/bird_top_y_reg[4]_i_25/O[1]
                         net (fo=2, routed)           0.651    12.204    vga_data_gen_n_26
    SLICE_X9Y26          LUT1 (Prop_lut1_I0_O)        0.306    12.510 r  bird_top_y[4]_i_69/O
                         net (fo=1, routed)           0.000    12.510    bird_top_y[4]_i_69_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.911 r  bird_top_y_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.911    bird_top_y_reg[4]_i_40_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.133 r  bird_top_y_reg[4]_i_22/O[0]
                         net (fo=1, routed)           0.904    14.037    vga_data_gen/count_win_reg[19]_0[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.299    14.336 r  vga_data_gen/bird_top_y[4]_i_23/O
                         net (fo=1, routed)           0.403    14.739    vga_data_gen/bird_top_y[4]_i_23_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.124    14.863 f  vga_data_gen/bird_top_y[4]_i_11/O
                         net (fo=5, routed)           1.528    16.391    vga_data_gen/bird_top_y[4]_i_11_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124    16.515 r  vga_data_gen/bird_top_y[4]_i_4/O
                         net (fo=1, routed)           0.569    17.084    vga_data_gen/bird_top_y[4]_i_4_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.604 r  vga_data_gen/bird_top_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.604    vga_data_gen/bird_top_y_reg[4]_i_1_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.721 r  vga_data_gen/bird_top_y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.721    vga_data_gen/bird_top_y_reg[8]_i_1_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.838 r  vga_data_gen/bird_top_y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.838    vga_data_gen/bird_top_y_reg[12]_i_1_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.955 r  vga_data_gen/bird_top_y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.955    vga_data_gen/bird_top_y_reg[16]_i_1_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.072 r  vga_data_gen/bird_top_y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    18.072    vga_data_gen/bird_top_y_reg[20]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.395 r  vga_data_gen/bird_top_y_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.395    vga_data_gen/bird_top_y_reg[24]_i_1_n_6
    SLICE_X6Y50          FDRE                                         r  vga_data_gen/bird_top_y_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         1.604    23.584    vga_data_gen/clk_out1
    SLICE_X6Y50          FDRE                                         r  vga_data_gen/bird_top_y_reg[22]/C
                         clock pessimism              0.487    24.071    
                         clock uncertainty           -0.087    23.984    
    SLICE_X6Y50          FDRE (Setup_fdre_C_D)        0.109    24.093    vga_data_gen/bird_top_y_reg[22]
  -------------------------------------------------------------------
                         required time                         24.093    
                         arrival time                         -18.395    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 vga_data_gen/count_win_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_data_gen/bird_top_y_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.041ns  (logic 9.020ns (47.371%)  route 10.021ns (52.629%))
  Logic Levels:           31  (CARRY4=21 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 23.584 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         1.886    -0.654    vga_data_gen/clk_out1
    SLICE_X1Y20          FDRE                                         r  vga_data_gen/count_win_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  vga_data_gen/count_win_reg[3]/Q
                         net (fo=21, routed)          0.834     0.636    vga_data_gen/count_win_reg[3]
    SLICE_X6Y20          LUT3 (Prop_lut3_I1_O)        0.124     0.760 r  vga_data_gen/bird_top_y[4]_i_318/O
                         net (fo=1, routed)           0.541     1.301    vga_data_gen/bird_top_y[4]_i_318_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.827 r  vga_data_gen/bird_top_y_reg[4]_i_298/CO[3]
                         net (fo=1, routed)           0.000     1.827    vga_data_gen/bird_top_y_reg[4]_i_298_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  vga_data_gen/bird_top_y_reg[4]_i_280/CO[3]
                         net (fo=1, routed)           0.000     1.941    vga_data_gen/bird_top_y_reg[4]_i_280_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  vga_data_gen/bird_top_y_reg[4]_i_258/CO[3]
                         net (fo=1, routed)           0.000     2.055    vga_data_gen/bird_top_y_reg[4]_i_258_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.368 r  vga_data_gen/bird_top_y_reg[4]_i_234/O[3]
                         net (fo=3, routed)           0.704     3.072    vga_data_gen/bird_top_y_reg[4]_i_234_n_4
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.330     3.402 f  vga_data_gen/bird_top_y[4]_i_236/O
                         net (fo=2, routed)           0.610     4.012    vga_data_gen/bird_top_y[4]_i_236_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.328     4.340 r  vga_data_gen/bird_top_y[4]_i_183/O
                         net (fo=2, routed)           0.689     5.029    vga_data_gen/bird_top_y[4]_i_183_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.427 r  vga_data_gen/bird_top_y_reg[4]_i_133/CO[3]
                         net (fo=1, routed)           0.009     5.436    vga_data_gen/bird_top_y_reg[4]_i_133_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.550 r  vga_data_gen/bird_top_y_reg[4]_i_94/CO[3]
                         net (fo=1, routed)           0.000     5.550    vga_data_gen/bird_top_y_reg[4]_i_94_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.863 r  vga_data_gen/bird_top_y_reg[4]_i_73/O[3]
                         net (fo=19, routed)          1.215     7.078    vga_data_gen_n_5
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.306     7.384 r  bird_top_y[4]_i_123/O
                         net (fo=1, routed)           0.000     7.384    bird_top_y[4]_i_123_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.934 r  bird_top_y_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.934    bird_top_y_reg[4]_i_81_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.268 r  bird_top_y_reg[4]_i_112/O[1]
                         net (fo=2, routed)           0.525     8.793    bird_top_y_reg[4]_i_112_n_6
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.303     9.096 r  bird_top_y[4]_i_148/O
                         net (fo=1, routed)           0.000     9.096    bird_top_y[4]_i_148_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.494 r  bird_top_y_reg[4]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.494    bird_top_y_reg[4]_i_103_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.716 r  bird_top_y_reg[4]_i_79/O[0]
                         net (fo=1, routed)           0.840    10.556    vga_data_gen/count_win_reg[29]_0[0]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.299    10.855 r  vga_data_gen/bird_top_y[4]_i_74/O
                         net (fo=1, routed)           0.000    10.855    vga_data_gen/bird_top_y[4]_i_74_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.231 r  vga_data_gen/bird_top_y_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.231    vga_data_gen/bird_top_y_reg[4]_i_47_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.554 f  vga_data_gen/bird_top_y_reg[4]_i_25/O[1]
                         net (fo=2, routed)           0.651    12.204    vga_data_gen_n_26
    SLICE_X9Y26          LUT1 (Prop_lut1_I0_O)        0.306    12.510 r  bird_top_y[4]_i_69/O
                         net (fo=1, routed)           0.000    12.510    bird_top_y[4]_i_69_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.911 r  bird_top_y_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.911    bird_top_y_reg[4]_i_40_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.133 r  bird_top_y_reg[4]_i_22/O[0]
                         net (fo=1, routed)           0.904    14.037    vga_data_gen/count_win_reg[19]_0[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.299    14.336 r  vga_data_gen/bird_top_y[4]_i_23/O
                         net (fo=1, routed)           0.403    14.739    vga_data_gen/bird_top_y[4]_i_23_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.124    14.863 f  vga_data_gen/bird_top_y[4]_i_11/O
                         net (fo=5, routed)           1.528    16.391    vga_data_gen/bird_top_y[4]_i_11_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.124    16.515 r  vga_data_gen/bird_top_y[4]_i_4/O
                         net (fo=1, routed)           0.569    17.084    vga_data_gen/bird_top_y[4]_i_4_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.604 r  vga_data_gen/bird_top_y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.604    vga_data_gen/bird_top_y_reg[4]_i_1_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.721 r  vga_data_gen/bird_top_y_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.721    vga_data_gen/bird_top_y_reg[8]_i_1_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.838 r  vga_data_gen/bird_top_y_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.838    vga_data_gen/bird_top_y_reg[12]_i_1_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.955 r  vga_data_gen/bird_top_y_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.955    vga_data_gen/bird_top_y_reg[16]_i_1_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.072 r  vga_data_gen/bird_top_y_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    18.072    vga_data_gen/bird_top_y_reg[20]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.387 r  vga_data_gen/bird_top_y_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.387    vga_data_gen/bird_top_y_reg[24]_i_1_n_4
    SLICE_X6Y50          FDRE                                         r  vga_data_gen/bird_top_y_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         1.604    23.584    vga_data_gen/clk_out1
    SLICE_X6Y50          FDRE                                         r  vga_data_gen/bird_top_y_reg[24]/C
                         clock pessimism              0.487    24.071    
                         clock uncertainty           -0.087    23.984    
    SLICE_X6Y50          FDRE (Setup_fdre_C_D)        0.109    24.093    vga_data_gen/bird_top_y_reg[24]
  -------------------------------------------------------------------
                         required time                         24.093    
                         arrival time                         -18.387    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 vga_data_gen/count_win_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_data_gen/r_bird_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.126ns  (logic 9.261ns (48.420%)  route 9.865ns (51.580%))
  Logic Levels:           33  (CARRY4=23 LUT1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 23.668 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         1.886    -0.654    vga_data_gen/clk_out1
    SLICE_X1Y20          FDRE                                         r  vga_data_gen/count_win_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  vga_data_gen/count_win_reg[3]/Q
                         net (fo=21, routed)          0.834     0.636    vga_data_gen/count_win_reg[3]
    SLICE_X6Y20          LUT3 (Prop_lut3_I1_O)        0.124     0.760 r  vga_data_gen/bird_top_y[4]_i_318/O
                         net (fo=1, routed)           0.541     1.301    vga_data_gen/bird_top_y[4]_i_318_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.827 r  vga_data_gen/bird_top_y_reg[4]_i_298/CO[3]
                         net (fo=1, routed)           0.000     1.827    vga_data_gen/bird_top_y_reg[4]_i_298_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  vga_data_gen/bird_top_y_reg[4]_i_280/CO[3]
                         net (fo=1, routed)           0.000     1.941    vga_data_gen/bird_top_y_reg[4]_i_280_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  vga_data_gen/bird_top_y_reg[4]_i_258/CO[3]
                         net (fo=1, routed)           0.000     2.055    vga_data_gen/bird_top_y_reg[4]_i_258_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.368 r  vga_data_gen/bird_top_y_reg[4]_i_234/O[3]
                         net (fo=3, routed)           0.704     3.072    vga_data_gen/bird_top_y_reg[4]_i_234_n_4
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.330     3.402 f  vga_data_gen/bird_top_y[4]_i_236/O
                         net (fo=2, routed)           0.610     4.012    vga_data_gen/bird_top_y[4]_i_236_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.328     4.340 r  vga_data_gen/bird_top_y[4]_i_183/O
                         net (fo=2, routed)           0.689     5.029    vga_data_gen/bird_top_y[4]_i_183_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.427 r  vga_data_gen/bird_top_y_reg[4]_i_133/CO[3]
                         net (fo=1, routed)           0.009     5.436    vga_data_gen/bird_top_y_reg[4]_i_133_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.550 r  vga_data_gen/bird_top_y_reg[4]_i_94/CO[3]
                         net (fo=1, routed)           0.000     5.550    vga_data_gen/bird_top_y_reg[4]_i_94_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.863 r  vga_data_gen/bird_top_y_reg[4]_i_73/O[3]
                         net (fo=19, routed)          1.215     7.078    vga_data_gen_n_5
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.306     7.384 r  bird_top_y[4]_i_123/O
                         net (fo=1, routed)           0.000     7.384    bird_top_y[4]_i_123_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.934 r  bird_top_y_reg[4]_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.934    bird_top_y_reg[4]_i_81_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.268 r  bird_top_y_reg[4]_i_112/O[1]
                         net (fo=2, routed)           0.525     8.793    bird_top_y_reg[4]_i_112_n_6
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.303     9.096 r  bird_top_y[4]_i_148/O
                         net (fo=1, routed)           0.000     9.096    bird_top_y[4]_i_148_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.494 r  bird_top_y_reg[4]_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.494    bird_top_y_reg[4]_i_103_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.716 r  bird_top_y_reg[4]_i_79/O[0]
                         net (fo=1, routed)           0.840    10.556    vga_data_gen/count_win_reg[29]_0[0]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.299    10.855 r  vga_data_gen/bird_top_y[4]_i_74/O
                         net (fo=1, routed)           0.000    10.855    vga_data_gen/bird_top_y[4]_i_74_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.231 r  vga_data_gen/bird_top_y_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.231    vga_data_gen/bird_top_y_reg[4]_i_47_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.554 f  vga_data_gen/bird_top_y_reg[4]_i_25/O[1]
                         net (fo=2, routed)           0.651    12.204    vga_data_gen_n_26
    SLICE_X9Y26          LUT1 (Prop_lut1_I0_O)        0.306    12.510 r  bird_top_y[4]_i_69/O
                         net (fo=1, routed)           0.000    12.510    bird_top_y[4]_i_69_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.911 r  bird_top_y_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.911    bird_top_y_reg[4]_i_40_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.133 f  bird_top_y_reg[4]_i_22/O[0]
                         net (fo=1, routed)           0.904    14.037    vga_data_gen/count_win_reg[19]_0[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.299    14.336 f  vga_data_gen/bird_top_y[4]_i_23/O
                         net (fo=1, routed)           0.403    14.739    vga_data_gen/bird_top_y[4]_i_23_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.124    14.863 r  vga_data_gen/bird_top_y[4]_i_11/O
                         net (fo=5, routed)           1.451    16.314    vga_data_gen/bird_top_y[4]_i_11_n_0
    SLICE_X14Y38         LUT5 (Prop_lut5_I0_O)        0.124    16.438 r  vga_data_gen/r_bird[0]_i_2/O
                         net (fo=1, routed)           0.491    16.929    vga_data_gen/bird_top_y1
    SLICE_X17Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.455 r  vga_data_gen/r_bird_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.455    vga_data_gen/r_bird_reg[0]_i_1_n_0
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.569 r  vga_data_gen/r_bird_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.569    vga_data_gen/r_bird_reg[4]_i_1_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.683 r  vga_data_gen/r_bird_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.683    vga_data_gen/r_bird_reg[8]_i_1_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.797 r  vga_data_gen/r_bird_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.797    vga_data_gen/r_bird_reg[12]_i_1_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.911 r  vga_data_gen/r_bird_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.911    vga_data_gen/r_bird_reg[16]_i_1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.025 r  vga_data_gen/r_bird_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.025    vga_data_gen/r_bird_reg[20]_i_1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.139 r  vga_data_gen/r_bird_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.139    vga_data_gen/r_bird_reg[24]_i_1_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.473 r  vga_data_gen/r_bird_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.473    vga_data_gen/r_bird_reg[28]_i_1_n_6
    SLICE_X17Y45         FDRE                                         r  vga_data_gen/r_bird_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         1.689    23.668    vga_data_gen/clk_out1
    SLICE_X17Y45         FDRE                                         r  vga_data_gen/r_bird_reg[29]/C
                         clock pessimism              0.568    24.236    
                         clock uncertainty           -0.087    24.149    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.062    24.211    vga_data_gen/r_bird_reg[29]
  -------------------------------------------------------------------
                         required time                         24.211    
                         arrival time                         -18.473    
  -------------------------------------------------------------------
                         slack                                  5.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 vga_data_gen/up_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_data_gen/up_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.288ns (47.790%)  route 0.315ns (52.210%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         0.576    -0.588    vga_data_gen/clk_out1
    SLICE_X9Y52          FDRE                                         r  vga_data_gen/up_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_data_gen/up_reg[0]/Q
                         net (fo=3, routed)           0.315    -0.133    vga_data_gen/up_reg_n_0_[0]
    SLICE_X7Y47          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     0.014 r  vga_data_gen/up_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.014    vga_data_gen/up0[1]
    SLICE_X7Y47          FDRE                                         r  vga_data_gen/up_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         0.947    -0.726    vga_data_gen/clk_out1
    SLICE_X7Y47          FDRE                                         r  vga_data_gen/up_reg[1]/C
                         clock pessimism              0.504    -0.222    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.105    -0.117    vga_data_gen/up_reg[1]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 vga_data_gen/max_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            L/seg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.227%)  route 0.254ns (57.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         0.671    -0.493    vga_data_gen/clk_out1
    SLICE_X3Y49          FDRE                                         r  vga_data_gen/max_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  vga_data_gen/max_score_reg[0]/Q
                         net (fo=7, routed)           0.254    -0.097    vga_data_gen/seg_reg[4][0]
    SLICE_X0Y51          LUT6 (Prop_lut6_I3_O)        0.045    -0.052 r  vga_data_gen/seg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.052    L/D[2]
    SLICE_X0Y51          FDRE                                         r  L/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         0.878    -0.795    L/clk_out1
    SLICE_X0Y51          FDRE                                         r  L/seg_reg[4]/C
                         clock pessimism              0.504    -0.291    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.092    -0.199    L/seg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_data_gen/up_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_data_gen/up_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.308ns (49.467%)  route 0.315ns (50.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         0.576    -0.588    vga_data_gen/clk_out1
    SLICE_X9Y52          FDRE                                         r  vga_data_gen/up_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_data_gen/up_reg[0]/Q
                         net (fo=3, routed)           0.315    -0.133    vga_data_gen/up_reg_n_0_[0]
    SLICE_X7Y47          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     0.034 r  vga_data_gen/up_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.034    vga_data_gen/up0[3]
    SLICE_X7Y47          FDRE                                         r  vga_data_gen/up_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         0.947    -0.726    vga_data_gen/clk_out1
    SLICE_X7Y47          FDRE                                         r  vga_data_gen/up_reg[3]/C
                         clock pessimism              0.504    -0.222    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.105    -0.117    vga_data_gen/up_reg[3]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vga_data_gen/up_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_data_gen/up_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.316ns (50.108%)  route 0.315ns (49.892%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         0.576    -0.588    vga_data_gen/clk_out1
    SLICE_X9Y52          FDRE                                         r  vga_data_gen/up_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_data_gen/up_reg[0]/Q
                         net (fo=3, routed)           0.315    -0.133    vga_data_gen/up_reg_n_0_[0]
    SLICE_X7Y47          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     0.042 r  vga_data_gen/up_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.042    vga_data_gen/up0[2]
    SLICE_X7Y47          FDRE                                         r  vga_data_gen/up_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         0.947    -0.726    vga_data_gen/clk_out1
    SLICE_X7Y47          FDRE                                         r  vga_data_gen/up_reg[2]/C
                         clock pessimism              0.504    -0.222    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.105    -0.117    vga_data_gen/up_reg[2]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vga_data_gen/up_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_data_gen/up_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         0.670    -0.494    vga_data_gen/clk_out1
    SLICE_X7Y49          FDRE                                         r  vga_data_gen/up_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  vga_data_gen/up_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.232    vga_data_gen/up_reg_n_0_[12]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.072 r  vga_data_gen/up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.072    vga_data_gen/up_reg[12]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.018 r  vga_data_gen/up_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.018    vga_data_gen/up0[13]
    SLICE_X7Y50          FDRE                                         r  vga_data_gen/up_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         0.875    -0.798    vga_data_gen/clk_out1
    SLICE_X7Y50          FDRE                                         r  vga_data_gen/up_reg[13]/C
                         clock pessimism              0.504    -0.294    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105    -0.189    vga_data_gen/up_reg[13]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga_data_gen/up_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_data_gen/up_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.330ns (51.191%)  route 0.315ns (48.809%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         0.576    -0.588    vga_data_gen/clk_out1
    SLICE_X9Y52          FDRE                                         r  vga_data_gen/up_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_data_gen/up_reg[0]/Q
                         net (fo=3, routed)           0.315    -0.133    vga_data_gen/up_reg_n_0_[0]
    SLICE_X7Y47          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189     0.056 r  vga_data_gen/up_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.056    vga_data_gen/up0[4]
    SLICE_X7Y47          FDRE                                         r  vga_data_gen/up_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         0.947    -0.726    vga_data_gen/clk_out1
    SLICE_X7Y47          FDRE                                         r  vga_data_gen/up_reg[4]/C
                         clock pessimism              0.504    -0.222    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.105    -0.117    vga_data_gen/up_reg[4]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_data_gen/up_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_data_gen/up_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         0.670    -0.494    vga_data_gen/clk_out1
    SLICE_X7Y49          FDRE                                         r  vga_data_gen/up_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  vga_data_gen/up_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.232    vga_data_gen/up_reg_n_0_[12]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.072 r  vga_data_gen/up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.072    vga_data_gen/up_reg[12]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.007 r  vga_data_gen/up_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.007    vga_data_gen/up0[15]
    SLICE_X7Y50          FDRE                                         r  vga_data_gen/up_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         0.875    -0.798    vga_data_gen/clk_out1
    SLICE_X7Y50          FDRE                                         r  vga_data_gen/up_reg[15]/C
                         clock pessimism              0.504    -0.294    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105    -0.189    vga_data_gen/up_reg[15]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 vga_data_gen/y_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_data_gen/vsync_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.227ns (43.923%)  route 0.290ns (56.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         0.642    -0.522    vga_data_gen/clk_out1
    SLICE_X9Y49          FDRE                                         r  vga_data_gen/y_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.128    -0.394 r  vga_data_gen/y_cnt_reg[9]/Q
                         net (fo=18, routed)          0.290    -0.104    vga_data_gen/y_cnt_reg_n_0_[9]
    SLICE_X8Y50          LUT6 (Prop_lut6_I2_O)        0.099    -0.005 r  vga_data_gen/vsync_r_i_1/O
                         net (fo=1, routed)           0.000    -0.005    vga_data_gen/vsync_r_i_1_n_0
    SLICE_X8Y50          FDSE                                         r  vga_data_gen/vsync_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         0.847    -0.826    vga_data_gen/clk_out1
    SLICE_X8Y50          FDSE                                         r  vga_data_gen/vsync_r_reg/C
                         clock pessimism              0.504    -0.322    
    SLICE_X8Y50          FDSE (Hold_fdse_C_D)         0.121    -0.201    vga_data_gen/vsync_r_reg
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 vga_data_gen/up_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_data_gen/up_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         0.670    -0.494    vga_data_gen/clk_out1
    SLICE_X7Y49          FDRE                                         r  vga_data_gen/up_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  vga_data_gen/up_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.232    vga_data_gen/up_reg_n_0_[12]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.072 r  vga_data_gen/up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.072    vga_data_gen/up_reg[12]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.018 r  vga_data_gen/up_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.018    vga_data_gen/up0[14]
    SLICE_X7Y50          FDRE                                         r  vga_data_gen/up_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         0.875    -0.798    vga_data_gen/clk_out1
    SLICE_X7Y50          FDRE                                         r  vga_data_gen/up_reg[14]/C
                         clock pessimism              0.504    -0.294    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105    -0.189    vga_data_gen/up_reg[14]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 vga_data_gen/up_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_data_gen/up_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         0.670    -0.494    vga_data_gen/clk_out1
    SLICE_X7Y49          FDRE                                         r  vga_data_gen/up_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  vga_data_gen/up_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.232    vga_data_gen/up_reg_n_0_[12]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.072 r  vga_data_gen/up_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.072    vga_data_gen/up_reg[12]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.018 r  vga_data_gen/up_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.018    vga_data_gen/up0[16]
    SLICE_X7Y50          FDRE                                         r  vga_data_gen/up_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=445, routed)         0.875    -0.798    vga_data_gen/clk_out1
    SLICE_X7Y50          FDRE                                         r  vga_data_gen/up_reg[16]/C
                         clock pessimism              0.504    -0.294    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105    -0.189    vga_data_gen/up_reg[16]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y50      L/an_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X4Y56      L/an_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y49      L/an_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y60      L/an_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X6Y46      vga_data_gen/bird_top_y_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X6Y46      vga_data_gen/bird_top_y_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X6Y46      vga_data_gen/bird_top_y_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X6Y46      vga_data_gen/bird_top_y_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y49      L/an_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y46      vga_data_gen/bird_top_y_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y46      vga_data_gen/bird_top_y_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y46      vga_data_gen/bird_top_y_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y46      vga_data_gen/bird_top_y_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y42      vga_data_gen/k_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y40      vga_data_gen/k_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y47      vga_data_gen/bird_top_y_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y49      vga_data_gen/max_score_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y49      vga_data_gen/max_score_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y49      L/an_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y60      L/an_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y63      vga_data_gen/count_H_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y63      vga_data_gen/count_H_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y63      vga_data_gen/count_H_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y57      vga_data_gen/count_H_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y57      vga_data_gen/count_H_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y57      vga_data_gen/count_H_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y57      vga_data_gen/count_H_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y58      vga_data_gen/count_H_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT



