-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Sat Jan 22 17:05:43 EST 2022                        

Solution Settings: axi_test.v1
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/axI_test_tb.cpp
    $PROJECT_HOME/src/axi_test.cpp
      $PROJECT_HOME/include/axi_test.h
        $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /axi_test/core                     104      31         35            1  0          
    Design Total:                      104      31         35            1  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 10.000             20.00    0.000000 /axi_test/core           
    
  I/O Data Ranges
    Port             Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ---------------- ---- -------- --------- --------- ------- -------- --------
    clk              IN   Unsigned         1                                     
    rst              IN   Unsigned         1                                     
    run:rsc.vld      IN   Unsigned         1                                     
    a:rsc.dat        IN   Unsigned       512                                     
    complete:rsc.rdy IN   Unsigned         1                                     
    run:rsc.rdy      OUT  Unsigned         1                                     
    a:rsc.triosy.lz  OUT  Unsigned         1                                     
    b:rsc.dat        OUT  Unsigned       512                                     
    b:rsc.triosy.lz  OUT  Unsigned         1                                     
    complete:rsc.vld OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /axi_test/run:rsc
      Memory Component: ccs_sync_in_wait             Size:         1 x 1
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /axi_test/run     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /axi_test/a:rsc
      Memory Component: ccs_in                       Size:         1 x 512
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable    Indices Phys Memory Address     
      ----------- ------- -----------------------
      /axi_test/a   0:511 00000000-00000000 (0-0) 
      
    Resource Name: /axi_test/b:rsc
      Memory Component: ccs_out                      Size:         1 x 512
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable    Indices Phys Memory Address     
      ----------- ------- -----------------------
      /axi_test/b   0:511 00000000-00000000 (0-0) 
      
    Resource Name: /axi_test/complete:rsc
      Memory Component: ccs_sync_out_wait            Size:         1 x 1
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable           Indices Phys Memory Address     
      ------------------ ------- -----------------------
      /axi_test/complete     0:0 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field      Interface Range  Range Expression              Expression Limits 
    -------------- ---------------- ----------------------------- -----------------
    /axi_test/a[M] a_rsc_dat[511:0] a_rsc_dat[(M)*32+32-1:(M)*32] M<16              
    /axi_test/b[M] b_rsc_dat[511:0] b_rsc_dat[(M)*32+32-1:(M)*32] M<16              
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process        Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    -------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /axi_test/core core:rlp           Infinite       1           36  360.00 ns                       
    /axi_test/core  main              Infinite       3           35  350.00 ns                       
    /axi_test/core   ADD_LOOP               16       2           32  320.00 ns                       
    
  Loop Execution Profile
    Process        Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------- ---------------- ------------ -------------------------- ----------------- --------
    /axi_test/core core:rlp                   1                        2.78               35           
    /axi_test/core  main                      3                        8.33               35           
    /axi_test/core   ADD_LOOP                32                       88.89               32           
    
  End of Report
