Oh no...

Cycle: 6
RARS instruction number: 3	Instruction: addi x7,x0,5
Expected:	Register Write to Reg: 0x07 Val: 0x00000005
Got     :	Register Write to Reg: 0x07 Val: 0x74565000
Incorrect write

Cycle: 8
RARS instruction number: 5	Instruction: add x9,x7,x8
Expected:	Register Write to Reg: 0x09 Val: 0x0000000F
Got     :	Register Write to Reg: 0x09 Val: 0x7456500A
Incorrect write

Cycle: 9
RARS instruction number: 6	Instruction: sub x10,x8,x7
Expected:	Register Write to Reg: 0x0A Val: 0x00000005
Got     :	Register Write to Reg: 0x0A Val: 0x8BA9B00A
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


