;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, -0
	ADD #10, <0
	SUB 2, 10
	SUB 2, 10
	DAT #112, #10
	SLT 20, -0
	SLT 20, -0
	SUB @0, @502
	SUB @-20, 100
	SUB 20, 12
	SUB 112, @10
	SUB 112, @10
	SUB 112, @10
	JMN <-12, #700
	SLT 121, 0
	SUB #12, @-0
	SUB #12, @-0
	SPL 20, #12
	SPL 20, #12
	SPL 0, <-2
	SPL 112, #10
	ADD #10, <0
	SUB @121, 101
	SUB -200, <120
	SUB -200, <120
	ADD #10, <0
	MOV #-1, <-20
	SUB @-20, 100
	SUB -200, <420
	ADD 130, 9
	SLT 20, 12
	SUB -200, <150
	SUB 1, 20
	SUB 1, 20
	MOV -1, <-20
	CMP -1, <-20
	JMP @200, @0
	JMP <-620, 900
	ADD #200, <1
	ADD 210, 60
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
