// Seed: 1004183274
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_16;
  assign id_10 = id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd31,
    parameter id_5 = 32'd78
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5
);
  input wire _id_5;
  inout wire id_4;
  input wire id_3;
  inout wire _id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_1,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_1,
      id_1,
      id_4,
      id_4
  );
  logic [-1 'b0 : id_2  !=?  id_5] id_6;
  ;
endmodule
