

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Fri Jul 26 23:06:39 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        decoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.461 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    559|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   4|      0|     24|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|    291|    -|
|Register         |        -|   -|    634|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   4|    634|    874|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   4|      1|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_12s_26_1_1_U2  |mul_16s_12s_26_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_13s_26_1_1_U1  |mul_16s_13s_26_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_13s_26_1_1_U3  |mul_16s_13s_26_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_13s_26_1_1_U4  |mul_16s_13s_26_1_1  |        0|   1|  0|   6|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   4|  0|  24|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln58_256_fu_594_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_257_fu_600_p2  |         +|   0|  0|  16|          16|           9|
    |add_ln58_258_fu_606_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_259_fu_612_p2  |         +|   0|  0|  16|          16|           9|
    |add_ln58_260_fu_617_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_261_fu_623_p2  |         +|   0|  0|  16|          16|          10|
    |add_ln58_262_fu_628_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_263_fu_648_p2  |         +|   0|  0|  16|          16|           8|
    |add_ln58_264_fu_654_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_265_fu_659_p2  |         +|   0|  0|  16|          16|           9|
    |add_ln58_266_fu_665_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_267_fu_670_p2  |         +|   0|  0|  16|          16|           9|
    |add_ln58_268_fu_676_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_269_fu_681_p2  |         +|   0|  0|  16|          16|          10|
    |add_ln58_270_fu_687_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_271_fu_709_p2  |         +|   0|  0|  16|          16|          10|
    |add_ln58_272_fu_715_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_273_fu_577_p2  |         +|   0|  0|  16|          16|           8|
    |add_ln58_274_fu_583_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_275_fu_720_p2  |         +|   0|  0|  16|          16|           9|
    |add_ln58_276_fu_726_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_277_fu_731_p2  |         +|   0|  0|  16|          16|           9|
    |add_ln58_278_fu_737_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_279_fu_742_p2  |         +|   0|  0|  16|          16|           9|
    |add_ln58_280_fu_748_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_281_fu_756_p2  |         +|   0|  0|  16|          16|           9|
    |add_ln58_282_fu_762_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_283_fu_767_p2  |         +|   0|  0|  16|          16|           9|
    |add_ln58_284_fu_773_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_285_fu_778_p2  |         +|   0|  0|  21|          14|           9|
    |add_ln58_286_fu_788_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln58_fu_589_p2      |         +|   0|  0|  16|          16|           9|
    |add_ln73_fu_561_p2      |         +|   0|  0|  33|          26|          26|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 559|         537|         429|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          9|    1|          9|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |grp_fu_148_p0            |  21|          5|   16|         80|
    |grp_fu_148_p1            |  37|          9|   13|        117|
    |grp_fu_149_p0            |  21|          5|   16|         80|
    |grp_fu_149_p1            |  33|          8|   12|         96|
    |grp_fu_150_p0            |  25|          6|   16|         96|
    |grp_fu_150_p1            |  37|          9|   13|        117|
    |grp_fu_151_p0            |  25|          6|   16|         96|
    |grp_fu_151_p1            |  37|          9|   13|        117|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 291|         70|  118|        812|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln58_256_reg_973         |  16|   0|   16|          0|
    |add_ln58_258_reg_978         |  16|   0|   16|          0|
    |add_ln58_260_reg_983         |  16|   0|   16|          0|
    |add_ln58_262_reg_988         |  16|   0|   16|          0|
    |add_ln58_264_reg_998         |  16|   0|   16|          0|
    |add_ln58_266_reg_1003        |  16|   0|   16|          0|
    |add_ln58_268_reg_1008        |  16|   0|   16|          0|
    |add_ln58_270_reg_1013        |  16|   0|   16|          0|
    |add_ln58_272_reg_1023        |  16|   0|   16|          0|
    |add_ln58_274_reg_968         |  16|   0|   16|          0|
    |add_ln58_276_reg_1028        |  16|   0|   16|          0|
    |add_ln58_278_reg_1033        |  16|   0|   16|          0|
    |add_ln58_280_reg_1038        |  16|   0|   16|          0|
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_port_reg_data_1_val       |  16|   0|   16|          0|
    |data_1_val_read_reg_939      |  16|   0|   16|          0|
    |reg_501                      |  16|   0|   16|          0|
    |reg_505                      |  16|   0|   16|          0|
    |reg_509                      |  16|   0|   16|          0|
    |reg_513                      |  16|   0|   16|          0|
    |reg_517                      |  16|   0|   16|          0|
    |sext_ln70_46_reg_945         |  26|   0|   26|          0|
    |sext_ln70_reg_876            |  26|   0|   26|          0|
    |trunc_ln42_10_reg_909        |  16|   0|   16|          0|
    |trunc_ln42_11_reg_914        |  16|   0|   16|          0|
    |trunc_ln42_12_reg_919        |  16|   0|   16|          0|
    |trunc_ln42_13_reg_924        |  16|   0|   16|          0|
    |trunc_ln42_14_reg_929        |  16|   0|   16|          0|
    |trunc_ln42_15_reg_934        |  16|   0|   16|          0|
    |trunc_ln42_16_reg_953        |  16|   0|   16|          0|
    |trunc_ln42_18_reg_958        |  16|   0|   16|          0|
    |trunc_ln42_19_reg_963        |  16|   0|   16|          0|
    |trunc_ln42_30_reg_1018       |  13|   0|   13|          0|
    |trunc_ln42_4_reg_884         |  16|   0|   16|          0|
    |trunc_ln42_5_reg_889         |  16|   0|   16|          0|
    |trunc_ln42_6_reg_894         |  16|   0|   16|          0|
    |trunc_ln42_7_reg_899         |  16|   0|   16|          0|
    |trunc_ln42_8_reg_904         |  16|   0|   16|          0|
    |trunc_ln42_s_reg_993         |  15|   0|   15|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 634|   0|  634|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+--------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_ce         |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_0   |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_1   |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_2   |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_3   |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_4   |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_5   |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_6   |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_7   |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_8   |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_9   |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_10  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_11  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_12  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_13  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_14  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_15  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|data_0_val    |   in|   16|     ap_none|                                                                  data_0_val|        scalar|
|data_1_val    |   in|   16|     ap_none|                                                                  data_1_val|        scalar|
+--------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

