<ol><li>**BEING TESTED** Increased DMI native layer fifo depth for input channels from 2 to 4. Impacts the r_fifo (read responses) &amp; b_fifo (write responses). file: hw-ncr/rtl/dmi/src/dmi_native_interface.tachl<br/><ol><li>When the depth ==2 there is extra muxing/selection logic added in the output of the fifos and is removed when the depth is greater than 2. </li></ol></li><li>Added pipe for DTW DBG Request/Response messages within the concerto mux. file: hw-ncr/cpr/tachl/dmi.tachl.cpr<ol><li>The DTW DBG Request and Response messages are not performance critical and should be piped to aid in any internal trace_capture timing paths. </li><li>{<br/>&quot;parameterName&quot;: &quot;dtwDbgRsp&quot;,<br/>&quot;type&quot;: &quot;object&quot;,<br/>&quot;reference&quot;: &quot;$TACHL_CPR_DIR/lib/reqRspParam.tachl.cpr#RspParam&quot;,<br/>&quot;parameterType&quot;: &quot;architecture&quot;,<br/>&quot;formula&quot;: &quot;<strong><span class="legacy-color-text-red2">_self.enablePipe = 1</span></strong>;\n_self.pipeDepth = 2;\n_self.dpPresent = 0;\n_self.wNdpBits = system.concertocresponsemessagefields.wDTWDBGrspNdp;\n_self.wDpBits = 0;\nreturn _self&quot;<br/>},</li><li>{<br/>&quot;parameterName&quot;: &quot;dtwDbgReq&quot;,<br/>&quot;type&quot;: &quot;object&quot;,<br/>&quot;reference&quot;: &quot;$TACHL_CPR_DIR/lib/reqRspParam.tachl.cpr#ReqParam&quot;,<br/>&quot;parameterType&quot;: &quot;architecture&quot;,<br/>&quot;formula&quot;: &quot;<span class="legacy-color-text-red2"><strong>_self.enablePipe = 1</strong></span>;\n_self.pipeDepth = 2;\n_self.dpPresent = 1;\n if (system.ResilienceEnable) {\n if (system.TIResiliencyProtectionType === 'SECDED') {\n _self.dpProtection = 'ecc';\n }\n if (system.TIResiliencyProtectionType === 'PARITY') {\n _self.dpProtection = 'parity';\n }\n};\n_self.wNdpBits = system.concertocrequestmessagefields.wDTWDBGNdp;\n_self.wDpBits = unit.Interfaces.external.params.wData;\nreturn _self&quot;<br/>},</li></ol></li><li>Added pipe for DTW Request messages within the concerto mux. file: hw-ncr/cpr/tachl/dmi.tachl.cpr<ol><li>This is conditional based on if ECC error correction is being done. If so then these messages must be piped within the concerto mux.</li><li>{<br/>&quot;parameterName&quot;: &quot;dtwReq&quot;,<br/>&quot;type&quot;: &quot;object&quot;,<br/>&quot;reference&quot;: &quot;$TACHL_CPR_DIR/lib/reqRspParam.tachl.cpr#ReqParam&quot;,<br/>&quot;parameterType&quot;: &quot;architecture&quot;,<br/>&quot;formula&quot;: &quot;<strong><span class="legacy-color-text-red2">_self.enablePipe = 1</span></strong>;\n_self.pipeDepth = 2;\n_self.dpPresent = 1;\n if (system.ResilienceEnable) {\n if (system.TIResiliencyProtectionType === 'SECDED') {\n _self.dpProtection = 'ecc';\n }\n if (system.TIResiliencyProtectionType === 'PARITY') {\n _self.dpProtection = 'parity';\n }\n};\n_self.wNdpBits = system.concertocrequestmessagefields.wDTWNdp;\n_self.wDpBits = unit.Interfaces.external.params.wData;\nreturn _self;&quot;<br/>},</li></ol></li><li>Removed bypassable option from dmi_protocol_control DRB instantiation. Changed bypassable==0 for this module. </li></ol><p><br/></p>