<stg><name>compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv1_ky</name>


<trans_list>

<trans id="360" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %add51241_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add51241_i_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %add51_1242_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add51_1242_i_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %add51_2243_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add51_2243_i_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %add51_3244_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add51_3244_i_i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %add51_4245_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add51_4245_i_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %add51_5246_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add51_5246_i_i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %add51_6247_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add51_6247_i_i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %add51_7248_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add51_7248_i_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %add51_8249_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="add51_8249_i_i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %ky = alloca i32 1

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %p_cast26_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast26_i_i

]]></Node>
<StgValue><ssdm name="p_cast26_i_i_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %p_cast25_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast25_i_i

]]></Node>
<StgValue><ssdm name="p_cast25_i_i_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:12 %p_cast24_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast24_i_i

]]></Node>
<StgValue><ssdm name="p_cast24_i_i_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:13 %p_cast23_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast23_i_i

]]></Node>
<StgValue><ssdm name="p_cast23_i_i_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:14 %p_cast22_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast22_i_i

]]></Node>
<StgValue><ssdm name="p_cast22_i_i_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:15 %p_cast21_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast21_i_i

]]></Node>
<StgValue><ssdm name="p_cast21_i_i_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:16 %p_cast20_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast20_i_i

]]></Node>
<StgValue><ssdm name="p_cast20_i_i_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:17 %p_cast19_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast19_i_i

]]></Node>
<StgValue><ssdm name="p_cast19_i_i_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:18 %p_smodpost_i_i_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_smodpost_i_i

]]></Node>
<StgValue><ssdm name="p_smodpost_i_i_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:19 %p_cast18_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast18_i_i

]]></Node>
<StgValue><ssdm name="p_cast18_i_i_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:20 %p_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %p_read4

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:21 %y0_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %y0

]]></Node>
<StgValue><ssdm name="y0_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:22 %add_ln168_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln168

]]></Node>
<StgValue><ssdm name="add_ln168_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="8">
<![CDATA[
newFuncRoot:23 %p_cast26_i_i_cast = zext i8 %p_cast26_i_i_read

]]></Node>
<StgValue><ssdm name="p_cast26_i_i_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="8">
<![CDATA[
newFuncRoot:24 %p_cast25_i_i_cast = zext i8 %p_cast25_i_i_read

]]></Node>
<StgValue><ssdm name="p_cast25_i_i_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="8">
<![CDATA[
newFuncRoot:25 %p_cast24_i_i_cast = zext i8 %p_cast24_i_i_read

]]></Node>
<StgValue><ssdm name="p_cast24_i_i_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="8">
<![CDATA[
newFuncRoot:26 %p_cast23_i_i_cast = zext i8 %p_cast23_i_i_read

]]></Node>
<StgValue><ssdm name="p_cast23_i_i_cast"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="8">
<![CDATA[
newFuncRoot:27 %p_cast22_i_i_cast = zext i8 %p_cast22_i_i_read

]]></Node>
<StgValue><ssdm name="p_cast22_i_i_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="8">
<![CDATA[
newFuncRoot:28 %p_cast21_i_i_cast = zext i8 %p_cast21_i_i_read

]]></Node>
<StgValue><ssdm name="p_cast21_i_i_cast"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="8">
<![CDATA[
newFuncRoot:29 %p_cast20_i_i_cast = zext i8 %p_cast20_i_i_read

]]></Node>
<StgValue><ssdm name="p_cast20_i_i_cast"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="8">
<![CDATA[
newFuncRoot:30 %p_cast19_i_i_cast = zext i8 %p_cast19_i_i_read

]]></Node>
<StgValue><ssdm name="p_cast19_i_i_cast"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="8">
<![CDATA[
newFuncRoot:31 %p_cast18_i_i_cast = zext i8 %p_cast18_i_i_read

]]></Node>
<StgValue><ssdm name="p_cast18_i_i_cast"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:34 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:35 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:36 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:37 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i4 0, i4 %ky

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i32 0, i32 %add51_8249_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i32 0, i32 %add51_7248_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41 %store_ln0 = store i32 0, i32 %add51_6247_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42 %store_ln0 = store i32 0, i32 %add51_5246_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43 %store_ln0 = store i32 0, i32 %add51_4245_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %store_ln0 = store i32 0, i32 %add51_3244_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:45 %store_ln0 = store i32 0, i32 %add51_2243_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:46 %store_ln0 = store i32 0, i32 %add51_1242_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %store_ln0 = store i32 0, i32 %add51241_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:48 %br_ln0 = br void %for.inc52.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc52.i.i:0 %ky_2 = load i4 %ky

]]></Node>
<StgValue><ssdm name="ky_2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc52.i.i:1 %icmp_ln161 = icmp_eq  i4 %ky_2, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc52.i.i:2 %add_ln161 = add i4 %ky_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc52.i.i:3 %br_ln161 = br i1 %icmp_ln161, void %for.inc52.split.i.i, void %VITIS_LOOP_172_2.i.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="4">
<![CDATA[
for.inc52.split.i.i:9 %zext_ln168 = zext i4 %ky_2

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc52.split.i.i:10 %add_ln168_1 = add i11 %add_ln168_read, i11 %zext_ln168

]]></Node>
<StgValue><ssdm name="add_ln168_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc52.split.i.i:11 %shl_ln168 = shl i11 %add_ln168_1, i11 2

]]></Node>
<StgValue><ssdm name="shl_ln168"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc52.split.i.i:12 %sub_ln168 = sub i11 %shl_ln168, i11 %add_ln168_1

]]></Node>
<StgValue><ssdm name="sub_ln168"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:13 %zext_ln168_1 = zext i11 %sub_ln168

]]></Node>
<StgValue><ssdm name="zext_ln168_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:14 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln168_1

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:21 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln168_1

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:24 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln168_1

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc52.split.i.i:30 %tmp = add i4 %ky_2, i4 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="4">
<![CDATA[
for.inc52.split.i.i:31 %tmp_cast = zext i4 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc52.split.i.i:32 %empty = add i6 %tmp_cast, i6 %y0_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="63" op_0_bw="6">
<![CDATA[
for.inc52.split.i.i:33 %zext_ln168_4 = zext i6 %empty

]]></Node>
<StgValue><ssdm name="zext_ln168_4"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:34 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="58" op_0_bw="62">
<![CDATA[
for.inc52.split.i.i:35 %trunc_ln168 = trunc i62 %p_read

]]></Node>
<StgValue><ssdm name="trunc_ln168"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="63" op_0_bw="63" op_1_bw="58" op_2_bw="5">
<![CDATA[
for.inc52.split.i.i:36 %p_shl2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i58.i5, i58 %trunc_ln168, i5 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="61" op_0_bw="62">
<![CDATA[
for.inc52.split.i.i:37 %trunc_ln168_1 = trunc i62 %p_read

]]></Node>
<StgValue><ssdm name="trunc_ln168_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="63" op_0_bw="63" op_1_bw="61" op_2_bw="2">
<![CDATA[
for.inc52.split.i.i:38 %p_shl3 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i61.i2, i61 %trunc_ln168_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc52.split.i.i:39 %sub_ln168_1 = sub i63 %p_shl2, i63 %p_shl3

]]></Node>
<StgValue><ssdm name="sub_ln168_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc52.split.i.i:40 %add_ln168_4 = add i63 %sub_ln168_1, i63 %zext_ln168_4

]]></Node>
<StgValue><ssdm name="add_ln168_4"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="63">
<![CDATA[
for.inc52.split.i.i:41 %trunc_ln168_2 = trunc i63 %add_ln168_4

]]></Node>
<StgValue><ssdm name="trunc_ln168_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
for.inc52.split.i.i:42 %p_shl4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln168_2, i3 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="63">
<![CDATA[
for.inc52.split.i.i:43 %trunc_ln168_3 = trunc i63 %add_ln168_4

]]></Node>
<StgValue><ssdm name="trunc_ln168_3"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
for.inc52.split.i.i:44 %p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln168_3, i1 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc52.split.i.i:45 %add_ln168_5 = add i10 %p_shl4, i10 %p_shl5

]]></Node>
<StgValue><ssdm name="add_ln168_5"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:57 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:69 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split.i.i:153 %store_ln161 = store i4 %add_ln161, i4 %ky

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc52.split.i.i:15 %add_ln168_2 = add i11 %sub_ln168, i11 1

]]></Node>
<StgValue><ssdm name="add_ln168_2"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:16 %zext_ln168_2 = zext i11 %add_ln168_2

]]></Node>
<StgValue><ssdm name="zext_ln168_2"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:17 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln168_2

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:22 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln168_2

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:25 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln168_2

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:34 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc52.split.i.i:46 %add_ln168_6 = add i10 %add_ln168_5, i10 %p_cast18_i_i_cast

]]></Node>
<StgValue><ssdm name="add_ln168_6"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:47 %zext_ln168_5 = zext i10 %add_ln168_6

]]></Node>
<StgValue><ssdm name="zext_ln168_5"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:48 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln168_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:49 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:50 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln168_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:51 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:52 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln168_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:53 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:57 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc52.split.i.i:58 %add_ln168_7 = add i10 %add_ln168_5, i10 %p_cast19_i_i_cast

]]></Node>
<StgValue><ssdm name="add_ln168_7"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:59 %zext_ln168_6 = zext i10 %add_ln168_7

]]></Node>
<StgValue><ssdm name="zext_ln168_6"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:60 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln168_6

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:61 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:62 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln168_6

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:63 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:64 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln168_6

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:65 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:69 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc52.split.i.i:70 %add_ln168_8 = add i10 %add_ln168_5, i10 %p_cast20_i_i_cast

]]></Node>
<StgValue><ssdm name="add_ln168_8"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:71 %zext_ln168_7 = zext i10 %add_ln168_8

]]></Node>
<StgValue><ssdm name="zext_ln168_7"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:72 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln168_7

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:73 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:74 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln168_7

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:75 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:76 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln168_7

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:77 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:81 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:93 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:105 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="130" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc52.split.i.i:18 %add_ln168_3 = add i11 %sub_ln168, i11 2

]]></Node>
<StgValue><ssdm name="add_ln168_3"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:19 %zext_ln168_3 = zext i11 %add_ln168_3

]]></Node>
<StgValue><ssdm name="zext_ln168_3"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:20 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln168_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:23 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln168_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:26 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln168_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:49 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:51 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:53 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc52.split.i.i:54 %tmp_9_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88, i2 %p_smodpost_i_i_read

]]></Node>
<StgValue><ssdm name="tmp_9_i_i"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:61 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:63 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:65 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc52.split.i.i:66 %tmp_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97, i2 %p_smodpost_i_i_read

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:73 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:75 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:77 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc52.split.i.i:78 %tmp_8_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100, i2 %p_smodpost_i_i_read

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:81 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc52.split.i.i:82 %add_ln168_9 = add i10 %add_ln168_5, i10 %p_cast21_i_i_cast

]]></Node>
<StgValue><ssdm name="add_ln168_9"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:83 %zext_ln168_8 = zext i10 %add_ln168_9

]]></Node>
<StgValue><ssdm name="zext_ln168_8"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:84 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln168_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:85 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:86 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln168_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:87 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:88 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln168_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:89 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:93 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc52.split.i.i:94 %add_ln168_10 = add i10 %add_ln168_5, i10 %p_cast22_i_i_cast

]]></Node>
<StgValue><ssdm name="add_ln168_10"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:95 %zext_ln168_9 = zext i10 %add_ln168_10

]]></Node>
<StgValue><ssdm name="zext_ln168_9"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:96 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln168_9

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:97 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:98 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln168_9

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:99 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:100 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln168_9

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:101 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:105 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc52.split.i.i:106 %add_ln168_11 = add i10 %add_ln168_5, i10 %p_cast23_i_i_cast

]]></Node>
<StgValue><ssdm name="add_ln168_11"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:107 %zext_ln168_10 = zext i10 %add_ln168_11

]]></Node>
<StgValue><ssdm name="zext_ln168_10"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:108 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln168_10

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:109 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:110 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln168_10

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:111 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:112 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln168_10

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:113 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:117 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:129 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:141 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="177" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:55 %mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84, i32 %tmp_9_i_i

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:67 %mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91, i32 %tmp_i_i

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:79 %mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98, i32 %tmp_8_i_i

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:85 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:87 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:89 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc52.split.i.i:90 %tmp_10_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109, i2 %p_smodpost_i_i_read

]]></Node>
<StgValue><ssdm name="tmp_10_i_i"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:97 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:99 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:101 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc52.split.i.i:102 %tmp_11_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118, i2 %p_smodpost_i_i_read

]]></Node>
<StgValue><ssdm name="tmp_11_i_i"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:109 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:111 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:113 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc52.split.i.i:114 %tmp_12_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121, i2 %p_smodpost_i_i_read

]]></Node>
<StgValue><ssdm name="tmp_12_i_i"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:117 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc52.split.i.i:118 %add_ln168_12 = add i10 %add_ln168_5, i10 %p_cast24_i_i_cast

]]></Node>
<StgValue><ssdm name="add_ln168_12"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:119 %zext_ln168_11 = zext i10 %add_ln168_12

]]></Node>
<StgValue><ssdm name="zext_ln168_11"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:120 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln168_11

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:121 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:122 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln168_11

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:123 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:124 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_131 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln168_11

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_131"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:125 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_132 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_131

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_132"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:129 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc52.split.i.i:130 %add_ln168_13 = add i10 %add_ln168_5, i10 %p_cast25_i_i_cast

]]></Node>
<StgValue><ssdm name="add_ln168_13"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:131 %zext_ln168_12 = zext i10 %add_ln168_13

]]></Node>
<StgValue><ssdm name="zext_ln168_12"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:132 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_134 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln168_12

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_134"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:133 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_135 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_134

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_135"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:134 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_136 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln168_12

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_136"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:135 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_136

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:136 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_138 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln168_12

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_138"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:137 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_139 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_138

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_139"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="11">
<![CDATA[
for.inc52.split.i.i:141 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc52.split.i.i:142 %add_ln168_14 = add i10 %add_ln168_5, i10 %p_cast26_i_i_cast

]]></Node>
<StgValue><ssdm name="add_ln168_14"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:143 %zext_ln168_13 = zext i10 %add_ln168_14

]]></Node>
<StgValue><ssdm name="zext_ln168_13"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:144 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln168_13

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:145 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_142 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_142"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:146 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_143 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln168_13

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_143"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:147 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_144 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_143

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_144"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split.i.i:148 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln168_13

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:149 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_146 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_146"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="219" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:55 %mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84, i32 %tmp_9_i_i

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:67 %mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91, i32 %tmp_i_i

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:79 %mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98, i32 %tmp_8_i_i

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:91 %mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105, i32 %tmp_10_i_i

]]></Node>
<StgValue><ssdm name="mul_3_i_i"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:103 %mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112, i32 %tmp_11_i_i

]]></Node>
<StgValue><ssdm name="mul_4_i_i"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:115 %mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119, i32 %tmp_12_i_i

]]></Node>
<StgValue><ssdm name="mul_5_i_i"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:121 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:123 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:125 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_132 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_131

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_132"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc52.split.i.i:126 %tmp_13_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_132, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130, i2 %p_smodpost_i_i_read

]]></Node>
<StgValue><ssdm name="tmp_13_i_i"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:133 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_135 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_134

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_135"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:135 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_136

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:137 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_139 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_138

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_139"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc52.split.i.i:138 %tmp_14_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_135, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_139, i2 %p_smodpost_i_i_read

]]></Node>
<StgValue><ssdm name="tmp_14_i_i"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:145 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_142 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_142"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="!1"/>
<literal name="p_smodpost_i_i_read" val="!2"/>
<literal name="p_smodpost_i_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:147 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_144 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_143

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_144"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_smodpost_i_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="10">
<![CDATA[
for.inc52.split.i.i:149 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_146 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_146"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc52.split.i.i:150 %tmp_15_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_144, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_146, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_142, i2 %p_smodpost_i_i_read

]]></Node>
<StgValue><ssdm name="tmp_15_i_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="237" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:55 %mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84, i32 %tmp_9_i_i

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:67 %mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91, i32 %tmp_i_i

]]></Node>
<StgValue><ssdm name="mul_1_i_i"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:79 %mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98, i32 %tmp_8_i_i

]]></Node>
<StgValue><ssdm name="mul_2_i_i"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:91 %mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105, i32 %tmp_10_i_i

]]></Node>
<StgValue><ssdm name="mul_3_i_i"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:103 %mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112, i32 %tmp_11_i_i

]]></Node>
<StgValue><ssdm name="mul_4_i_i"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:115 %mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119, i32 %tmp_12_i_i

]]></Node>
<StgValue><ssdm name="mul_5_i_i"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:127 %mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126, i32 %tmp_13_i_i

]]></Node>
<StgValue><ssdm name="mul_6_i_i"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:139 %mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133, i32 %tmp_14_i_i

]]></Node>
<StgValue><ssdm name="mul_7_i_i"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:151 %mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140, i32 %tmp_15_i_i

]]></Node>
<StgValue><ssdm name="mul_8_i_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc52.split.i.i:0 %add51241_i_i_load = load i32 %add51241_i_i

]]></Node>
<StgValue><ssdm name="add51241_i_i_load"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc52.split.i.i:1 %add51_1242_i_i_load = load i32 %add51_1242_i_i

]]></Node>
<StgValue><ssdm name="add51_1242_i_i_load"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc52.split.i.i:2 %add51_2243_i_i_load = load i32 %add51_2243_i_i

]]></Node>
<StgValue><ssdm name="add51_2243_i_i_load"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:56 %v = fadd i32 %add51241_i_i_load, i32 %mul_i_i

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:68 %v_1 = fadd i32 %add51_1242_i_i_load, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="v_1"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:80 %v_2 = fadd i32 %add51_2243_i_i_load, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="v_2"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:91 %mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105, i32 %tmp_10_i_i

]]></Node>
<StgValue><ssdm name="mul_3_i_i"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:103 %mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112, i32 %tmp_11_i_i

]]></Node>
<StgValue><ssdm name="mul_4_i_i"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:115 %mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119, i32 %tmp_12_i_i

]]></Node>
<StgValue><ssdm name="mul_5_i_i"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:127 %mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126, i32 %tmp_13_i_i

]]></Node>
<StgValue><ssdm name="mul_6_i_i"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:139 %mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133, i32 %tmp_14_i_i

]]></Node>
<StgValue><ssdm name="mul_7_i_i"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:151 %mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140, i32 %tmp_15_i_i

]]></Node>
<StgValue><ssdm name="mul_8_i_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc52.split.i.i:3 %add51_3244_i_i_load = load i32 %add51_3244_i_i

]]></Node>
<StgValue><ssdm name="add51_3244_i_i_load"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc52.split.i.i:4 %add51_4245_i_i_load = load i32 %add51_4245_i_i

]]></Node>
<StgValue><ssdm name="add51_4245_i_i_load"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc52.split.i.i:5 %add51_5246_i_i_load = load i32 %add51_5246_i_i

]]></Node>
<StgValue><ssdm name="add51_5246_i_i_load"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:56 %v = fadd i32 %add51241_i_i_load, i32 %mul_i_i

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:68 %v_1 = fadd i32 %add51_1242_i_i_load, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="v_1"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:80 %v_2 = fadd i32 %add51_2243_i_i_load, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="v_2"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:92 %v_3 = fadd i32 %add51_3244_i_i_load, i32 %mul_3_i_i

]]></Node>
<StgValue><ssdm name="v_3"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:104 %v_4 = fadd i32 %add51_4245_i_i_load, i32 %mul_4_i_i

]]></Node>
<StgValue><ssdm name="v_4"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:116 %v_5 = fadd i32 %add51_5246_i_i_load, i32 %mul_5_i_i

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:127 %mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126, i32 %tmp_13_i_i

]]></Node>
<StgValue><ssdm name="mul_6_i_i"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:139 %mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133, i32 %tmp_14_i_i

]]></Node>
<StgValue><ssdm name="mul_7_i_i"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:151 %mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140, i32 %tmp_15_i_i

]]></Node>
<StgValue><ssdm name="mul_8_i_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="270" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc52.split.i.i:6 %add51_6247_i_i_load = load i32 %add51_6247_i_i

]]></Node>
<StgValue><ssdm name="add51_6247_i_i_load"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc52.split.i.i:7 %add51_7248_i_i_load = load i32 %add51_7248_i_i

]]></Node>
<StgValue><ssdm name="add51_7248_i_i_load"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc52.split.i.i:8 %add51_8249_i_i_load = load i32 %add51_8249_i_i

]]></Node>
<StgValue><ssdm name="add51_8249_i_i_load"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:56 %v = fadd i32 %add51241_i_i_load, i32 %mul_i_i

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:68 %v_1 = fadd i32 %add51_1242_i_i_load, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="v_1"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:80 %v_2 = fadd i32 %add51_2243_i_i_load, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="v_2"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:92 %v_3 = fadd i32 %add51_3244_i_i_load, i32 %mul_3_i_i

]]></Node>
<StgValue><ssdm name="v_3"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:104 %v_4 = fadd i32 %add51_4245_i_i_load, i32 %mul_4_i_i

]]></Node>
<StgValue><ssdm name="v_4"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:116 %v_5 = fadd i32 %add51_5246_i_i_load, i32 %mul_5_i_i

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:128 %v_6 = fadd i32 %add51_6247_i_i_load, i32 %mul_6_i_i

]]></Node>
<StgValue><ssdm name="v_6"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:140 %v_7 = fadd i32 %add51_7248_i_i_load, i32 %mul_7_i_i

]]></Node>
<StgValue><ssdm name="v_7"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:152 %v_8 = fadd i32 %add51_8249_i_i_load, i32 %mul_8_i_i

]]></Node>
<StgValue><ssdm name="v_8"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_172_2.i.i.exitStub:0 %add51241_i_i_load_1 = load i32 %add51241_i_i

]]></Node>
<StgValue><ssdm name="add51241_i_i_load_1"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_172_2.i.i.exitStub:1 %add51_1242_i_i_load_1 = load i32 %add51_1242_i_i

]]></Node>
<StgValue><ssdm name="add51_1242_i_i_load_1"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_172_2.i.i.exitStub:2 %add51_2243_i_i_load_1 = load i32 %add51_2243_i_i

]]></Node>
<StgValue><ssdm name="add51_2243_i_i_load_1"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_172_2.i.i.exitStub:3 %add51_3244_i_i_load_1 = load i32 %add51_3244_i_i

]]></Node>
<StgValue><ssdm name="add51_3244_i_i_load_1"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_172_2.i.i.exitStub:4 %add51_4245_i_i_load_1 = load i32 %add51_4245_i_i

]]></Node>
<StgValue><ssdm name="add51_4245_i_i_load_1"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_172_2.i.i.exitStub:5 %add51_5246_i_i_load_1 = load i32 %add51_5246_i_i

]]></Node>
<StgValue><ssdm name="add51_5246_i_i_load_1"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_172_2.i.i.exitStub:6 %add51_6247_i_i_load_1 = load i32 %add51_6247_i_i

]]></Node>
<StgValue><ssdm name="add51_6247_i_i_load_1"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_172_2.i.i.exitStub:7 %add51_7248_i_i_load_1 = load i32 %add51_7248_i_i

]]></Node>
<StgValue><ssdm name="add51_7248_i_i_load_1"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_172_2.i.i.exitStub:8 %add51_8249_i_i_load_1 = load i32 %add51_8249_i_i

]]></Node>
<StgValue><ssdm name="add51_8249_i_i_load_1"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_172_2.i.i.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_8249_i_i_out, i32 %add51_8249_i_i_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_172_2.i.i.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_7248_i_i_out, i32 %add51_7248_i_i_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_172_2.i.i.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_6247_i_i_out, i32 %add51_6247_i_i_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_172_2.i.i.exitStub:12 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_5246_i_i_out, i32 %add51_5246_i_i_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_172_2.i.i.exitStub:13 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_4245_i_i_out, i32 %add51_4245_i_i_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_172_2.i.i.exitStub:14 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_3244_i_i_out, i32 %add51_3244_i_i_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_172_2.i.i.exitStub:15 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_2243_i_i_out, i32 %add51_2243_i_i_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_172_2.i.i.exitStub:16 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_1242_i_i_out, i32 %add51_1242_i_i_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_172_2.i.i.exitStub:17 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51241_i_i_out, i32 %add51241_i_i_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0">
<![CDATA[
VITIS_LOOP_172_2.i.i.exitStub:18 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="282" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:56 %v = fadd i32 %add51241_i_i_load, i32 %mul_i_i

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:68 %v_1 = fadd i32 %add51_1242_i_i_load, i32 %mul_1_i_i

]]></Node>
<StgValue><ssdm name="v_1"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:80 %v_2 = fadd i32 %add51_2243_i_i_load, i32 %mul_2_i_i

]]></Node>
<StgValue><ssdm name="v_2"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:92 %v_3 = fadd i32 %add51_3244_i_i_load, i32 %mul_3_i_i

]]></Node>
<StgValue><ssdm name="v_3"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:104 %v_4 = fadd i32 %add51_4245_i_i_load, i32 %mul_4_i_i

]]></Node>
<StgValue><ssdm name="v_4"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:116 %v_5 = fadd i32 %add51_5246_i_i_load, i32 %mul_5_i_i

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:128 %v_6 = fadd i32 %add51_6247_i_i_load, i32 %mul_6_i_i

]]></Node>
<StgValue><ssdm name="v_6"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:140 %v_7 = fadd i32 %add51_7248_i_i_load, i32 %mul_7_i_i

]]></Node>
<StgValue><ssdm name="v_7"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:152 %v_8 = fadd i32 %add51_8249_i_i_load, i32 %mul_8_i_i

]]></Node>
<StgValue><ssdm name="v_8"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split.i.i:160 %store_ln161 = store i32 %v_2, i32 %add51_2243_i_i

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split.i.i:161 %store_ln161 = store i32 %v_1, i32 %add51_1242_i_i

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split.i.i:162 %store_ln161 = store i32 %v, i32 %add51241_i_i

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="294" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:92 %v_3 = fadd i32 %add51_3244_i_i_load, i32 %mul_3_i_i

]]></Node>
<StgValue><ssdm name="v_3"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:104 %v_4 = fadd i32 %add51_4245_i_i_load, i32 %mul_4_i_i

]]></Node>
<StgValue><ssdm name="v_4"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:116 %v_5 = fadd i32 %add51_5246_i_i_load, i32 %mul_5_i_i

]]></Node>
<StgValue><ssdm name="v_5"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:128 %v_6 = fadd i32 %add51_6247_i_i_load, i32 %mul_6_i_i

]]></Node>
<StgValue><ssdm name="v_6"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:140 %v_7 = fadd i32 %add51_7248_i_i_load, i32 %mul_7_i_i

]]></Node>
<StgValue><ssdm name="v_7"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:152 %v_8 = fadd i32 %add51_8249_i_i_load, i32 %mul_8_i_i

]]></Node>
<StgValue><ssdm name="v_8"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split.i.i:157 %store_ln161 = store i32 %v_5, i32 %add51_5246_i_i

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split.i.i:158 %store_ln161 = store i32 %v_4, i32 %add51_4245_i_i

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split.i.i:159 %store_ln161 = store i32 %v_3, i32 %add51_3244_i_i

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc52.split.i.i:27 %specpipeline_ln162 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln162"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc52.split.i.i:28 %speclooptripcount_ln161 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln161"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc52.split.i.i:29 %specloopname_ln161 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln161"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:128 %v_6 = fadd i32 %add51_6247_i_i_load, i32 %mul_6_i_i

]]></Node>
<StgValue><ssdm name="v_6"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:140 %v_7 = fadd i32 %add51_7248_i_i_load, i32 %mul_7_i_i

]]></Node>
<StgValue><ssdm name="v_7"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split.i.i:152 %v_8 = fadd i32 %add51_8249_i_i_load, i32 %mul_8_i_i

]]></Node>
<StgValue><ssdm name="v_8"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split.i.i:154 %store_ln161 = store i32 %v_8, i32 %add51_8249_i_i

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split.i.i:155 %store_ln161 = store i32 %v_7, i32 %add51_7248_i_i

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split.i.i:156 %store_ln161 = store i32 %v_6, i32 %add51_6247_i_i

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
for.inc52.split.i.i:163 %br_ln161 = br void %for.inc52.i.i

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
