;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit ALU : 
  module ALU : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip extender : UInt<32>, out : UInt<32>}
    
    io.out <= UInt<19>("h07ffff") @[And.scala 44:8]
    node _T = bits(io.extender, 6, 0) @[And.scala 46:19]
    node _T_1 = eq(UInt<5>("h013"), _T) @[Conditional.scala 37:30]
    when _T_1 : @[Conditional.scala 40:58]
      node io_out_lo = bits(io.extender, 31, 20) @[And.scala 49:31]
      node _ex_t_T = bits(io.extender, 31, 31) @[And.scala 50:34]
      node ex_t_lo = bits(io.extender, 31, 31) @[And.scala 50:59]
      node _ex_t_T_1 = cat(UInt<19>("h07ffff"), ex_t_lo) @[Cat.scala 30:58]
      node ex_t_lo_1 = bits(io.extender, 31, 31) @[And.scala 50:85]
      node _ex_t_T_2 = cat(UInt<1>("h00"), ex_t_lo_1) @[Cat.scala 30:58]
      node io_out_hi = mux(_ex_t_T, _ex_t_T_1, _ex_t_T_2) @[And.scala 50:22]
      node _io_out_T = cat(io_out_hi, io_out_lo) @[Cat.scala 30:58]
      io.out <= _io_out_T @[And.scala 51:16]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_2 = eq(UInt<6>("h023"), _T) @[Conditional.scala 37:30]
      when _T_2 : @[Conditional.scala 39:67]
        node out3_lo = bits(io.extender, 11, 7) @[And.scala 55:31]
        node out3_hi = bits(io.extender, 31, 25) @[And.scala 56:31]
        node _ex_t_T_3 = bits(io.extender, 31, 31) @[And.scala 57:34]
        node ex_t_lo_2 = bits(io.extender, 31, 31) @[And.scala 57:59]
        node _ex_t_T_4 = cat(UInt<19>("h07ffff"), ex_t_lo_2) @[Cat.scala 30:58]
        node ex_t_lo_3 = bits(io.extender, 31, 31) @[And.scala 57:85]
        node _ex_t_T_5 = cat(UInt<1>("h00"), ex_t_lo_3) @[Cat.scala 30:58]
        node io_out_hi_1 = mux(_ex_t_T_3, _ex_t_T_4, _ex_t_T_5) @[And.scala 57:22]
        node io_out_lo_1 = cat(out3_hi, out3_lo) @[Cat.scala 30:58]
        node _io_out_T_1 = cat(io_out_hi_1, io_out_lo_1) @[Cat.scala 30:58]
        io.out <= _io_out_T_1 @[And.scala 59:16]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_3 = eq(UInt<7>("h063"), _T) @[Conditional.scala 37:30]
        when _T_3 : @[Conditional.scala 39:67]
          node out1 = bits(io.extender, 7, 7) @[And.scala 63:31]
          node out4_hi = bits(io.extender, 11, 8) @[And.scala 64:31]
          node out4_lo = bits(io.extender, 30, 25) @[And.scala 65:31]
          node _ex_t_T_6 = bits(io.extender, 31, 31) @[And.scala 66:35]
          node ex_t_lo_4 = bits(io.extender, 31, 31) @[And.scala 66:60]
          node _ex_t_T_7 = cat(UInt<19>("h07ffff"), ex_t_lo_4) @[Cat.scala 30:58]
          node ex_t_lo_5 = bits(io.extender, 31, 31) @[And.scala 66:86]
          node _ex_t_T_8 = cat(UInt<1>("h00"), ex_t_lo_5) @[Cat.scala 30:58]
          node out4_hi_1 = mux(_ex_t_T_6, _ex_t_T_7, _ex_t_T_8) @[And.scala 66:23]
          node out4_hi_2 = cat(out4_hi_1, out4_lo) @[Cat.scala 30:58]
          node out4_lo_1 = cat(out4_hi, UInt<1>("h00")) @[Cat.scala 30:58]
          node out4 = cat(out4_hi_2, out4_lo_1) @[Cat.scala 30:58]
          io.out <= out4 @[And.scala 68:16]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_4 = eq(UInt<7>("h067"), _T) @[Conditional.scala 37:30]
          when _T_4 : @[Conditional.scala 39:67]
            node out5_hi = bits(io.extender, 19, 12) @[And.scala 74:31]
            node out5_lo = bits(io.extender, 20, 20) @[And.scala 75:31]
            node out5_lo_1 = bits(io.extender, 21, 21) @[And.scala 76:31]
            node out5_hi_1 = bits(io.extender, 30, 22) @[And.scala 77:31]
            node _ex_t_T_9 = bits(io.extender, 31, 31) @[And.scala 78:35]
            node ex_t_lo_6 = bits(io.extender, 31, 31) @[And.scala 78:60]
            node _ex_t_T_10 = cat(UInt<19>("h07ffff"), ex_t_lo_6) @[Cat.scala 30:58]
            node ex_t_lo_7 = bits(io.extender, 31, 31) @[And.scala 78:86]
            node _ex_t_T_11 = cat(UInt<1>("h00"), ex_t_lo_7) @[Cat.scala 30:58]
            node out5_hi_2 = mux(_ex_t_T_9, _ex_t_T_10, _ex_t_T_11) @[And.scala 78:23]
            node out5_hi_3 = cat(out5_hi, out5_lo) @[Cat.scala 30:58]
            node out5_lo_2 = cat(out5_hi_1, out5_lo_1) @[Cat.scala 30:58]
            node out5_lo_3 = cat(out5_hi_3, out5_lo_2) @[Cat.scala 30:58]
            node out5_hi_4 = cat(out5_hi_2, out5_lo_3) @[Cat.scala 30:58]
            node out5 = cat(out5_hi_4, UInt<1>("h00")) @[Cat.scala 30:58]
            io.out <= out5 @[And.scala 81:16]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_5 = eq(UInt<5>("h017"), _T) @[Conditional.scala 37:30]
            when _T_5 : @[Conditional.scala 39:67]
              node out2_lo = bits(io.extender, 31, 12) @[And.scala 89:31]
              node _ex_t_T_12 = bits(io.extender, 31, 31) @[And.scala 90:35]
              node ex_t_lo_8 = bits(io.extender, 31, 31) @[And.scala 90:60]
              node _ex_t_T_13 = cat(UInt<19>("h07ffff"), ex_t_lo_8) @[Cat.scala 30:58]
              node ex_t_lo_9 = bits(io.extender, 31, 31) @[And.scala 90:86]
              node _ex_t_T_14 = cat(UInt<1>("h00"), ex_t_lo_9) @[Cat.scala 30:58]
              node out2_hi = mux(_ex_t_T_12, _ex_t_T_13, _ex_t_T_14) @[And.scala 90:23]
              node out2 = cat(out2_hi, out2_lo) @[Cat.scala 30:58]
              io.out <= out2 @[And.scala 92:16]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_6 = eq(UInt<6>("h037"), _T) @[Conditional.scala 37:30]
              when _T_6 : @[Conditional.scala 39:67]
                node out2_lo_1 = bits(io.extender, 31, 12) @[And.scala 96:31]
                node _ex_t_T_15 = bits(io.extender, 31, 31) @[And.scala 97:35]
                node ex_t_lo_10 = bits(io.extender, 31, 31) @[And.scala 97:60]
                node _ex_t_T_16 = cat(UInt<19>("h07ffff"), ex_t_lo_10) @[Cat.scala 30:58]
                node ex_t_lo_11 = bits(io.extender, 31, 31) @[And.scala 97:86]
                node _ex_t_T_17 = cat(UInt<1>("h00"), ex_t_lo_11) @[Cat.scala 30:58]
                node out2_hi_1 = mux(_ex_t_T_15, _ex_t_T_16, _ex_t_T_17) @[And.scala 97:23]
                node out2_1 = cat(out2_hi_1, out2_lo_1) @[Cat.scala 30:58]
                io.out <= out2_1 @[And.scala 99:16]
                skip @[Conditional.scala 39:67]
    
