$date
	Wed Apr 05 16:39:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 32 ! result [31:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$scope module dut $end
$var wire 16 $ a [15:0] $end
$var wire 16 % b [15:0] $end
$var reg 32 & result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#20000
b11111111111111100000000000000001 !
b11111111111111100000000000000001 &
b1111111111111111 #
b1111111111111111 %
b1111111111111111 "
b1111111111111111 $
#40000
b1111111111111101000000000000001 !
b1111111111111101000000000000001 &
b111111111111111 "
b111111111111111 $
#60000
