library IEEE;
use IEEE.std_logic_1164.all;

entity conv is
 port(
		bit_sinal, entrada : in std_logic_vector(3 downto 0);
		display0, display1 : out std_logic_vector(6 downto 0)
 );
end conv;
 
architecture conv_arq of conv is
 begin

 with N(3) select
	display0 <=
		"1111111" when '0',
		"1111101" when '1',
		"1111110" when others;

 with entrada select
	display1 <=
		"0000101" when "0000",
		"0000101" when "0001",
		"0000101" when "0010",
		"1001111" when "0011",
		"0010010" when "0100",
		"0000110" when "0101",
		"1001100" when "0110",
		"0100100" when "0111",
		"1111110" when others;

end conv_arq;